Fitter report for DE10_NANO_RFS_SENSOR
Mon Mar 14 22:58:05 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Mon Mar 14 22:58:05 2022           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; DE10_NANO_RFS_SENSOR                            ;
; Top-level Entity Name           ; DE10_NANO_RFS_SENSOR                            ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 2,077 / 41,910 ( 5 % )                          ;
; Total registers                 ; 2947                                            ;
; Total pins                      ; 107 / 314 ( 34 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,087,744 / 5,662,720 ( 19 % )                  ;
; Total RAM Blocks                ; 143 / 553 ( 26 % )                              ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.8%      ;
;     Processor 3            ;   4.1%      ;
;     Processor 4            ;   3.9%      ;
;     Processor 5            ;   3.3%      ;
;     Processor 6            ;   3.3%      ;
;     Processor 7            ;   3.2%      ;
;     Processor 8            ;   3.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                             ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Add0~14                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_OTERM101                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_RTM0103                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_RTM0103                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_OTERM855                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM0102                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM0106                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM0857                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM0857                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_OTERM171                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_RTM0173                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_RTM0173                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_OTERM851                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_RTM0853                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_RTM0853                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~4                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~0                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~0_RTM0852                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal3~0                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal5~0                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal9~0                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal9~0_RTM0856                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_OTERM105                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_RTM0107                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_RTM0107                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~1                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM859                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0172                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0861                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0861                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~1                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal15~0                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal18~0                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~9                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt~7                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM139                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM141                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM143                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM145                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM147                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM149                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~0                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~0_RTM0860                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Add0~14                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_OTERM93                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_RTM095                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_RTM095                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_OTERM867                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM094                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM098                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM0869                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM0869                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_OTERM167                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_RTM0169                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_RTM0169                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_OTERM863                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_RTM0865                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_RTM0865                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~4                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~0                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~0_RTM0864                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal3~0                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal5~0                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal9~0                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal9~0_RTM0868                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_OTERM97                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_RTM099                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_RTM099                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~1                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0168                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0873                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0873                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~1                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal15~0                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal18~0                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~9                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt~7                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM127                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM129                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM131                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM133                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM135                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM137                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~0                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~0_RTM0872                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Add0~14                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_OTERM85                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_RTM087                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_RTM087                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_OTERM879                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM086                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM090                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM0881                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_RTM0881                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_OTERM163                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_RTM0165                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_RTM0165                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_OTERM875                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_RTM0877                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_RTM0877                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~4                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~0                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~0_RTM0876                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal3~0                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal5~0                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal9~0                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal9~0_RTM0880                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_OTERM89                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_RTM091                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_RTM091                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~1                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM883                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0164                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0885                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_RTM0885                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~1                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal15~0                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal18~0                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~9                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt~7                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM115                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM117                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM119                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM121                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM123                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk_OTERM125                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~0                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~0_RTM0884                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|wb_wacc~0                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|wb_wacc~0_RTM0156                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|Add0~22                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~10                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal1~0                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal1~0_OTERM109                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal1~1                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal1~1_OTERM113                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal2~0                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal2~0_OTERM111                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal2~1                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal2~1_OTERM155                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal2~1_RTM0157                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal2~1_RTM0157                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal2~2                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal3~0                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal3~0_OTERM153                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal4~0                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal4~0_OTERM161                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal5~0                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal5~0_OTERM159                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|Equal7~0                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|always1~0                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|always1~0_OTERM151                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router|always1~2                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]_RTM0655                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]_RTM0659                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0_RTM0654                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0_RTM0654                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1_RTM0658                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1_RTM0658                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5_RTM0888                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5_RTM0888                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7_RTM0892                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7_RTM0892                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8_RTM0889                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8_RTM0893                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10_RTM0848                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10_RTM0848                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11_RTM0849                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14_RTM0786                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14_RTM0786                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15_RTM0787                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16_RTM0778                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16_RTM0778                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17_RTM0779                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19_RTM0644                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19_RTM0644                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21_RTM0645                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22_RTM0766                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22_RTM0766                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23_RTM0767                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24_RTM0758                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24_RTM0758                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25_RTM0759                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34_RTM0732                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34_RTM0732                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~35                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~35_RTM0733                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38_RTM0718                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38_RTM0718                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~39                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~39_RTM0719                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40_RTM0634                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40_RTM0634                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~42                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~42_RTM0635                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46_RTM0620                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46_RTM0620                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47_RTM0624                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47_RTM0624                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48_RTM0621                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48_RTM0625                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50_RTM0608                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50_RTM0608                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51_RTM0612                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51_RTM0612                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52_RTM0609                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52_RTM0613                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53_RTM0704                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53_RTM0704                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~54                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~54_RTM0705                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55_RTM0600                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55_RTM0600                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~57                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~57_RTM0601                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58_RTM0696                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58_RTM0696                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~59                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~59_RTM0697                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60_RTM0586                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60_RTM0586                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61_RTM0590                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61_RTM0590                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62_RTM0587                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62_RTM0591                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63_RTM0688                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63_RTM0688                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~64                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~64_RTM0689                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_fill_starting_d1                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[1]_OTERM549                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[2]_OTERM551                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt_nxt[1]~3                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt_nxt[2]~1                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_want_fill                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_want_fill_OTERM503                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_want_fill_OTERM505                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_want_fill_OTERM507                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_want_fill_OTERM509                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_want_fill_OTERM511                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_want_fill_OTERM513                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_active_OTERM401                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_active_OTERM403                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[0]_OTERM557                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[1]_OTERM555                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[2]_OTERM553                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[0]~0                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[1]~1                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[2]~2                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_wr_active_OTERM405                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[1]_OTERM545                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[2]_OTERM547                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt_nxt[1]~3                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt_nxt[2]~1                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM389                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM391                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM393                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM395                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM397                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM399                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[0]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[1]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[2]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[3]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[4]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[5]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[6]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[7]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[8]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[9]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[10]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[11]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[12]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[13]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[14]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_cell_p3[15]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[0]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[1]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[2]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[3]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[4]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[5]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[6]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[7]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[8]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[9]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[10]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[11]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[12]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[13]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[14]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mul_s1[15]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add3~57                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~1                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~1_OTERM845                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~5                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~5_OTERM843                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~9                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~9_OTERM841                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~13                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~13_OTERM839                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~17                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~17_OTERM837                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~21                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~21_OTERM835                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~25                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~25_OTERM833                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~29                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~29_OTERM831                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~33                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~33_OTERM829                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~37                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~37_OTERM827                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~41                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~41_OTERM825                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~45                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~45_OTERM823                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~49                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~49_OTERM821                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~53                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~53_OTERM819                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~57                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~57_OTERM817                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~61                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Add12~61_OTERM815                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_implicit_dst_eretaddr                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_implicit_dst_eretaddr_OTERM523                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_implicit_dst_eretaddr_OTERM525                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_late_result~2                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_mul_lsw~0                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_retaddr~0                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_retaddr~2                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw_valid_OTERM515                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw_valid_OTERM517                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw_valid_OTERM519                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw_valid_OTERM521                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_hazard_E_RTM0470                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_hazard_E_RTM0470                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[2]~70                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[2]~70_RTM0476                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[3]~60                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[3]~60_RTM0501                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[4]~68                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[4]~68_RTM0481                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[6]~66                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[6]~66_RTM0486                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[8]~72                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_src2_reg[8]~72_RTM0471                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[1]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[19]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[20]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[21]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[22]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[23]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[24]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[25]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[26]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[27]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[28]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[29]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[30]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_alu_result[31]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_br_mispredict_RTM0542                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_br_mispredict_RTM0542                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[1]~7                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[1]~7_OTERM49                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[1]~7_RTM051                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[1]~7_RTM051                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[19]~12                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[19]~12_OTERM71                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[19]~12_RTM073                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[19]~12_RTM073                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[20]~13                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[20]~13_OTERM75                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[20]~13_RTM077                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[20]~13_RTM077                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[21]~8                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[21]~8_OTERM55                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[21]~8_RTM057                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[21]~8_RTM057                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[22]~9                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[22]~9_OTERM59                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[22]~9_RTM061                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[22]~9_RTM061                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[23]~10                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[23]~10_OTERM63                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[23]~10_RTM065                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[23]~10_RTM065                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[24]~11                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[24]~11_OTERM67                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[24]~11_RTM069                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[24]~11_RTM069                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[25]~1                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[25]~1_RTM019                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[25]~1_RTM019                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[25]~1_RTM019_OTERM975                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[26]~2                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[26]~2_RTM023                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[26]~2_RTM023                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[26]~2_RTM023_OTERM977                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[27]~3                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[27]~3_RTM027                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[27]~3_RTM027                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[27]~3_RTM027_OTERM969                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[28]~4                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[28]~4_RTM031                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[28]~4_RTM031                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[28]~4_RTM031_OTERM971                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[29]~5                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[29]~5_RTM035                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[29]~5_RTM035                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[29]~5_RTM035_OTERM973                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[30]~6                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[30]~6_RTM039                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[30]~6_RTM039                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[30]~6_RTM039_OTERM979                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[31]~0                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[31]~0_RTM015                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[31]~0_RTM015                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[31]~0_RTM015_OTERM981                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[5]~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[11]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[12]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]_OTERM1                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]_OTERM3                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]_OTERM5                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]_OTERM7                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]_OTERM9                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]_OTERM11                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[1]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[1]_OTERM494                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[1]_OTERM496                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[2]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[2]_OTERM473                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[2]_OTERM475                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[3]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[3]_OTERM498                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[3]_OTERM500                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[4]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[4]_OTERM478                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[4]_OTERM480                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[5]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[5]_OTERM488                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[5]_OTERM490                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[5]_OTERM492                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[6]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[6]_OTERM483                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[6]_OTERM485                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[7]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[7]_OTERM925                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[7]_OTERM927                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[8]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[8]_OTERM463                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[8]_OTERM465                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[8]_OTERM467                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[8]_OTERM469                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[9]                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[9]_OTERM913                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[9]_OTERM915                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[10]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[10]_OTERM921                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[10]_OTERM923                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[11]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[11]_OTERM917                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[11]_OTERM919                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[12]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[12]_OTERM901                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[12]_OTERM903                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[13]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[13]_OTERM905                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[13]_OTERM907                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[14]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[14]_OTERM895                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[14]_OTERM897                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[14]_OTERM899                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[15]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[15]_OTERM909                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[15]_OTERM911                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[25]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[25]_OTERM439                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[25]_OTERM441                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[25]_OTERM443                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[25]_OTERM445                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[26]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[26]_OTERM455                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[26]_OTERM457                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[26]_OTERM459                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[26]_OTERM461                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[27]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[27]_OTERM447                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[27]_OTERM449                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[27]_OTERM451                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[27]_OTERM453                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[28]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[28]_OTERM415                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[28]_OTERM417                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[28]_OTERM419                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[28]_OTERM421                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[29]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[29]_OTERM423                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[29]_OTERM425                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[29]_OTERM427                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[29]_OTERM429                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[30]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[30]_OTERM407                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[30]_OTERM409                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[30]_OTERM411                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[30]_OTERM413                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[31]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[31]_OTERM431                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[31]_OTERM433                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[31]_OTERM435                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[31]_OTERM437                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal95~0                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal95~0_OTERM929                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~0                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~0_OTERM967                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~0_RTM014                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~1                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~1_RTM018                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~1_RTM022                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~1_RTM026                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~1_RTM030                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~1_RTM034                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~1_RTM038                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~2                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~3                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~3_OTERM43                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~4                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~4_OTERM45                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~5                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~5_OTERM47                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~6                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~6_RTM050                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~7                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~7_OTERM53                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~9                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~9_OTERM79                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~10                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~10_OTERM81                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~11                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~11_OTERM83                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~12                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~12_RTM072                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~12_RTM076                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~13                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~13_RTM056                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~13_RTM060                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~13_RTM064                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|Equal337~13_RTM068                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_ic_data_rd_addr_nxt[0]~0                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[14]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pipe_flush_OTERM533                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pipe_flush_OTERM535                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pipe_flush_OTERM537                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pipe_flush_OTERM539                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pipe_flush_OTERM541                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pipe_flush_nxt                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pipe_flush_nxt_RTM0543                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_a_cmp_D                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_a_cmp_D_OTERM559                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_a_cmp_D_OTERM567                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_a_cmp_D_OTERM569                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_a_cmp_D_OTERM571                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_b_cmp_D                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_b_cmp_D_OTERM561                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_b_cmp_D_OTERM573                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_regnum_b_cmp_D_OTERM575                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_offset_field[0]_OTERM527                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_offset_field[0]_OTERM529                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_offset_field[0]_OTERM531                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_tag_field[6]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[0]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[0]_OTERM647                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[0]_OTERM649                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[0]_OTERM651                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[0]_OTERM653                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[0]_OTERM657                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[1]_OTERM603                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[1]_OTERM605                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[1]_OTERM607                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[1]_OTERM611                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]_OTERM577                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]_OTERM579                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]_OTERM581                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]_OTERM583                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]_OTERM585                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]_OTERM589                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[3]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[3]_OTERM593                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[3]_OTERM595                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[3]_OTERM597                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[3]_OTERM599                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[4]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[4]_OTERM615                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[4]_OTERM617                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[4]_OTERM619                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[4]_OTERM623                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[5]_OTERM637                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[5]_OTERM639                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[5]_OTERM641                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[5]_OTERM643                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[6]_OTERM627                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[6]_OTERM629                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[6]_OTERM631                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[6]_OTERM633                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[7]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[7]_OTERM887                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[7]_OTERM891                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[8]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[8]_OTERM773                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[8]_OTERM775                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[8]_OTERM777                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[9]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[9]_OTERM713                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[9]_OTERM715                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[9]_OTERM717                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[10]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[10]_OTERM721                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[10]_OTERM723                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[10]_OTERM725                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[11]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[11]_OTERM727                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[11]_OTERM729                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[11]_OTERM731                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[12]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[12]_OTERM735                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[12]_OTERM737                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[12]_OTERM739                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[13]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[13]_OTERM753                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[13]_OTERM755                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[13]_OTERM757                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[14]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[14]_OTERM707                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[14]_OTERM709                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[14]_OTERM711                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[15]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[15]_OTERM847                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[16]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[16]_OTERM781                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[16]_OTERM783                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[16]_OTERM785                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[17]_OTERM699                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[17]_OTERM701                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[17]_OTERM703                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[18]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[18]_OTERM683                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[18]_OTERM685                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[18]_OTERM687                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[19]_OTERM691                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[19]_OTERM693                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[19]_OTERM695                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[21]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[21]_OTERM761                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[21]_OTERM763                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[21]_OTERM765                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[22]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[22]_OTERM661                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[22]_OTERM663                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[22]_OTERM665                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[22]_OTERM667                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[23]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[24]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[24]_OTERM769                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[24]_OTERM771                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[25]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[25]_OTERM675                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[25]_OTERM677                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[26]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[26]_OTERM749                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[26]_OTERM751                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[27]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[27]_OTERM745                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[27]_OTERM747                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[28]_OTERM741                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[28]_OTERM743                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[29]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[29]_OTERM679                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[29]_OTERM681                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[30]_OTERM669                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[30]_OTERM671                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[30]_OTERM673                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[0]_OTERM377                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[0]_OTERM379                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[0]_OTERM381                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[1]_OTERM299                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[1]_OTERM301                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[1]_OTERM303                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[2]_OTERM275                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[2]_OTERM277                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[2]_OTERM279                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[3]_OTERM371                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[3]_OTERM373                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[3]_OTERM375                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[4]_OTERM281                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[4]_OTERM283                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[4]_OTERM285                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[5]_OTERM293                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[5]_OTERM295                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[5]_OTERM297                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[6]_OTERM287                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[6]_OTERM289                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[6]_OTERM291                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[7]_OTERM383                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[7]_OTERM385                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[7]_OTERM387                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[8]_OTERM257                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[8]_OTERM259                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[8]_OTERM261                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[9]_OTERM227                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[9]_OTERM229                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[9]_OTERM231                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[10]_OTERM233                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[10]_OTERM235                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[10]_OTERM237                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[11]_OTERM239                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[11]_OTERM241                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[11]_OTERM243                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[12]_OTERM245                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[12]_OTERM247                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[12]_OTERM249                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[13]_OTERM251                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[13]_OTERM253                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[13]_OTERM255                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[14]_OTERM263                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[14]_OTERM265                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[14]_OTERM267                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[15]_OTERM221                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[15]_OTERM223                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[15]_OTERM225                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[16]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[16]_OTERM269                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[16]_OTERM271                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[16]_OTERM273                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[17]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[17]_OTERM191                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[17]_OTERM193                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[17]_OTERM195                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]_OTERM175                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]_OTERM177                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]_OTERM179                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]_OTERM181                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]_OTERM183                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[19]_OTERM185                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[19]_OTERM187                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[19]_OTERM189                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[20]_OTERM197                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[20]_OTERM199                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[20]_OTERM201                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[21]_OTERM203                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[21]_OTERM205                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[21]_OTERM207                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[22]_OTERM209                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[22]_OTERM211                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[22]_OTERM213                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[23]_OTERM215                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[23]_OTERM217                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[23]_OTERM219                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[24]_OTERM363                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[24]_OTERM365                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[24]_OTERM367                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[24]_OTERM369                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[25]_OTERM339                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[25]_OTERM341                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[25]_OTERM343                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[25]_OTERM345                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[26]_OTERM355                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[26]_OTERM357                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[26]_OTERM359                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[26]_OTERM361                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[27]_OTERM347                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[27]_OTERM349                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[27]_OTERM351                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[27]_OTERM353                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[28]_OTERM331                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[28]_OTERM333                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[28]_OTERM335                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[28]_OTERM337                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[29]_OTERM323                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[29]_OTERM325                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[29]_OTERM327                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[29]_OTERM329                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[30]_OTERM315                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[30]_OTERM317                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[30]_OTERM319                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[30]_OTERM321                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[31]_OTERM305                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[31]_OTERM307                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[31]_OTERM309                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[31]_OTERM311                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[31]_OTERM313                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[0]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[0]_OTERM809                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[1]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[2]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[3]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[4]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[6]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[7]_OTERM793                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[7]_OTERM795                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[8]_OTERM789                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[8]_OTERM791                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[10]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[11]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[15]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[15]_OTERM801                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[15]_OTERM803                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[18]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[20]_OTERM797                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[20]_OTERM799                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[21]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[22]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[23]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[23]_OTERM805                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[23]_OTERM807                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[24]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[25]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[26]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[31]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[31]_OTERM811                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[31]_OTERM813                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|Add0~10                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter~2                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[1]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[2]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[3]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[4]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[5]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[6]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[7]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[8]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[9]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[10]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[11]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[12]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[13]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[14]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[15]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[0]_OTERM377                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[0]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[1]_OTERM299                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[1]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[2]_OTERM275                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[2]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[3]_OTERM371                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[3]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[4]_OTERM281                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[4]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[5]_OTERM293                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[5]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[6]_OTERM287                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[6]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[7]_OTERM383                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[7]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[8]_OTERM257                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[8]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[9]_OTERM227                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[9]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[10]_OTERM233                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[10]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[11]_OTERM239                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[11]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[12]_OTERM245                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[12]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[13]_OTERM251                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[13]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[14]_OTERM263                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[14]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[15]_OTERM221                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[15]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[16]_OTERM269                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[16]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[17]_OTERM191                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[17]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]_OTERM175                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[18]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[19]_OTERM185                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[19]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[20]_OTERM197                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[20]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[21]_OTERM203                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[21]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[22]_OTERM209                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[22]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[23]_OTERM215                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[23]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[24]_OTERM363                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[24]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[25]_OTERM339                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[25]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[26]_OTERM355                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[26]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[27]_OTERM347                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[27]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[28]_OTERM333                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[28]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[29]_OTERM325                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[29]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[30]_OTERM317                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[30]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[31]_OTERM307                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[31]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[5]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|irq_flag                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|irq_flag~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[13]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer[13]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[4]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[5]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|wb_ack_o                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|wb_ack_o~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_OTERM97                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_OTERM97DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|shift~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|irq_flag                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|irq_flag~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[3]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[7]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr[6]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr[6]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr[7]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr[7]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_OTERM875                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_OTERM875DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_light_int:light_int|edge_capture                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_light_int:light_int|edge_capture~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_light_int:mpu_int|irq_mask                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_light_int:mpu_int|irq_mask~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_drdy_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_drdy_n_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_i2c_opencores_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:light_i2c_opencores_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:light_i2c_opencores_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:light_int_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:light_int_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_i2c_opencores_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_i2c_opencores_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_006|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_ctrl_st                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_ctrl_st~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_data_ram_ld_align_sign_bit~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_dirty                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_dirty~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_en_d1                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_en_d1~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_inst_result[23]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_inst_result[23]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_ld_align_byte1_fill~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_ld_align_sh16~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[16]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_byte_en[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_valid_from_M                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_valid_from_M~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ctrl_a_not_src~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_iw[7]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[24]~11_OTERM67                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[24]~11_OTERM67DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[26]~2_RTM023_OTERM977                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_logic_result[26]~2_RTM023_OTERM977DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_pc[9]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[4]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[11]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src1[15]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[9]~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2[9]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]_OTERM1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[0]_OTERM1~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[5]_OTERM488                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_src2_reg[5]_OTERM488~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_alu_result[21]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_br_cond_taken_history[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_br_cond_taken_history[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_br_cond_taken_history[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_ctrl_dc_index_nowb_inv~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_ctrl_ld8                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_ctrl_ld8~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_dst_regnum[4]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_dst_regnum[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_mem_baddr[1]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_mem_baddr[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_mem_baddr[4]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_mem_baddr[6]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pc_plus_one[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pc_plus_one[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pc_plus_one[11]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_pc_plus_one[11]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_rot_mask[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_rot_mask[7]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_rot_mask[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_rot_prestep2[9]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_rot_prestep2[9]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_ipending_reg_irq4                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_ipending_reg_irq4~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_ipending_reg_irq6                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_ipending_reg_irq6~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_wr_data[0]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_wr_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_wr_data[16]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_wr_data[16]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_wr_data[17]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_wr_data[17]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_line_field[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_address_offset_field[2]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_byteenable[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]_OTERM577                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_readdata_d1[2]_OTERM577~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]_OTERM177                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|d_writedata[18]_OTERM177~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[8]_OTERM791                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdata_d1[8]_OTERM791~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|address[0]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|address[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[36]                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[36]~DUPLICATE                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[3]~DUPLICATE                                                                                                            ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug|jtag_break                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug|jtag_break~DUPLICATE                                                                                                                  ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[21]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                                                    ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|waitrequest                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|force_reload                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|force_reload~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[21]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[23]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[24]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[25]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[26]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[27]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[29]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[30]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[31]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|period_l_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_qsys:u0|nios_qsys_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_qsys:u0|nios_qsys_timer:timer|period_l_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                           ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6508 ) ; 0.00 % ( 0 / 6508 )        ; 0.00 % ( 0 / 6508 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6508 ) ; 0.00 % ( 0 / 6508 )        ; 0.00 % ( 0 / 6508 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6302 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 197 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/output_files/DE10_NANO_RFS_SENSOR.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,077 / 41,910        ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 2,077                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,392 / 41,910        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 924                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,054                 ;       ;
;         [c] ALMs used for registers                         ; 414                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 328 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 13 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 13                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 329 / 4,191           ; 8 %   ;
;     -- Logic LABs                                           ; 329                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,320                 ;       ;
;     -- 7 input functions                                    ; 72                    ;       ;
;     -- 6 input functions                                    ; 807                   ;       ;
;     -- 5 input functions                                    ; 643                   ;       ;
;     -- 4 input functions                                    ; 589                   ;       ;
;     -- <=3 input functions                                  ; 1,209                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 220                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,947                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,674 / 83,820        ; 3 %   ;
;         -- Secondary logic registers                        ; 273 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,704                 ;       ;
;         -- Routing optimization registers                   ; 243                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 107 / 314             ; 34 %  ;
;     -- Clock pins                                           ; 7 / 8                 ; 88 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 143 / 553             ; 26 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,087,744 / 5,662,720 ; 19 %  ;
; Total block memory implementation bits                      ; 1,464,320 / 5,662,720 ; 26 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 112               ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.6% / 2.7% / 2.2%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 21.9% / 22.7% / 19.7% ;       ;
; Maximum fan-out                                             ; 2920                  ;       ;
; Highest non-global fan-out                                  ; 1630                  ;       ;
; Total fan-out                                               ; 27279                 ;       ;
; Average fan-out                                             ; 3.96                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2004 / 41910 ( 5 % )  ; 73 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2004                  ; 73                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2309 / 41910 ( 6 % )  ; 83 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 898                   ; 26                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1013                  ; 41                   ; 0                              ;
;         [c] ALMs used for registers                         ; 398                   ; 16                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 318 / 41910 ( < 1 % ) ; 10 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 13 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 13                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 319 / 4191 ( 8 % )    ; 12 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 319                   ; 12                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 3208                  ; 112                  ; 0                              ;
;     -- 7 input functions                                    ; 71                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 776                   ; 31                   ; 0                              ;
;     -- 5 input functions                                    ; 624                   ; 19                   ; 0                              ;
;     -- 4 input functions                                    ; 572                   ; 17                   ; 0                              ;
;     -- <=3 input functions                                  ; 1165                  ; 44                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 213                   ; 7                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 2591 / 83820 ( 3 % )  ; 83 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 263 / 83820 ( < 1 % ) ; 10 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 2619                  ; 85                   ; 0                              ;
;         -- Routing optimization registers                   ; 235                   ; 8                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 107                   ; 0                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1087744               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1464320               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 143 / 553 ( 25 % )    ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 3 / 112 ( 2 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 327                   ; 138                  ; 1                              ;
;     -- Registered Input Connections                         ; 139                   ; 103                  ; 0                              ;
;     -- Output Connections                                   ; 46                    ; 190                  ; 230                            ;
;     -- Registered Output Connections                        ; 5                     ; 190                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 28598                 ; 935                  ; 239                            ;
;     -- Registered Connections                               ; 11411                 ; 724                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 78                    ; 195                  ; 100                            ;
;     -- sld_hub:auto_hub                                     ; 195                   ; 2                    ; 131                            ;
;     -- hard_block:auto_generated_inst                       ; 100                   ; 131                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 57                    ; 62                   ; 4                              ;
;     -- Output Ports                                         ; 54                    ; 79                   ; 9                              ;
;     -- Bidir Ports                                          ; 39                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 40                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 59                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO        ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BT_UART_RX     ; C12   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50   ; V11   ; 3B       ; 32           ; 0            ; 0            ; 2920                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50   ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50   ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT    ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]         ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]         ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; LSENSOR_INT    ; V12   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MPU_INT        ; W12   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; RH_TEMP_DRDY_n ; D8    ; 8A       ; 38           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]          ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]          ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]          ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]          ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; UART2USB_CTS   ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; UART2USB_RX    ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; WIFI_UART0_CTS ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; WIFI_UART0_RX  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; WIFI_UART1_RX  ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST     ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK        ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI        ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; BT_UART_TX     ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK    ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE     ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]   ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]  ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]  ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]  ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]  ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]  ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]  ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]  ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]  ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]  ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]  ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]   ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]  ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]  ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]  ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]  ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]   ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]   ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]   ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]   ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]   ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]   ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]   ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]   ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS     ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS     ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]         ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]         ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]         ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]         ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]         ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]         ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]         ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]         ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MPU_CS_n       ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MPU_FSYNC      ; AF7   ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; UART2USB_RTS   ; Y19   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; UART2USB_TX    ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; WIFI_EN        ; AD5   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; WIFI_RST_n     ; E8    ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; WIFI_UART0_RTS ; AC22  ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; WIFI_UART0_TX  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]   ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[10]  ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[11]  ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[12]  ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[13]  ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[14]  ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[15]  ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[1]   ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[2]   ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[3]   ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[4]   ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[5]   ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[6]   ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[7]   ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[8]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_IO[9]   ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; ARDUINO_RESET_N ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; BT_KEY          ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; HDMI_I2C_SCL    ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; HDMI_I2C_SDA    ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; HDMI_I2S        ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; HDMI_LRCLK      ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; HDMI_MCLK       ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; HDMI_SCLK       ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; LSENSOR_SCL     ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen         ;
; LSENSOR_SDA     ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen         ;
; MPU_AD0_SDO     ; W14   ; 4A       ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; MPU_SCL_SCLK    ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE ;
; MPU_SDA_SDI     ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen           ;
; RH_TEMP_I2C_SCL ; D11   ; 8A       ; 32           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ;
; RH_TEMP_I2C_SDA ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ;
; TMD_D[0]        ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; TMD_D[1]        ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; TMD_D[2]        ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; TMD_D[3]        ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; TMD_D[4]        ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; TMD_D[5]        ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; TMD_D[6]        ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
; TMD_D[7]        ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                         ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 31 / 32 ( 97 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 35 / 68 ( 51 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 12 / 16 ( 75 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; TMD_D[4]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; TMD_D[5]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; MPU_CS_n                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; TMD_D[6]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; UART2USB_CTS                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; TMD_D[1]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; TMD_D[0]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; WIFI_UART0_RTS                  ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; WIFI_UART0_CTS                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; WIFI_EN                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; BT_UART_TX                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; UART2USB_RX                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; WIFI_UART0_RX                   ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; MPU_SDA_SDI                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; WIFI_UART1_RX                   ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; WIFI_UART0_TX                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; BT_KEY                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; MPU_FSYNC                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; MPU_SCL_SCLK                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; LSENSOR_SDA                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; RH_TEMP_I2C_SDA                 ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; LSENSOR_SCL                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; BT_UART_RX                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RH_TEMP_DRDY_n                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RH_TEMP_I2C_SCL                 ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; UART2USB_TX                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; WIFI_RST_n                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; LSENSOR_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; MPU_INT                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; MPU_AD0_SDO                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; TMD_D[7]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; TMD_D[3]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; TMD_D[2]                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; UART2USB_RTS                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; ADC_CONVST      ; Missing drive strength and slew rate ;
; ADC_SCK         ; Missing drive strength and slew rate ;
; ADC_SDI         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK     ; Missing drive strength and slew rate ;
; HDMI_TX_DE      ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]   ; Missing drive strength and slew rate ;
; HDMI_TX_HS      ; Missing drive strength and slew rate ;
; HDMI_TX_VS      ; Missing drive strength and slew rate ;
; LED[0]          ; Missing drive strength and slew rate ;
; LED[1]          ; Missing drive strength and slew rate ;
; LED[2]          ; Missing drive strength and slew rate ;
; LED[3]          ; Missing drive strength and slew rate ;
; LED[4]          ; Missing drive strength and slew rate ;
; LED[5]          ; Missing drive strength and slew rate ;
; LED[6]          ; Missing drive strength and slew rate ;
; LED[7]          ; Missing drive strength and slew rate ;
; BT_UART_TX      ; Missing drive strength and slew rate ;
; MPU_CS_n        ; Missing drive strength and slew rate ;
; MPU_FSYNC       ; Missing drive strength and slew rate ;
; UART2USB_RTS    ; Missing drive strength and slew rate ;
; UART2USB_TX     ; Missing drive strength and slew rate ;
; WIFI_EN         ; Missing drive strength and slew rate ;
; WIFI_RST_n      ; Missing drive strength and slew rate ;
; WIFI_UART0_RTS  ; Missing drive strength and slew rate ;
; WIFI_UART0_TX   ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]  ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL    ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA    ; Missing drive strength and slew rate ;
; HDMI_I2S        ; Missing drive strength and slew rate ;
; HDMI_LRCLK      ; Missing drive strength and slew rate ;
; HDMI_MCLK       ; Missing drive strength and slew rate ;
; HDMI_SCLK       ; Missing drive strength and slew rate ;
; BT_KEY          ; Missing drive strength and slew rate ;
; TMD_D[0]        ; Missing drive strength and slew rate ;
; TMD_D[1]        ; Missing drive strength and slew rate ;
; TMD_D[2]        ; Missing drive strength and slew rate ;
; TMD_D[3]        ; Missing drive strength and slew rate ;
; TMD_D[4]        ; Missing drive strength and slew rate ;
; TMD_D[5]        ; Missing drive strength and slew rate ;
; TMD_D[6]        ; Missing drive strength and slew rate ;
; TMD_D[7]        ; Missing drive strength and slew rate ;
; LSENSOR_SCL     ; Missing drive strength and slew rate ;
; LSENSOR_SDA     ; Missing drive strength and slew rate ;
; MPU_AD0_SDO     ; Missing drive strength and slew rate ;
; MPU_SCL_SCLK    ; Missing drive strength and slew rate ;
; MPU_SDA_SDI     ; Missing drive strength and slew rate ;
; RH_TEMP_I2C_SCL ; Missing drive strength and slew rate ;
; RH_TEMP_I2C_SDA ; Missing drive strength and slew rate ;
+-----------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |DE10_NANO_RFS_SENSOR                                                                                                                   ; 2076.5 (0.3)         ; 2390.5 (0.5)                     ; 326.5 (0.3)                                       ; 12.5 (0.0)                       ; 0.0 (0.0)            ; 3320 (1)            ; 2947 (0)                  ; 0 (0)         ; 1087744           ; 143   ; 3          ; 107  ; 0            ; |DE10_NANO_RFS_SENSOR                                                                                                                                                                                                                                                                                                                                                                                                    ; DE10_NANO_RFS_SENSOR                            ; work         ;
;    |nios_qsys:u0|                                                                                                                       ; 2003.7 (0.0)         ; 2307.5 (0.0)                     ; 316.3 (0.0)                                       ; 12.5 (0.0)                       ; 0.0 (0.0)            ; 3207 (0)            ; 2854 (0)                  ; 0 (0)         ; 1087744           ; 143   ; 3          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0                                                                                                                                                                                                                                                                                                                                                                                       ; nios_qsys                                       ; nios_qsys    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (3.5)            ; 7.0 (4.1)                        ; 4.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                         ; nios_qsys    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; -0.3 (-0.3)          ; 1.8 (1.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                       ; nios_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; -0.3 (-0.3)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                       ; nios_qsys    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.0 (2.3)            ; 8.0 (4.9)                        ; 5.0 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                         ; nios_qsys    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.7 (0.7)            ; 1.6 (1.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                       ; nios_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                       ; nios_qsys    ;
;       |i2c_opencores:light_i2c_opencores|                                                                                               ; 125.4 (0.0)          ; 131.8 (0.0)                      ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 208 (0)             ; 169 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:light_i2c_opencores                                                                                                                                                                                                                                                                                                                                                     ; i2c_opencores                                   ; nios_qsys    ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 125.4 (36.2)         ; 131.8 (40.8)                     ; 6.4 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 208 (53)            ; 169 (63)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                  ; i2c_master_top                                  ; nios_qsys    ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 89.2 (25.0)          ; 91.0 (26.6)                      ; 1.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (41)            ; 106 (35)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                             ; i2c_master_byte_ctrl                            ; nios_qsys    ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 64.2 (64.2)          ; 64.4 (64.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (114)           ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                          ; i2c_master_bit_ctrl                             ; nios_qsys    ;
;       |i2c_opencores:mpu_i2c_opencores|                                                                                                 ; 118.7 (0.0)          ; 127.2 (0.0)                      ; 8.9 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 193 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:mpu_i2c_opencores                                                                                                                                                                                                                                                                                                                                                       ; i2c_opencores                                   ; nios_qsys    ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 118.7 (30.0)         ; 127.2 (33.5)                     ; 8.9 (3.5)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 193 (38)            ; 159 (57)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                    ; i2c_master_top                                  ; nios_qsys    ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 88.7 (27.3)          ; 93.6 (28.9)                      ; 5.4 (1.7)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 155 (41)            ; 102 (34)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                               ; i2c_master_byte_ctrl                            ; nios_qsys    ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 61.5 (61.5)          ; 64.7 (64.7)                      ; 3.7 (3.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 114 (114)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                            ; i2c_master_bit_ctrl                             ; nios_qsys    ;
;       |i2c_opencores:rh_temp_i2c_opencores|                                                                                             ; 122.5 (0.0)          ; 126.0 (0.0)                      ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 192 (0)             ; 166 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores                                                                                                                                                                                                                                                                                                                                                   ; i2c_opencores                                   ; nios_qsys    ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 122.5 (33.3)         ; 126.0 (34.5)                     ; 3.5 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 192 (37)            ; 166 (59)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                ; i2c_master_top                                  ; nios_qsys    ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 89.2 (24.8)          ; 91.5 (25.6)                      ; 2.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (41)            ; 107 (36)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                           ; i2c_master_byte_ctrl                            ; nios_qsys    ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 64.4 (64.4)          ; 65.8 (65.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (114)           ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                        ; i2c_master_bit_ctrl                             ; nios_qsys    ;
;       |nios_qsys_jtag_uart:jtag_uart|                                                                                                   ; 67.5 (14.8)          ; 79.0 (17.2)                      ; 11.5 (2.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (35)            ; 115 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                         ; nios_qsys_jtag_uart                             ; nios_qsys    ;
;          |alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|                                                                      ; 27.6 (27.6)          ; 36.2 (36.2)                      ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                               ; work         ;
;          |nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|                                                                ; 12.5 (0.0)           ; 13.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                           ; nios_qsys_jtag_uart_scfifo_r                    ; nios_qsys    ;
;             |scfifo:rfifo|                                                                                                              ; 12.5 (0.0)           ; 13.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.5 (0.0)           ; 13.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                     ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.5 (0.0)           ; 13.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.5 (3.5)            ; 7.1 (4.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                        ; work         ;
;          |nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|                                                                ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                           ; nios_qsys_jtag_uart_scfifo_w                    ; nios_qsys    ;
;             |scfifo:wfifo|                                                                                                              ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                     ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.5 (3.5)            ; 6.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                        ; work         ;
;       |nios_qsys_light_int:light_int|                                                                                                   ; 3.2 (3.2)            ; 3.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_light_int:light_int                                                                                                                                                                                                                                                                                                                                                         ; nios_qsys_light_int                             ; nios_qsys    ;
;       |nios_qsys_light_int:mpu_int|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_light_int:mpu_int                                                                                                                                                                                                                                                                                                                                                           ; nios_qsys_light_int                             ; nios_qsys    ;
;       |nios_qsys_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 199.5 (0.0)          ; 229.5 (0.0)                      ; 30.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 400 (0)             ; 243 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                         ; nios_qsys_mm_interconnect_0                     ; nios_qsys    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:light_i2c_opencores_avalon_slave_0_agent_rsp_fifo|                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_i2c_opencores_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:light_int_s1_agent_rsp_fifo|                                                                            ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:light_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:mpu_i2c_opencores_avalon_slave_0_agent_rsp_fifo|                                                        ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_i2c_opencores_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|                                                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|                                                              ; 3.9 (3.9)            ; 4.5 (4.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 3.8 (3.8)            ; 4.5 (4.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:rh_temp_drdy_n_s1_agent_rsp_fifo|                                                                       ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_drdy_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:rh_temp_i2c_opencores_avalon_slave_0_agent_rsp_fifo|                                                    ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rh_temp_i2c_opencores_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; nios_qsys    ;
;          |altera_merlin_master_agent:nios2_gen2_data_master_agent|                                                                      ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                      ; nios_qsys    ;
;          |altera_merlin_master_agent:nios2_gen2_instruction_master_agent|                                                               ; -0.3 (-0.3)          ; 0.6 (0.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                      ; nios_qsys    ;
;          |altera_merlin_slave_agent:light_int_s1_agent|                                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:light_int_s1_agent                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                       ; nios_qsys    ;
;          |altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                       ; nios_qsys    ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                       ; nios_qsys    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.0 (7.0)            ; 8.3 (8.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:light_i2c_opencores_avalon_slave_0_translator|                                                 ; 2.8 (2.8)            ; 4.3 (4.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:light_i2c_opencores_avalon_slave_0_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:light_int_s1_translator|                                                                       ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:light_int_s1_translator                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator|                                                   ; 2.3 (2.3)            ; 4.7 (4.7)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:mpu_int_s1_translator|                                                                         ; 2.6 (2.6)            ; 3.2 (3.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mpu_int_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|                                                         ; 6.4 (6.4)            ; 13.2 (13.2)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 0.4 (0.4)            ; 1.4 (1.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator|                                                                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_drdy_n_s1_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:rh_temp_i2c_opencores_avalon_slave_0_translator|                                               ; 2.8 (2.8)            ; 4.7 (4.7)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rh_temp_i2c_opencores_avalon_slave_0_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 2.7 (2.7)            ; 4.2 (4.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 5.7 (5.7)            ; 10.3 (10.3)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; nios_qsys    ;
;          |altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|                                                                 ; 9.2 (9.2)            ; 9.3 (9.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                   ; nios_qsys    ;
;          |altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|                                                          ; 3.8 (3.8)            ; 4.3 (4.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                   ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 11.8 (11.8)          ; 13.2 (13.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; nios_qsys_mm_interconnect_0_cmd_demux           ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; nios_qsys_mm_interconnect_0_cmd_demux_001       ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                          ; 17.1 (15.1)          ; 17.1 (15.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                                                     ; nios_qsys_mm_interconnect_0_cmd_mux_005         ; nios_qsys    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                        ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_006|                                                                          ; 24.4 (22.1)          ; 26.3 (24.2)                      ; 1.9 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (54)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_006                                                                                                                                                                                                                                                                                     ; nios_qsys_mm_interconnect_0_cmd_mux_005         ; nios_qsys    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                        ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_router:router|                                                                                    ; 11.2 (11.2)          ; 14.5 (14.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; nios_qsys_mm_interconnect_0_router              ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_router_001:router_001|                                                                            ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; nios_qsys_mm_interconnect_0_router_001          ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                 ; nios_qsys_mm_interconnect_0_rsp_demux_005       ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_006|                                                                      ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_006                                                                                                                                                                                                                                                                                 ; nios_qsys_mm_interconnect_0_rsp_demux_005       ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 29.0 (29.0)          ; 31.7 (31.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; nios_qsys_mm_interconnect_0_rsp_mux             ; nios_qsys    ;
;          |nios_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 9.9 (9.9)            ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; nios_qsys_mm_interconnect_0_rsp_mux_001         ; nios_qsys    ;
;       |nios_qsys_nios2_gen2:nios2_gen2|                                                                                                 ; 1257.6 (0.0)         ; 1481.5 (0.0)                     ; 233.2 (0.0)                                       ; 9.2 (0.0)                        ; 0.0 (0.0)            ; 1892 (0)            ; 1818 (0)                  ; 0 (0)         ; 62720             ; 13    ; 3          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                                                                                                       ; nios_qsys_nios2_gen2                            ; nios_qsys    ;
;          |nios_qsys_nios2_gen2_cpu:cpu|                                                                                                 ; 1257.6 (1084.3)      ; 1481.5 (1275.8)                  ; 233.2 (200.8)                                     ; 9.2 (9.2)                        ; 0.0 (0.0)            ; 1892 (1614)         ; 1818 (1527)               ; 0 (0)         ; 62720             ; 13    ; 3          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; nios_qsys_nios2_gen2_cpu                        ; nios_qsys    ;
;             |nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht                                                                                                                                                                                                                                                         ; nios_qsys_nios2_gen2_cpu_bht_module             ; nios_qsys    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                      ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                ; altsyncram_pdj1                                 ; work         ;
;             |nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data                                                                                                                                                                                                                                                 ; nios_qsys_nios2_gen2_cpu_dc_data_module         ; nios_qsys    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                        ; altsyncram_4kl1                                 ; work         ;
;             |nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag                                                                                                                                                                                                                                                   ; nios_qsys_nios2_gen2_cpu_dc_tag_module          ; nios_qsys    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                      ; work         ;
;                   |altsyncram_3pi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                                          ; altsyncram_3pi1                                 ; work         ;
;             |nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim                                                                                                                                                                                                                                             ; nios_qsys_nios2_gen2_cpu_dc_victim_module       ; nios_qsys    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                      ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                    ; altsyncram_baj1                                 ; work         ;
;             |nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data                                                                                                                                                                                                                                                 ; nios_qsys_nios2_gen2_cpu_ic_data_module         ; nios_qsys    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                        ; altsyncram_spj1                                 ; work         ;
;             |nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag                                                                                                                                                                                                                                                   ; nios_qsys_nios2_gen2_cpu_ic_tag_module          ; nios_qsys    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                      ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                          ; altsyncram_rgj1                                 ; work         ;
;             |nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell                                                                                                                                                                                                                                                ; nios_qsys_nios2_gen2_cpu_mult_cell              ; nios_qsys    ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                             ; altera_mult_add                                 ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                            ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                         ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                             ; altera_mult_add                                 ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                            ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                         ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                             ; altera_mult_add                                 ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                            ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                         ; work         ;
;             |nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|                                                 ; 173.2 (29.3)         ; 205.7 (30.3)                     ; 32.4 (1.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 278 (28)            ; 291 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                                                                                ; nios_qsys_nios2_gen2_cpu_nios2_oci              ; nios_qsys    ;
;                |nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|                          ; 61.9 (0.0)           ; 88.4 (0.0)                       ; 26.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper                                                                                                                                                  ; nios_qsys_nios2_gen2_cpu_debug_slave_wrapper    ; nios_qsys    ;
;                   |nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|                         ; 4.5 (4.0)            ; 23.9 (22.2)                      ; 19.4 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk                                                      ; nios_qsys_nios2_gen2_cpu_debug_slave_sysclk     ; nios_qsys    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work         ;
;                   |nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|                               ; 55.7 (54.7)          ; 62.7 (61.1)                      ; 7.1 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck                                                            ; nios_qsys_nios2_gen2_cpu_debug_slave_tck        ; nios_qsys    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work         ;
;                   |sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy|                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work         ;
;                |nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg|                                ; 8.9 (8.9)            ; 10.0 (10.0)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg                                                                                                                                                        ; nios_qsys_nios2_gen2_cpu_nios2_avalon_reg       ; nios_qsys    ;
;                |nios_qsys_nios2_gen2_cpu_nios2_oci_break:the_nios_qsys_nios2_gen2_cpu_nios2_oci_break|                                  ; 17.3 (17.3)          ; 18.4 (18.4)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_oci_break:the_nios_qsys_nios2_gen2_cpu_nios2_oci_break                                                                                                                                                          ; nios_qsys_nios2_gen2_cpu_nios2_oci_break        ; nios_qsys    ;
;                |nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug|                                  ; 5.1 (4.6)            ; 6.2 (5.4)                        ; 1.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug                                                                                                                                                          ; nios_qsys_nios2_gen2_cpu_nios2_oci_debug        ; nios_qsys    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; work         ;
;                |nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|                                        ; 50.7 (50.7)          ; 52.3 (52.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (99)             ; 58 (58)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem                                                                                                                                                                ; nios_qsys_nios2_gen2_cpu_nios2_ocimem           ; nios_qsys    ;
;                   |nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram                                                                           ; nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module   ; nios_qsys    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                 ; work         ;
;             |nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a                                                                                                                                                                                                                                 ; nios_qsys_nios2_gen2_cpu_register_bank_a_module ; nios_qsys    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                        ; altsyncram_voi1                                 ; work         ;
;             |nios_qsys_nios2_gen2_cpu_register_bank_b_module:nios_qsys_nios2_gen2_cpu_register_bank_b|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_register_bank_b_module:nios_qsys_nios2_gen2_cpu_register_bank_b                                                                                                                                                                                                                                 ; nios_qsys_nios2_gen2_cpu_register_bank_b_module ; nios_qsys    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_register_bank_b_module:nios_qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_register_bank_b_module:nios_qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                        ; altsyncram_voi1                                 ; work         ;
;       |nios_qsys_onchip_memory2:onchip_memory2|                                                                                         ; 25.6 (0.7)           ; 26.2 (0.8)                       ; 1.8 (0.2)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 38 (2)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                               ; nios_qsys_onchip_memory2                        ; nios_qsys    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 24.9 (0.0)           ; 25.3 (0.0)                       ; 1.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                      ; work         ;
;             |altsyncram_njj1:auto_generated|                                                                                            ; 24.9 (0.7)           ; 25.3 (1.0)                       ; 1.7 (0.3)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_njj1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_njj1                                 ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_njj1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                   ; decode_8la                                      ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 21.9 (21.9)          ; 21.3 (21.3)                      ; 0.7 (0.7)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_njj1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                         ; mux_5hb                                         ; work         ;
;       |nios_qsys_rh_temp_drdy_n:rh_temp_drdy_n|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_rh_temp_drdy_n:rh_temp_drdy_n                                                                                                                                                                                                                                                                                                                                               ; nios_qsys_rh_temp_drdy_n                        ; nios_qsys    ;
;       |nios_qsys_timer:timer|                                                                                                           ; 74.0 (74.0)          ; 84.7 (84.7)                      ; 12.2 (12.2)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 131 (131)           ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|nios_qsys:u0|nios_qsys_timer:timer                                                                                                                                                                                                                                                                                                                                                                 ; nios_qsys_timer                                 ; nios_qsys    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 72.5 (0.5)           ; 82.5 (0.5)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 72.0 (0.0)           ; 82.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 72.0 (0.0)           ; 82.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 72.0 (2.4)           ; 82.0 (2.5)                       ; 10.0 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 93 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                        ; alt_sld_fab_alt_sld_fab_ident                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 67.6 (0.0)           ; 77.2 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (0)             ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 67.6 (46.4)          ; 77.2 (53.3)                      ; 9.6 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (70)            ; 87 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.5 (10.5)          ; 10.8 (10.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.7 (10.7)          ; 13.0 (13.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_RFS_SENSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                  ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ADC_CONVST      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_INT     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BT_UART_RX      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BT_UART_TX      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_CS_n        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_FSYNC       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; UART2USB_CTS    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; UART2USB_RTS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; UART2USB_RX     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; UART2USB_TX     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; WIFI_EN         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; WIFI_RST_n      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; WIFI_UART0_CTS  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; WIFI_UART0_RTS  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; WIFI_UART0_RX   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; WIFI_UART0_TX   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; WIFI_UART1_RX   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; BT_KEY          ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[0]        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[1]        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[2]        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[3]        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[4]        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[5]        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[6]        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TMD_D[7]        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LSENSOR_SCL     ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LSENSOR_SDA     ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_AD0_SDO     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_SCL_SCLK    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MPU_SDA_SDI     ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; RH_TEMP_I2C_SCL ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; RH_TEMP_I2C_SDA ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MPU_INT         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LSENSOR_INT     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RH_TEMP_DRDY_n  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                       ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_SDO                                                                                                                                                                   ;                   ;         ;
; FPGA_CLK2_50                                                                                                                                                              ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                              ;                   ;         ;
; HDMI_TX_INT                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                    ;                   ;         ;
; KEY[1]                                                                                                                                                                    ;                   ;         ;
; SW[0]                                                                                                                                                                     ;                   ;         ;
; SW[1]                                                                                                                                                                     ;                   ;         ;
; SW[2]                                                                                                                                                                     ;                   ;         ;
; SW[3]                                                                                                                                                                     ;                   ;         ;
; BT_UART_RX                                                                                                                                                                ;                   ;         ;
; UART2USB_CTS                                                                                                                                                              ;                   ;         ;
; UART2USB_RX                                                                                                                                                               ;                   ;         ;
; WIFI_UART0_CTS                                                                                                                                                            ;                   ;         ;
; WIFI_UART0_RX                                                                                                                                                             ;                   ;         ;
; WIFI_UART1_RX                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                                             ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                                            ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                                            ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                                            ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                                            ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                                            ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                                            ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                                           ;                   ;         ;
; HDMI_I2C_SCL                                                                                                                                                              ;                   ;         ;
; HDMI_I2C_SDA                                                                                                                                                              ;                   ;         ;
; HDMI_I2S                                                                                                                                                                  ;                   ;         ;
; HDMI_LRCLK                                                                                                                                                                ;                   ;         ;
; HDMI_MCLK                                                                                                                                                                 ;                   ;         ;
; HDMI_SCLK                                                                                                                                                                 ;                   ;         ;
; BT_KEY                                                                                                                                                                    ;                   ;         ;
; TMD_D[0]                                                                                                                                                                  ;                   ;         ;
; TMD_D[1]                                                                                                                                                                  ;                   ;         ;
; TMD_D[2]                                                                                                                                                                  ;                   ;         ;
; TMD_D[3]                                                                                                                                                                  ;                   ;         ;
; TMD_D[4]                                                                                                                                                                  ;                   ;         ;
; TMD_D[5]                                                                                                                                                                  ;                   ;         ;
; TMD_D[6]                                                                                                                                                                  ;                   ;         ;
; TMD_D[7]                                                                                                                                                                  ;                   ;         ;
; LSENSOR_SCL                                                                                                                                                               ;                   ;         ;
;      - nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0   ; 1                 ; 0       ;
; LSENSOR_SDA                                                                                                                                                               ;                   ;         ;
;      - nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0   ; 0                 ; 0       ;
; MPU_AD0_SDO                                                                                                                                                               ;                   ;         ;
; MPU_SCL_SCLK                                                                                                                                                              ;                   ;         ;
;      - nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0     ; 0                 ; 0       ;
; MPU_SDA_SDI                                                                                                                                                               ;                   ;         ;
;      - nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0     ; 0                 ; 0       ;
; RH_TEMP_I2C_SCL                                                                                                                                                           ;                   ;         ;
;      - nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0 ; 1                 ; 0       ;
; RH_TEMP_I2C_SDA                                                                                                                                                           ;                   ;         ;
;      - nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0 ; 1                 ; 0       ;
; FPGA_CLK1_50                                                                                                                                                              ;                   ;         ;
; MPU_INT                                                                                                                                                                   ;                   ;         ;
;      - nios_qsys:u0|nios_qsys_light_int:mpu_int|d1_data_in                                                                                                                ; 0                 ; 0       ;
;      - nios_qsys:u0|nios_qsys_light_int:mpu_int|read_mux_out~0                                                                                                            ; 0                 ; 0       ;
; LSENSOR_INT                                                                                                                                                               ;                   ;         ;
;      - nios_qsys:u0|nios_qsys_light_int:light_int|d1_data_in                                                                                                              ; 0                 ; 0       ;
;      - nios_qsys:u0|nios_qsys_light_int:light_int|read_mux_out~0                                                                                                          ; 0                 ; 0       ;
; RH_TEMP_DRDY_n                                                                                                                                                            ;                   ;         ;
;      - nios_qsys:u0|nios_qsys_rh_temp_drdy_n:rh_temp_drdy_n|read_mux_out                                                                                                  ; 0                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                 ; Location             ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                         ; PIN_V11              ; 2912    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3        ; 182     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3        ; 28      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                   ; FF_X6_Y7_N47         ; 1627    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                      ; FF_X39_Y9_N44        ; 130     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                       ; FF_X39_Y9_N26        ; 625     ; Async. clear, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr~2                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y7_N9    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr~7                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y7_N36   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr~1                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y7_N48   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt~1                                                                                                                                                                                                                                        ; MLABCELL_X39_Y8_N33  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~0                                                                                                                                                                                                  ; LABCELL_X36_Y5_N45   ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                    ; FF_X40_Y5_N16        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                    ; FF_X39_Y5_N1         ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer~1                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y7_N54   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer~6                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y7_N12   ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr~0                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y7_N18   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr~3                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y7_N18  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr~8                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y7_N21  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr~0                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y7_N45  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt~1                                                                                                                                                                                                                                          ; LABCELL_X29_Y4_N36   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~0                                                                                                                                                                                                    ; LABCELL_X31_Y4_N12   ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                            ; FF_X33_Y4_N1         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                      ; FF_X33_Y4_N55        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer~0                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y7_N21   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer~1                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y7_N15  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr~0                                                                                                                                                                                                                                                                                ; LABCELL_X33_Y7_N36   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr~2                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y8_N3    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|cr~7                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y8_N57   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|ctr~0                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y7_N51   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt~1                                                                                                                                                                                                                                      ; LABCELL_X35_Y8_N51   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~0                                                                                                                                                                                                ; LABCELL_X43_Y8_N0    ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                  ; FF_X43_Y7_N37        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                  ; FF_X46_Y7_N49        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer~0                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y7_N3    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|prer~1                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y7_N45   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|txr~0                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y8_N15   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y5_N54  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]~3                                                                                                                                                                                                                                                    ; LABCELL_X2_Y4_N42    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                   ; LABCELL_X1_Y4_N42    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                           ; LABCELL_X2_Y4_N30    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y8_N27  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y8_N44        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y8_N12   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                    ; MLABCELL_X25_Y8_N39  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                    ; MLABCELL_X25_Y5_N51  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y5_N27  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                    ; FF_X24_Y8_N47        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y8_N48   ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                             ; MLABCELL_X28_Y9_N45  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                      ; LABCELL_X33_Y9_N3    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                               ; LABCELL_X29_Y11_N15  ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                        ; LABCELL_X27_Y9_N3    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                    ; MLABCELL_X25_Y9_N54  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                        ; MLABCELL_X25_Y9_N30  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                    ; LABCELL_X33_Y9_N27   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|nios_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                        ; LABCELL_X33_Y9_N12   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt_nxt[2]~2                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y12_N57 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt_nxt[3]~5                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y12_N36 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                 ; FF_X28_Y13_N26       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                        ; FF_X27_Y15_N10       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y12_N9  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_nxt~3                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y13_N36  ; 911     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_pipe_flush                                                                                                                                                                                                                                                                               ; FF_X18_Y14_N38       ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y12_N30 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y15_N36 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y14_N3  ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y11_N45 ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                    ; FF_X13_Y14_N23       ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                ; FF_X19_Y14_N38       ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y15_N54  ; 168     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y14_N39 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y14_N54 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y12_N33 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y13_N18  ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y13_N57  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y12_N54 ; 4       ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                         ; FF_X17_Y9_N16        ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_ap_cnt_nxt[3]~1                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y9_N15  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y11_N0   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y11_N54  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                ; MLABCELL_X15_Y11_N51 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|address[8]                                                                                                                                                                                                       ; FF_X27_Y11_N53       ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|jxuir                  ; FF_X6_Y6_N1          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|take_action_break_a~0  ; LABCELL_X4_Y7_N30    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X12_Y7_N45   ; 17      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X4_Y7_N39    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X11_Y7_N45   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_sysclk:the_nios_qsys_nios2_gen2_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X3_Y4_N50         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr~16                        ; LABCELL_X1_Y5_N54    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_qsys_nios2_gen2_cpu_debug_slave_phy|virtual_state_uir                                  ; LABCELL_X2_Y5_N27    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_avalon_reg:the_nios_qsys_nios2_gen2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                          ; LABCELL_X17_Y7_N57   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug|resetrequest                                                                                                               ; FF_X3_Y7_N52         ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                    ; LABCELL_X11_Y7_N27   ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                 ; MLABCELL_X8_Y7_N24   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                   ; LABCELL_X17_Y7_N36   ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_njj1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                                                     ; MLABCELL_X34_Y9_N24  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_njj1:auto_generated|decode_8la:decode3|w_anode1088w[2]~0                                                                                                                                                                                                                   ; MLABCELL_X34_Y9_N36  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_njj1:auto_generated|decode_8la:decode3|w_anode1096w[2]~0                                                                                                                                                                                                                   ; MLABCELL_X34_Y9_N39  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_njj1:auto_generated|decode_8la:decode3|w_anode1104w[2]~0                                                                                                                                                                                                                   ; MLABCELL_X34_Y9_N6   ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|wren~1                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y9_N30  ; 128     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y11_N33  ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y11_N0   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y11_N6   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y11_N3   ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_qsys:u0|nios_qsys_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y11_N9   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                             ; FF_X2_Y2_N56         ; 65      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                  ; LABCELL_X2_Y2_N36    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                     ; LABCELL_X2_Y2_N6     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~5                                     ; MLABCELL_X3_Y1_N27   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~2                                       ; MLABCELL_X3_Y1_N3    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                          ; MLABCELL_X6_Y2_N39   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                ; MLABCELL_X3_Y1_N24   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~4                              ; LABCELL_X4_Y1_N42    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                   ; LABCELL_X2_Y2_N15    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1              ; LABCELL_X2_Y2_N24    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; FF_X7_Y2_N59         ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; FF_X6_Y2_N47         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; FF_X6_Y2_N17         ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; FF_X6_Y2_N56         ; 51      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                           ; LABCELL_X7_Y2_N0     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; FF_X6_Y2_N8          ; 37      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                               ; LABCELL_X2_Y2_N12    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                             ;
+--------------+----------+---------+----------------------+------------------+---------------------------+
; Name         ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------+----------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50 ; PIN_V11  ; 2912    ; Global Clock         ; GCLK6            ; --                        ;
+--------------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                       ;
+---------------------------------------------------------------------------------------------+---------+
; Name                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------+---------+
; nios_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                          ; 1630    ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_nxt~3 ; 911     ;
; nios_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                              ; 625     ;
+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_r:the_nios_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X14_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|nios_qsys_jtag_uart_scfifo_w:the_nios_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X26_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_bht_module:nios_qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None ; M10K_X14_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None ; M10K_X26_Y15_N0, M10K_X26_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_tag_module:nios_qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 640     ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 1           ; 0     ; None ; M10K_X26_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_victim_module:nios_qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None ; M10K_X38_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_ic_data_module:nios_qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y12_N0, M10K_X14_Y9_N0, M10K_X14_Y10_N0, M10K_X14_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_ic_tag_module:nios_qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 15           ; 128          ; 15           ; yes                    ; no                      ; yes                    ; no                      ; 1920    ; 128                         ; 15                          ; 128                         ; 15                          ; 1920                ; 1           ; 0     ; None ; M10K_X14_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_ocimem:the_nios_qsys_nios2_gen2_cpu_nios2_ocimem|nios_qsys_nios2_gen2_cpu_ociram_sp_ram_module:nios_qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_register_bank_a_module:nios_qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_register_bank_b_module:nios_qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X14_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_qsys:u0|nios_qsys_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_njj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 32000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024000 ; 32000                       ; 32                          ; --                          ; --                          ; 1024000             ; 128         ; 0     ; None ; M10K_X41_Y26_N0, M10K_X41_Y20_N0, M10K_X41_Y22_N0, M10K_X41_Y24_N0, M10K_X49_Y19_N0, M10K_X49_Y20_N0, M10K_X58_Y20_N0, M10K_X69_Y20_N0, M10K_X41_Y19_N0, M10K_X38_Y19_N0, M10K_X38_Y17_N0, M10K_X38_Y18_N0, M10K_X58_Y4_N0, M10K_X49_Y3_N0, M10K_X58_Y5_N0, M10K_X58_Y3_N0, M10K_X49_Y18_N0, M10K_X49_Y17_N0, M10K_X41_Y17_N0, M10K_X41_Y18_N0, M10K_X26_Y21_N0, M10K_X26_Y20_N0, M10K_X26_Y22_N0, M10K_X26_Y23_N0, M10K_X58_Y6_N0, M10K_X58_Y8_N0, M10K_X49_Y6_N0, M10K_X58_Y7_N0, M10K_X69_Y9_N0, M10K_X69_Y8_N0, M10K_X69_Y10_N0, M10K_X41_Y8_N0, M10K_X58_Y18_N0, M10K_X58_Y22_N0, M10K_X58_Y19_N0, M10K_X58_Y21_N0, M10K_X26_Y11_N0, M10K_X26_Y9_N0, M10K_X26_Y10_N0, M10K_X26_Y12_N0, M10K_X49_Y15_N0, M10K_X49_Y14_N0, M10K_X41_Y14_N0, M10K_X49_Y16_N0, M10K_X49_Y13_N0, M10K_X49_Y10_N0, M10K_X49_Y9_N0, M10K_X49_Y12_N0, M10K_X69_Y19_N0, M10K_X69_Y17_N0, M10K_X58_Y17_N0, M10K_X69_Y18_N0, M10K_X49_Y4_N0, M10K_X41_Y4_N0, M10K_X41_Y5_N0, M10K_X49_Y5_N0, M10K_X38_Y8_N0, M10K_X41_Y9_N0, M10K_X38_Y9_N0, M10K_X26_Y8_N0, M10K_X41_Y11_N0, M10K_X38_Y10_N0, M10K_X38_Y11_N0, M10K_X41_Y10_N0, M10K_X69_Y6_N0, M10K_X49_Y7_N0, M10K_X69_Y7_N0, M10K_X69_Y5_N0, M10K_X41_Y6_N0, M10K_X38_Y7_N0, M10K_X38_Y6_N0, M10K_X41_Y7_N0, M10K_X41_Y15_N0, M10K_X38_Y16_N0, M10K_X38_Y15_N0, M10K_X41_Y16_N0, M10K_X26_Y4_N0, M10K_X26_Y6_N0, M10K_X26_Y7_N0, M10K_X26_Y3_N0, M10K_X38_Y4_N0, M10K_X38_Y3_N0, M10K_X38_Y5_N0, M10K_X41_Y3_N0, M10K_X69_Y12_N0, M10K_X69_Y11_N0, M10K_X49_Y11_N0, M10K_X69_Y13_N0, M10K_X49_Y23_N0, M10K_X41_Y21_N0, M10K_X49_Y21_N0, M10K_X41_Y23_N0, M10K_X58_Y10_N0, M10K_X58_Y9_N0, M10K_X58_Y11_N0, M10K_X49_Y8_N0, M10K_X49_Y25_N0, M10K_X49_Y22_N0, M10K_X41_Y25_N0, M10K_X49_Y24_N0, M10K_X38_Y21_N0, M10K_X38_Y23_N0, M10K_X38_Y22_N0, M10K_X38_Y24_N0, M10K_X69_Y22_N0, M10K_X58_Y23_N0, M10K_X58_Y25_N0, M10K_X58_Y24_N0, M10K_X26_Y18_N0, M10K_X26_Y17_N0, M10K_X26_Y16_N0, M10K_X26_Y19_N0, M10K_X58_Y14_N0, M10K_X58_Y13_N0, M10K_X58_Y15_N0, M10K_X58_Y12_N0, M10K_X41_Y12_N0, M10K_X38_Y13_N0, M10K_X38_Y12_N0, M10K_X41_Y13_N0, M10K_X38_Y25_N0, M10K_X38_Y20_N0, M10K_X26_Y25_N0, M10K_X26_Y24_N0, M10K_X69_Y15_N0, M10K_X58_Y16_N0, M10K_X69_Y14_N0, M10K_X69_Y16_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                   ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y18_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y20_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_mult_cell:the_nios_qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y22_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 10,177 / 289,320 ( 4 % ) ;
; C12 interconnects                           ; 113 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 2,653 / 119,108 ( 2 % )  ;
; C4 interconnects                            ; 1,491 / 56,300 ( 3 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )           ;
; Direct links                                ; 769 / 289,320 ( < 1 % )  ;
; Global clocks                               ; 1 / 16 ( 6 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 1,472 / 84,580 ( 2 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )           ;
; R14 interconnects                           ; 184 / 12,676 ( 1 % )     ;
; R14/C12 interconnect drivers                ; 209 / 20,720 ( 1 % )     ;
; R3 interconnects                            ; 3,756 / 130,992 ( 3 % )  ;
; R6 interconnects                            ; 6,098 / 266,960 ( 2 % )  ;
; Spine clocks                                ; 8 / 360 ( 2 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 107          ; 0            ; 107          ; 0            ; 0            ; 111       ; 107          ; 0            ; 111       ; 111       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 33           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 111          ; 4            ; 111          ; 111          ; 0         ; 4            ; 111          ; 0         ; 0         ; 111          ; 111          ; 111          ; 111          ; 111          ; 111          ; 111          ; 111          ; 111          ; 111          ; 78           ; 111          ; 111          ; 111          ; 111          ; 111          ; 111          ; 111          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BT_UART_RX          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BT_UART_TX          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_CS_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_FSYNC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART2USB_CTS        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART2USB_RTS        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART2USB_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART2USB_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_EN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_RST_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_UART0_CTS      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_UART0_RTS      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_UART0_RX       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_UART0_TX       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; WIFI_UART1_RX       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BT_KEY              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TMD_D[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TMD_D[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TMD_D[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TMD_D[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TMD_D[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TMD_D[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TMD_D[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TMD_D[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LSENSOR_SCL         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LSENSOR_SDA         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_AD0_SDO         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_SCL_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_SDA_SDI         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RH_TEMP_I2C_SCL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RH_TEMP_I2C_SDA     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MPU_INT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LSENSOR_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RH_TEMP_DRDY_n      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                               ;
+----------------------------------+----------------------+-------------------+
; Source Clock(s)                  ; Destination Clock(s) ; Delay Added in ns ;
+----------------------------------+----------------------+-------------------+
; FPGA_CLK1_50                     ; FPGA_CLK1_50         ; 530.2             ;
; altera_reserved_tck              ; altera_reserved_tck  ; 194.9             ;
; altera_reserved_tck,FPGA_CLK1_50 ; altera_reserved_tck  ; 21.3              ;
; altera_reserved_tck,I/O          ; altera_reserved_tck  ; 18.7              ;
+----------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                     ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                    ; 1.556             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.490             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                     ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                    ; 1.486             ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                    ; 1.459             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                                   ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.428             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                                                                                   ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.426             ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                    ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                    ; 1.407             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                                                                                                                                    ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                    ; 1.392             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[0]        ; 1.369             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[0]        ; 1.356             ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                                                                                       ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                           ; 1.314             ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                                                                                       ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                           ; 1.309             ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                                                                                                                                       ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                           ; 1.287             ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                                                                                       ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                           ; 1.272             ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM393                                                                                                                                                                                                                                                           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a26~portb_address_reg0                                                                                                         ; 1.257             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2_OTERM163                                                                                                                                                                            ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.256             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 1.255             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                                                                                   ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.244             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                                                                                                                                  ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.239             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                 ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                       ; 1.226             ;
; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                  ; nios_qsys:u0|nios_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                    ; 1.224             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3_OTERM851                                                                                                                                                                              ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                    ; 1.220             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.203             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                   ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.198             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0_OTERM89                                                                                                                                                                            ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.197             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; 1.197             ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM391                                                                                                                                                                                                                                                           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a26~portb_address_reg0                                                                                                         ; 1.184             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.183             ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                               ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                           ; 1.177             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                       ; 1.157             ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_OTERM867                                                                                                                                                                                ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                           ; 1.155             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                           ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ; 1.155             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                                                                                     ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM859                                                                                                                                                                         ; 1.154             ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM397                                                                                                                                                                                                                                                           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a26~portb_address_reg0                                                                                                         ; 1.152             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                                                                                                                                     ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM859                                                                                                                                                                         ; 1.150             ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|A_mem_stall_OTERM395                                                                                                                                                                                                                                                           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_dc_data_module:nios_qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ram_block1a26~portb_address_reg0                                                                                                         ; 1.144             ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                                                                                                                                       ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                           ; 1.141             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                       ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                       ; 1.140             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.138             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                                   ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.134             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                                                                                                                                   ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 1.133             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                                                                                                                                     ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM859                                                                                                                                                                         ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 1.127             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                       ; 1.121             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 1.119             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                  ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; 1.112             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 1.109             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                                                                                     ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM859                                                                                                                                                                         ; 1.102             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                             ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                       ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; 1.086             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                           ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                       ; 1.081             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.078             ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[37]           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[36]       ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.077             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                           ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                       ; 1.070             ;
; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                                       ; nios_qsys:u0|i2c_opencores:mpu_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM871                                                                                                                                                                           ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.064             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                          ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 1.064             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                          ; 1.063             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 1.061             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 1.057             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                       ; 1.055             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                       ; 1.055             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]  ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 1.052             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                          ; 1.051             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                          ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]  ; 1.049             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                          ; 1.048             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                          ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; 1.043             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0_OTERM101                                                                                                                                                                              ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM859                                                                                                                                                                         ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 1.042             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                                                    ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                    ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; 1.039             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 1.037             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                          ; 1.037             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_OTERM855                                                                                                                                                                              ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM859                                                                                                                                                                         ; 1.024             ;
; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                              ; nios_qsys:u0|nios_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                          ; 1.015             ;
; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                                                                                                                                     ; nios_qsys:u0|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0_OTERM859                                                                                                                                                                         ; 1.010             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 1.003             ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_nios2_oci_debug:the_nios_qsys_nios2_gen2_cpu_nios2_oci_debug|monitor_error                                                                                                  ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]       ; 0.992             ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]       ; 0.992             ;
; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[35]           ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]       ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]       ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; nios_qsys:u0|nios_qsys_nios2_gen2:nios2_gen2|nios_qsys_nios2_gen2_cpu:cpu|nios_qsys_nios2_gen2_cpu_nios2_oci:the_nios_qsys_nios2_gen2_cpu_nios2_oci|nios_qsys_nios2_gen2_cpu_debug_slave_wrapper:the_nios_qsys_nios2_gen2_cpu_debug_slave_wrapper|nios_qsys_nios2_gen2_cpu_debug_slave_tck:the_nios_qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]       ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.991             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1_OTERM879                                                                                                                                                                            ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 0.988             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                                                                                                                                   ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 0.988             ;
; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                                                                                   ; nios_qsys:u0|i2c_opencores:rh_temp_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                  ; 0.988             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DE10_NANO_RFS_SENSOR"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 2853 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE10_NANO_RFS_SENSOR.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'd:/innovate_fpga/de10_nano_resources/fcc_v.1.0.0_systemcd/de10_nano_rfs_sensor/db/ip/nios_qsys/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'd:/innovate_fpga/de10_nano_resources/fcc_v.1.0.0_systemcd/de10_nano_rfs_sensor/db/ip/nios_qsys/submodules/nios_qsys_nios2_gen2_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 160 registers into blocks of type DSP block
    Extra Info (176220): Created 96 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 188 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:08
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:21
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:20
Info (11888): Total time spent on timing analysis during the Fitter is 12.18 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:13
Warning (169064): Following 33 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 15
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 16
    Info (169065): Pin HDMI_I2C_SCL has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 24
    Info (169065): Pin HDMI_I2C_SDA has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 25
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 26
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 27
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 28
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 29
    Info (169065): Pin BT_KEY has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 47
    Info (169065): Pin TMD_D[0] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 62
    Info (169065): Pin TMD_D[1] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 62
    Info (169065): Pin TMD_D[2] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 62
    Info (169065): Pin TMD_D[3] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 62
    Info (169065): Pin TMD_D[4] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 62
    Info (169065): Pin TMD_D[5] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 62
    Info (169065): Pin TMD_D[6] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 62
    Info (169065): Pin TMD_D[7] has a permanently disabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 62
    Info (169065): Pin MPU_AD0_SDO has a permanently enabled output enable File: D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/de10_nano_rfs_sensor.v Line: 53
Info (144001): Generated suppressed messages file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/output_files/DE10_NANO_RFS_SENSOR.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 7197 megabytes
    Info: Processing ended: Mon Mar 14 22:58:07 2022
    Info: Elapsed time: 00:02:15
    Info: Total CPU time (on all processors): 00:09:39


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/output_files/DE10_NANO_RFS_SENSOR.fit.smsg.


