<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KallistiOS: irq_context_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">KallistiOS<span id="projectnumber">&#160;##version##</span>
   </div>
   <div id="projectbrief">Independent SDK for the Sega Dreamcast</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structirq__context__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">irq_context_t Struct Reference<div class="ingroups"><a class="el" href="group__system.html">System</a> &raquo; <a class="el" href="group__irqs.html">Interrupts</a> &raquo; <a class="el" href="group__Context.html">Context</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Architecture-specific structure for holding the processor state.  
 <a href="structirq__context__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="irq_8h_source.html">irq.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:add67b1ba512142a467b9a1cc746d14de" id="r_add67b1ba512142a467b9a1cc746d14de"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#add67b1ba512142a467b9a1cc746d14de">pc</a></td></tr>
<tr class="memdesc:add67b1ba512142a467b9a1cc746d14de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program counter.  <br /></td></tr>
<tr class="separator:add67b1ba512142a467b9a1cc746d14de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea84bee060d1c9a99ca3c5f8c35d34d0" id="r_aea84bee060d1c9a99ca3c5f8c35d34d0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#aea84bee060d1c9a99ca3c5f8c35d34d0">pr</a></td></tr>
<tr class="memdesc:aea84bee060d1c9a99ca3c5f8c35d34d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Procedure register (aka return address)  <br /></td></tr>
<tr class="separator:aea84bee060d1c9a99ca3c5f8c35d34d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f6f00a669f09a4d6a6a707719a56bb" id="r_ae8f6f00a669f09a4d6a6a707719a56bb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#ae8f6f00a669f09a4d6a6a707719a56bb">gbr</a></td></tr>
<tr class="memdesc:ae8f6f00a669f09a4d6a6a707719a56bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global base register (TLS segment ptr)  <br /></td></tr>
<tr class="separator:ae8f6f00a669f09a4d6a6a707719a56bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ac58a8feb68d2897ba915063a29a4a" id="r_ac9ac58a8feb68d2897ba915063a29a4a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#ac9ac58a8feb68d2897ba915063a29a4a">vbr</a></td></tr>
<tr class="memdesc:ac9ac58a8feb68d2897ba915063a29a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector base register.  <br /></td></tr>
<tr class="separator:ac9ac58a8feb68d2897ba915063a29a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b91c7dda0b447f9367f572b8418296" id="r_a96b91c7dda0b447f9367f572b8418296"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#a96b91c7dda0b447f9367f572b8418296">mach</a></td></tr>
<tr class="memdesc:a96b91c7dda0b447f9367f572b8418296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply-and-accumulate register (high)  <br /></td></tr>
<tr class="separator:a96b91c7dda0b447f9367f572b8418296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba81442edd689c12d8cfe36849432600" id="r_aba81442edd689c12d8cfe36849432600"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#aba81442edd689c12d8cfe36849432600">macl</a></td></tr>
<tr class="memdesc:aba81442edd689c12d8cfe36849432600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply-and-accumulate register (low)  <br /></td></tr>
<tr class="separator:aba81442edd689c12d8cfe36849432600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8680f10065fd09f2bd3b4983ce2d7fd6" id="r_a8680f10065fd09f2bd3b4983ce2d7fd6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#a8680f10065fd09f2bd3b4983ce2d7fd6">sr</a></td></tr>
<tr class="memdesc:a8680f10065fd09f2bd3b4983ce2d7fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register.  <br /></td></tr>
<tr class="separator:a8680f10065fd09f2bd3b4983ce2d7fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351c6090a3a248be842fc485c8233fa0" id="r_a351c6090a3a248be842fc485c8233fa0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#a351c6090a3a248be842fc485c8233fa0">fpul</a></td></tr>
<tr class="memdesc:a351c6090a3a248be842fc485c8233fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point communication register.  <br /></td></tr>
<tr class="separator:a351c6090a3a248be842fc485c8233fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6307362db8d73cee5b01fe44536cb89" id="r_aa6307362db8d73cee5b01fe44536cb89"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#aa6307362db8d73cee5b01fe44536cb89">fr</a> [16]</td></tr>
<tr class="memdesc:aa6307362db8d73cee5b01fe44536cb89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Primary floating point registers.  <br /></td></tr>
<tr class="separator:aa6307362db8d73cee5b01fe44536cb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764a127020b443ede97c5109c9a7e1c8" id="r_a764a127020b443ede97c5109c9a7e1c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#a764a127020b443ede97c5109c9a7e1c8">frbank</a> [16]</td></tr>
<tr class="memdesc:a764a127020b443ede97c5109c9a7e1c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secondary floating point registers.  <br /></td></tr>
<tr class="separator:a764a127020b443ede97c5109c9a7e1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e18ad9ead0731961b3282908c5476d" id="r_ae5e18ad9ead0731961b3282908c5476d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#ae5e18ad9ead0731961b3282908c5476d">r</a> [16]</td></tr>
<tr class="memdesc:ae5e18ad9ead0731961b3282908c5476d"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 general purpose (integer) registers  <br /></td></tr>
<tr class="separator:ae5e18ad9ead0731961b3282908c5476d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20d813cdace654bfe0694952bce1d8b" id="r_ab20d813cdace654bfe0694952bce1d8b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirq__context__t.html#ab20d813cdace654bfe0694952bce1d8b">fpscr</a></td></tr>
<tr class="memdesc:ab20d813cdace654bfe0694952bce1d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point status/control register.  <br /></td></tr>
<tr class="separator:ab20d813cdace654bfe0694952bce1d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Architecture-specific structure for holding the processor state. </p>
<p>This structure should hold register values and other important parts of the processor state.</p>
<dl class="section note"><dt>Note</dt><dd>The size of this structure should be less than or equal to the <a class="el" href="group__Context.html#ga8128c0fcb2cdfb2584f264a7c96f27bc">REG_BYTE_CNT</a> value. </dd></dl>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab20d813cdace654bfe0694952bce1d8b" name="ab20d813cdace654bfe0694952bce1d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20d813cdace654bfe0694952bce1d8b">&#9670;&#160;</a></span>fpscr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::fpscr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point status/control register. </p>

</div>
</div>
<a id="a351c6090a3a248be842fc485c8233fa0" name="a351c6090a3a248be842fc485c8233fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351c6090a3a248be842fc485c8233fa0">&#9670;&#160;</a></span>fpul</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::fpul</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point communication register. </p>

</div>
</div>
<a id="aa6307362db8d73cee5b01fe44536cb89" name="aa6307362db8d73cee5b01fe44536cb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6307362db8d73cee5b01fe44536cb89">&#9670;&#160;</a></span>fr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::fr[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Primary floating point registers. </p>

</div>
</div>
<a id="a764a127020b443ede97c5109c9a7e1c8" name="a764a127020b443ede97c5109c9a7e1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764a127020b443ede97c5109c9a7e1c8">&#9670;&#160;</a></span>frbank</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::frbank[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secondary floating point registers. </p>

</div>
</div>
<a id="ae8f6f00a669f09a4d6a6a707719a56bb" name="ae8f6f00a669f09a4d6a6a707719a56bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f6f00a669f09a4d6a6a707719a56bb">&#9670;&#160;</a></span>gbr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::gbr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global base register (TLS segment ptr) </p>

</div>
</div>
<a id="a96b91c7dda0b447f9367f572b8418296" name="a96b91c7dda0b447f9367f572b8418296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b91c7dda0b447f9367f572b8418296">&#9670;&#160;</a></span>mach</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::mach</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiply-and-accumulate register (high) </p>

</div>
</div>
<a id="aba81442edd689c12d8cfe36849432600" name="aba81442edd689c12d8cfe36849432600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba81442edd689c12d8cfe36849432600">&#9670;&#160;</a></span>macl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::macl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiply-and-accumulate register (low) </p>

</div>
</div>
<a id="add67b1ba512142a467b9a1cc746d14de" name="add67b1ba512142a467b9a1cc746d14de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add67b1ba512142a467b9a1cc746d14de">&#9670;&#160;</a></span>pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program counter. </p>

</div>
</div>
<a id="aea84bee060d1c9a99ca3c5f8c35d34d0" name="aea84bee060d1c9a99ca3c5f8c35d34d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea84bee060d1c9a99ca3c5f8c35d34d0">&#9670;&#160;</a></span>pr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::pr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Procedure register (aka return address) </p>

</div>
</div>
<a id="ae5e18ad9ead0731961b3282908c5476d" name="ae5e18ad9ead0731961b3282908c5476d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e18ad9ead0731961b3282908c5476d">&#9670;&#160;</a></span>r</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::r[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 general purpose (integer) registers </p>

</div>
</div>
<a id="a8680f10065fd09f2bd3b4983ce2d7fd6" name="a8680f10065fd09f2bd3b4983ce2d7fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8680f10065fd09f2bd3b4983ce2d7fd6">&#9670;&#160;</a></span>sr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::sr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status register. </p>

</div>
</div>
<a id="ac9ac58a8feb68d2897ba915063a29a4a" name="ac9ac58a8feb68d2897ba915063a29a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ac58a8feb68d2897ba915063a29a4a">&#9670;&#160;</a></span>vbr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irq_context_t::vbr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector base register. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>kernel/arch/dreamcast/include/arch/<a class="el" href="irq_8h_source.html">irq.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structirq__context__t.html">irq_context_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
