/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 256 320)
	(text "MIST_clocks" (rect 5 0 58 12)(font "Arial" ))
	(text "inst" (rect 8 288 20 300)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLOCK_27[1..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "CLOCK_27[1..0]" (rect 21 27 89 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 240 32)
		(output)
		(text "ps2_clk" (rect 0 0 30 12)(font "Arial" ))
		(text "ps2_clk" (rect 189 27 219 39)(font "Arial" ))
		(line (pt 240 32)(pt 224 32)(line_width 1))
	)
	(port
		(pt 240 48)
		(output)
		(text "CLK4MHz" (rect 0 0 44 12)(font "Arial" ))
		(text "CLK4MHz" (rect 175 43 219 55)(font "Arial" ))
		(line (pt 240 48)(pt 224 48)(line_width 1))
	)
	(port
		(pt 240 64)
		(output)
		(text "nCLK4MHz" (rect 0 0 49 12)(font "Arial" ))
		(text "nCLK4MHz" (rect 170 59 219 71)(font "Arial" ))
		(line (pt 240 64)(pt 224 64)(line_width 1))
	)
	(port
		(pt 240 80)
		(output)
		(text "CLK8MHz" (rect 0 0 43 12)(font "Arial" ))
		(text "CLK8MHz" (rect 176 75 219 87)(font "Arial" ))
		(line (pt 240 80)(pt 224 80)(line_width 1))
	)
	(port
		(pt 240 96)
		(output)
		(text "nCLK8MHz" (rect 0 0 48 12)(font "Arial" ))
		(text "nCLK8MHz" (rect 171 91 219 103)(font "Arial" ))
		(line (pt 240 96)(pt 224 96)(line_width 1))
	)
	(port
		(pt 240 112)
		(output)
		(text "CLK25MHz" (rect 0 0 48 12)(font "Arial" ))
		(text "CLK25MHz" (rect 171 107 219 119)(font "Arial" ))
		(line (pt 240 112)(pt 224 112)(line_width 1))
	)
	(port
		(pt 240 128)
		(output)
		(text "nCLK25MHz" (rect 0 0 53 12)(font "Arial" ))
		(text "nCLK25MHz" (rect 166 123 219 135)(font "Arial" ))
		(line (pt 240 128)(pt 224 128)(line_width 1))
	)
	(port
		(pt 240 144)
		(output)
		(text "pclk" (rect 0 0 15 12)(font "Arial" ))
		(text "pclk" (rect 204 139 219 151)(font "Arial" ))
		(line (pt 240 144)(pt 224 144)(line_width 1))
	)
	(port
		(pt 240 160)
		(output)
		(text "palette_CLK" (rect 0 0 50 12)(font "Arial" ))
		(text "palette_CLK" (rect 169 155 219 167)(font "Arial" ))
		(line (pt 240 160)(pt 224 160)(line_width 1))
	)
	(port
		(pt 240 176)
		(output)
		(text "vram_CLK" (rect 0 0 48 12)(font "Arial" ))
		(text "vram_CLK" (rect 171 171 219 183)(font "Arial" ))
		(line (pt 240 176)(pt 224 176)(line_width 1))
	)
	(port
		(pt 240 192)
		(output)
		(text "SDRAM_CLK" (rect 0 0 63 12)(font "Arial" ))
		(text "SDRAM_CLK" (rect 156 187 219 199)(font "Arial" ))
		(line (pt 240 192)(pt 224 192)(line_width 1))
	)
	(port
		(pt 240 208)
		(output)
		(text "sdram_v_clk" (rect 0 0 54 12)(font "Arial" ))
		(text "sdram_v_clk" (rect 165 203 219 215)(font "Arial" ))
		(line (pt 240 208)(pt 224 208)(line_width 1))
	)
	(port
		(pt 240 224)
		(output)
		(text "sdram_v_clkref" (rect 0 0 66 12)(font "Arial" ))
		(text "sdram_v_clkref" (rect 153 219 219 231)(font "Arial" ))
		(line (pt 240 224)(pt 224 224)(line_width 1))
	)
	(port
		(pt 240 240)
		(output)
		(text "CLK_PWM" (rect 0 0 50 12)(font "Arial" ))
		(text "CLK_PWM" (rect 169 235 219 247)(font "Arial" ))
		(line (pt 240 240)(pt 224 240)(line_width 1))
	)
	(port
		(pt 240 256)
		(output)
		(text "CLK16MHz" (rect 0 0 47 12)(font "Arial" ))
		(text "CLK16MHz" (rect 172 251 219 263)(font "Arial" ))
		(line (pt 240 256)(pt 224 256)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 224 288)(line_width 1))
	)
)
