Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Oct 20 02:02:39 2017
| Host         : weikang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: note_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: slw_clk_20k/SLW_CLK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slw_clk_50M/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.350        0.000                      0                  270        0.231        0.000                      0                  270        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.350        0.000                      0                  270        0.231        0.000                      0                  270        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.219ns (28.644%)  route 3.037ns (71.356%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.002     9.411    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y38          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.516    14.857    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[12]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.335    14.761    note_sound/slw_clk_note/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.219ns (28.644%)  route 3.037ns (71.356%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.002     9.411    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y38          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.516    14.857    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.335    14.761    note_sound/slw_clk_note/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.219ns (28.644%)  route 3.037ns (71.356%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.002     9.411    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y38          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.516    14.857    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[14]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.335    14.761    note_sound/slw_clk_note/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.219ns (28.644%)  route 3.037ns (71.356%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.002     9.411    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y38          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.516    14.857    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[15]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.335    14.761    note_sound/slw_clk_note/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.219ns (28.748%)  route 3.021ns (71.252%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.987     9.396    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y40          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.517    14.858    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[20]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.335    14.762    note_sound/slw_clk_note/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.219ns (28.748%)  route 3.021ns (71.252%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.987     9.396    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y40          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.517    14.858    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[21]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.335    14.762    note_sound/slw_clk_note/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.219ns (28.748%)  route 3.021ns (71.252%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.987     9.396    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y40          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.517    14.858    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[22]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.335    14.762    note_sound/slw_clk_note/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.219ns (28.748%)  route 3.021ns (71.252%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.987     9.396    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y40          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.517    14.858    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[23]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.335    14.762    note_sound/slw_clk_note/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.219ns (29.693%)  route 2.886ns (70.307%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.852     9.261    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y35          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.514    14.855    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.335    14.759    note_sound/slw_clk_note/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.219ns (29.693%)  route 2.886ns (70.307%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.634     5.155    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.243     6.855    note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.979 r  note_sound/slw_clk_note/COUNT0_carry_i_5/O
                         net (fo=1, routed)           0.791     7.770    note_sound/slw_clk_note/COUNT0_carry_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.894 r  note_sound/slw_clk_note/COUNT0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.894    note_sound/slw_clk_note/COUNT0_carry_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.295 r  note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.295    note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.852     9.261    note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X0Y35          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.514    14.855    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.335    14.759    note_sound/slw_clk_note/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 note_music/slw_clk/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/SLW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.420%)  route 0.133ns (36.580%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.475    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  note_music/slw_clk/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  note_music/slw_clk/COUNT_reg[13]/Q
                         net (fo=3, routed)           0.077     1.693    note_music/slw_clk/COUNT_reg[13]
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  note_music/slw_clk/SLW_CLK_i_4__0/O
                         net (fo=1, routed)           0.056     1.794    note_music/slw_clk/SLW_CLK_i_4__0_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I3_O)        0.045     1.839 r  note_music/slw_clk/SLW_CLK_i_1__1/O
                         net (fo=1, routed)           0.000     1.839    note_music/slw_clk/SLW_CLK_i_1__1_n_0
    SLICE_X6Y40          FDRE                                         r  note_music/slw_clk/SLW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  note_music/slw_clk/SLW_CLK_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.120     1.608    note_music/slw_clk/SLW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 note_music/slw_clk/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.590     1.473    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  note_music/slw_clk/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  note_music/slw_clk/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.117     1.731    note_music/slw_clk/COUNT_reg[3]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  note_music/slw_clk/COUNT_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.839    note_music/slw_clk/COUNT_reg[0]_i_2__1_n_4
    SLICE_X7Y37          FDRE                                         r  note_music/slw_clk/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.860     1.987    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  note_music/slw_clk/COUNT_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105     1.578    note_music/slw_clk/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 slw_clk_20k/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_20k/SLW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.531%)  route 0.111ns (30.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.563     1.446    slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  slw_clk_20k/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  slw_clk_20k/COUNT_reg[9]/Q
                         net (fo=3, routed)           0.060     1.670    slw_clk_20k/COUNT_reg[9]
    SLICE_X31Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.715 r  slw_clk_20k/SLW_CLK_i_2/O
                         net (fo=1, routed)           0.051     1.766    slw_clk_20k/SLW_CLK_i_2_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  slw_clk_20k/SLW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.811    slw_clk_20k/SLW_CLK_i_1_n_0
    SLICE_X31Y45         FDRE                                         r  slw_clk_20k/SLW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  slw_clk_20k/SLW_CLK_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.091     1.550    slw_clk_20k/SLW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_music/slw_clk/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.475    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  note_music/slw_clk/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  note_music/slw_clk/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.118     1.734    note_music/slw_clk/COUNT_reg[23]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  note_music/slw_clk/COUNT_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.842    note_music/slw_clk/COUNT_reg[20]_i_1__2_n_4
    SLICE_X7Y42          FDRE                                         r  note_music/slw_clk/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  note_music/slw_clk/COUNT_reg[23]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.105     1.580    note_music/slw_clk/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 note_sound/slw_clk_note/SLW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/SLW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.593     1.476    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  note_sound/slw_clk_note/SLW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  note_sound/slw_clk_note/SLW_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.785    note_sound/slw_clk_note/SLW_CLK
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  note_sound/slw_clk_note/SLW_CLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    note_sound/slw_clk_note/SLW_CLK_i_1__0_n_0
    SLICE_X3Y38          FDRE                                         r  note_sound/slw_clk_note/SLW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.864     1.991    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  note_sound/slw_clk_note/SLW_CLK_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.091     1.567    note_sound/slw_clk_note/SLW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slw_clk_50M/SLW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/SLW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.552     1.435    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  slw_clk_50M/SLW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  slw_clk_50M/SLW_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.745    slw_clk_50M/clk
    SLICE_X13Y73         LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  slw_clk_50M/SLW_CLK_i_1__3/O
                         net (fo=1, routed)           0.000     1.790    slw_clk_50M/SLW_CLK_i_1__3_n_0
    SLICE_X13Y73         FDRE                                         r  slw_clk_50M/SLW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.818     1.946    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  slw_clk_50M/SLW_CLK_reg/C
                         clock pessimism             -0.511     1.435    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.091     1.526    slw_clk_50M/SLW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 note_music/slw_clk/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.591     1.474    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  note_music/slw_clk/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  note_music/slw_clk/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.735    note_music/slw_clk/COUNT_reg[7]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  note_music/slw_clk/COUNT_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.843    note_music/slw_clk/COUNT_reg[4]_i_1__2_n_4
    SLICE_X7Y38          FDRE                                         r  note_music/slw_clk/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.989    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  note_music/slw_clk/COUNT_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105     1.579    note_music/slw_clk/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 slw_clk_20k/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_20k/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.563     1.446    slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  slw_clk_20k/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  slw_clk_20k/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    slw_clk_20k/COUNT_reg[14]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  slw_clk_20k/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    slw_clk_20k/COUNT_reg[12]_i_1_n_5
    SLICE_X30Y46         FDRE                                         r  slw_clk_20k/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  slw_clk_20k/COUNT_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.134     1.580    slw_clk_20k/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 slw_clk_50M/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.552     1.435    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  slw_clk_50M/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  slw_clk_50M/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.125     1.725    slw_clk_50M/COUNT_reg[10]
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  slw_clk_50M/COUNT_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.835    slw_clk_50M/COUNT_reg[8]_i_1__0_n_5
    SLICE_X12Y73         FDRE                                         r  slw_clk_50M/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.818     1.946    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  slw_clk_50M/COUNT_reg[10]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X12Y73         FDRE (Hold_fdre_C_D)         0.134     1.569    slw_clk_50M/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 slw_clk_50M/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.552     1.435    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  slw_clk_50M/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  slw_clk_50M/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.725    slw_clk_50M/COUNT_reg[22]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  slw_clk_50M/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.835    slw_clk_50M/COUNT_reg[20]_i_1__0_n_5
    SLICE_X12Y76         FDRE                                         r  slw_clk_50M/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.818     1.946    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  slw_clk_50M/COUNT_reg[22]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.134     1.569    slw_clk_50M/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    note_music/note_sound/slw_clk_note/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    note_music/note_sound/slw_clk_note/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    note_music/note_sound/slw_clk_note/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    note_music/note_sound/slw_clk_note/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    note_music/note_sound/slw_clk_note/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    note_music/note_sound/slw_clk_note/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    note_music/note_sound/slw_clk_note/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    note_music/note_sound/slw_clk_note/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    note_music/note_sound/slw_clk_note/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   slw_clk_20k/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   slw_clk_20k/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   slw_clk_20k/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   slw_clk_20k/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   slw_clk_20k/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   slw_clk_20k/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   slw_clk_20k/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   slw_clk_20k/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   slw_clk_20k/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   slw_clk_20k/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    u1/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    u1/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    u1/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    u1/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    u1/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    u1/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    u1/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    u1/count2_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71   slw_clk_50M/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y74   slw_clk_50M/COUNT_reg[12]/C



