library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 6
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic_vector (2 downto 0);
begin
  o <= n4070_o;
  -- vhdl_source/peres.vhdl:13:17
  n4061_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4062_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4063_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4064_o <= n4062_o xor n4063_o;
  -- vhdl_source/peres.vhdl:15:17
  n4065_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4066_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4067_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4068_o <= n4066_o and n4067_o;
  -- vhdl_source/peres.vhdl:15:21
  n4069_o <= n4065_o xor n4068_o;
  n4070_o <= n4061_o & n4064_o & n4069_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3125 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3133 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3141 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3149 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3157 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3165 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3173 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3181 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3189 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3197 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3205 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3213 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3221 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3229 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3237 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3245 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n3253 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n3265 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3273 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3276_o : std_logic;
  signal n3277_o : std_logic;
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3281 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3289 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3297 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3305 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3313 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3321 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3329 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3337 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3345 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3353 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3361 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3364_o : std_logic;
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3369 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3377 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3385 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic_vector (1 downto 0);
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic_vector (1 downto 0);
  signal n3395_o : std_logic;
  signal n3396_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3397 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic_vector (1 downto 0);
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3408 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic_vector (1 downto 0);
  signal n3417_o : std_logic;
  signal n3418_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3419 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic_vector (1 downto 0);
  signal n3428_o : std_logic;
  signal n3429_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3430 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic_vector (1 downto 0);
  signal n3439_o : std_logic;
  signal n3440_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3441 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic_vector (1 downto 0);
  signal n3450_o : std_logic;
  signal n3451_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3452 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic_vector (1 downto 0);
  signal n3461_o : std_logic;
  signal n3462_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3463 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3466_o : std_logic;
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic_vector (1 downto 0);
  signal n3472_o : std_logic;
  signal n3473_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3474 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic_vector (1 downto 0);
  signal n3483_o : std_logic;
  signal n3484_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3485 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic_vector (1 downto 0);
  signal n3494_o : std_logic;
  signal n3495_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3496 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic_vector (1 downto 0);
  signal n3505_o : std_logic;
  signal n3506_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3507 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic_vector (1 downto 0);
  signal n3516_o : std_logic;
  signal n3517_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3518 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic_vector (1 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3529 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic_vector (1 downto 0);
  signal n3538_o : std_logic;
  signal n3539_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3540 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic_vector (1 downto 0);
  signal n3549_o : std_logic;
  signal n3550_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3551 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic_vector (1 downto 0);
  signal n3560_o : std_logic;
  signal n3561_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3562 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic_vector (1 downto 0);
  signal n3571_o : std_logic;
  signal n3572_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n3573 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3584 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic_vector (1 downto 0);
  signal n3592_o : std_logic;
  signal n3593_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3594 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic_vector (1 downto 0);
  signal n3603_o : std_logic;
  signal n3604_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3605 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic_vector (1 downto 0);
  signal n3614_o : std_logic;
  signal n3615_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3616 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic_vector (1 downto 0);
  signal n3625_o : std_logic;
  signal n3626_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3627 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic_vector (1 downto 0);
  signal n3636_o : std_logic;
  signal n3637_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3638 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic_vector (1 downto 0);
  signal n3647_o : std_logic;
  signal n3648_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3649 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic_vector (1 downto 0);
  signal n3658_o : std_logic;
  signal n3659_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3660 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic;
  signal n3668_o : std_logic_vector (1 downto 0);
  signal n3669_o : std_logic;
  signal n3670_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3671 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3674_o : std_logic;
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic_vector (1 downto 0);
  signal n3680_o : std_logic;
  signal n3681_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3682 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic_vector (1 downto 0);
  signal n3691_o : std_logic;
  signal n3692_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3693 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic_vector (1 downto 0);
  signal n3702_o : std_logic;
  signal n3703_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3704 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic_vector (1 downto 0);
  signal n3713_o : std_logic;
  signal n3714_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3715 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic_vector (1 downto 0);
  signal n3724_o : std_logic;
  signal n3725_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3726 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic;
  signal n3734_o : std_logic_vector (1 downto 0);
  signal n3735_o : std_logic;
  signal n3736_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3737 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic_vector (1 downto 0);
  signal n3746_o : std_logic;
  signal n3747_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3748 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic_vector (1 downto 0);
  signal n3757_o : std_logic;
  signal n3758_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3759 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic;
  signal n3766_o : std_logic;
  signal n3767_o : std_logic_vector (1 downto 0);
  signal n3768_o : std_logic;
  signal n3769_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3770 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic;
  signal n3776_o : std_logic;
  signal n3777_o : std_logic_vector (1 downto 0);
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3781 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3789 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3797 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3805 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3813 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3821 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3829 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3837 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3845 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3853 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3861 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3869 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3877 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3885 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3893 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic;
  signal n3900_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3901 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic;
  signal n3907_o : std_logic;
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3913 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3921 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic;
  signal n3928_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3929 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3937 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3945 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3953 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3961 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3969 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3977 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3985 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3993 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4001 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4009 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4017 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4025 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4028_o : std_logic;
  signal n4029_o : std_logic;
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4033 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n4041 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic_vector (17 downto 0);
  signal n4047_o : std_logic_vector (17 downto 0);
  signal n4048_o : std_logic_vector (17 downto 0);
  signal n4049_o : std_logic_vector (17 downto 0);
  signal n4050_o : std_logic_vector (17 downto 0);
  signal n4051_o : std_logic_vector (17 downto 0);
  signal n4052_o : std_logic_vector (17 downto 0);
  signal n4053_o : std_logic_vector (17 downto 0);
  signal n4054_o : std_logic_vector (17 downto 0);
  signal n4055_o : std_logic_vector (17 downto 0);
  signal n4056_o : std_logic_vector (17 downto 0);
  signal n4057_o : std_logic_vector (17 downto 0);
  signal n4058_o : std_logic_vector (17 downto 0);
  signal n4059_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4046_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4047_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4048_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4049_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4050_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4051_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4052_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4053_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4054_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4055_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4056_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4057_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4058_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4059_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3122_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3123_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3124_o <= n3122_o & n3123_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3125 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3124_o,
    o => gen1_n1_cnot1_j_o);
  n3128_o <= gen1_n1_cnot1_j_n3125 (1);
  n3129_o <= gen1_n1_cnot1_j_n3125 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3130_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3131_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3132_o <= n3130_o & n3131_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3133 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3132_o,
    o => gen1_n2_cnot1_j_o);
  n3136_o <= gen1_n2_cnot1_j_n3133 (1);
  n3137_o <= gen1_n2_cnot1_j_n3133 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3138_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3139_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3140_o <= n3138_o & n3139_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3141 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3140_o,
    o => gen1_n3_cnot1_j_o);
  n3144_o <= gen1_n3_cnot1_j_n3141 (1);
  n3145_o <= gen1_n3_cnot1_j_n3141 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3146_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3147_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3148_o <= n3146_o & n3147_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3149 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3148_o,
    o => gen1_n4_cnot1_j_o);
  n3152_o <= gen1_n4_cnot1_j_n3149 (1);
  n3153_o <= gen1_n4_cnot1_j_n3149 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3154_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3155_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3156_o <= n3154_o & n3155_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3157 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3156_o,
    o => gen1_n5_cnot1_j_o);
  n3160_o <= gen1_n5_cnot1_j_n3157 (1);
  n3161_o <= gen1_n5_cnot1_j_n3157 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3162_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3163_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3164_o <= n3162_o & n3163_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3165 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3164_o,
    o => gen1_n6_cnot1_j_o);
  n3168_o <= gen1_n6_cnot1_j_n3165 (1);
  n3169_o <= gen1_n6_cnot1_j_n3165 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3170_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3171_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3172_o <= n3170_o & n3171_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3173 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3172_o,
    o => gen1_n7_cnot1_j_o);
  n3176_o <= gen1_n7_cnot1_j_n3173 (1);
  n3177_o <= gen1_n7_cnot1_j_n3173 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3178_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3179_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3180_o <= n3178_o & n3179_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3181 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3180_o,
    o => gen1_n8_cnot1_j_o);
  n3184_o <= gen1_n8_cnot1_j_n3181 (1);
  n3185_o <= gen1_n8_cnot1_j_n3181 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3186_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3187_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3188_o <= n3186_o & n3187_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3189 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3188_o,
    o => gen1_n9_cnot1_j_o);
  n3192_o <= gen1_n9_cnot1_j_n3189 (1);
  n3193_o <= gen1_n9_cnot1_j_n3189 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3194_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3195_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3196_o <= n3194_o & n3195_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3197 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3196_o,
    o => gen1_n10_cnot1_j_o);
  n3200_o <= gen1_n10_cnot1_j_n3197 (1);
  n3201_o <= gen1_n10_cnot1_j_n3197 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3202_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3203_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3204_o <= n3202_o & n3203_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3205 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3204_o,
    o => gen1_n11_cnot1_j_o);
  n3208_o <= gen1_n11_cnot1_j_n3205 (1);
  n3209_o <= gen1_n11_cnot1_j_n3205 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3210_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3211_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3212_o <= n3210_o & n3211_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3213 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3212_o,
    o => gen1_n12_cnot1_j_o);
  n3216_o <= gen1_n12_cnot1_j_n3213 (1);
  n3217_o <= gen1_n12_cnot1_j_n3213 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3218_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3219_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3220_o <= n3218_o & n3219_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3221 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3220_o,
    o => gen1_n13_cnot1_j_o);
  n3224_o <= gen1_n13_cnot1_j_n3221 (1);
  n3225_o <= gen1_n13_cnot1_j_n3221 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3226_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3227_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3228_o <= n3226_o & n3227_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3229 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3228_o,
    o => gen1_n14_cnot1_j_o);
  n3232_o <= gen1_n14_cnot1_j_n3229 (1);
  n3233_o <= gen1_n14_cnot1_j_n3229 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3234_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3235_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3236_o <= n3234_o & n3235_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3237 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3236_o,
    o => gen1_n15_cnot1_j_o);
  n3240_o <= gen1_n15_cnot1_j_n3237 (1);
  n3241_o <= gen1_n15_cnot1_j_n3237 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3242_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3243_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3244_o <= n3242_o & n3243_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3245 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3244_o,
    o => gen1_n16_cnot1_j_o);
  n3248_o <= gen1_n16_cnot1_j_n3245 (1);
  n3249_o <= gen1_n16_cnot1_j_n3245 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3250_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3251_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3252_o <= n3250_o & n3251_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n3253 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n3252_o,
    o => gen1_n17_cnot1_j_o);
  n3256_o <= gen1_n17_cnot1_j_n3253 (1);
  n3257_o <= gen1_n17_cnot1_j_n3253 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3258_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3259_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3260_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3261_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3262_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3263_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3264_o <= n3262_o & n3263_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n3265 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n3264_o,
    o => gen2_n17_cnot2_j_o);
  n3268_o <= gen2_n17_cnot2_j_n3265 (1);
  n3269_o <= gen2_n17_cnot2_j_n3265 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3270_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3271_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3272_o <= n3270_o & n3271_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3273 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3272_o,
    o => gen2_n16_cnot2_j_o);
  n3276_o <= gen2_n16_cnot2_j_n3273 (1);
  n3277_o <= gen2_n16_cnot2_j_n3273 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3278_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3279_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3280_o <= n3278_o & n3279_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3281 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3280_o,
    o => gen2_n15_cnot2_j_o);
  n3284_o <= gen2_n15_cnot2_j_n3281 (1);
  n3285_o <= gen2_n15_cnot2_j_n3281 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3286_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3287_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3288_o <= n3286_o & n3287_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3289 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3288_o,
    o => gen2_n14_cnot2_j_o);
  n3292_o <= gen2_n14_cnot2_j_n3289 (1);
  n3293_o <= gen2_n14_cnot2_j_n3289 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3294_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3295_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3296_o <= n3294_o & n3295_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3297 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3296_o,
    o => gen2_n13_cnot2_j_o);
  n3300_o <= gen2_n13_cnot2_j_n3297 (1);
  n3301_o <= gen2_n13_cnot2_j_n3297 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3302_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3303_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3304_o <= n3302_o & n3303_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3305 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3304_o,
    o => gen2_n12_cnot2_j_o);
  n3308_o <= gen2_n12_cnot2_j_n3305 (1);
  n3309_o <= gen2_n12_cnot2_j_n3305 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3310_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3311_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3312_o <= n3310_o & n3311_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3313 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3312_o,
    o => gen2_n11_cnot2_j_o);
  n3316_o <= gen2_n11_cnot2_j_n3313 (1);
  n3317_o <= gen2_n11_cnot2_j_n3313 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3318_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3319_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3320_o <= n3318_o & n3319_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3321 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3320_o,
    o => gen2_n10_cnot2_j_o);
  n3324_o <= gen2_n10_cnot2_j_n3321 (1);
  n3325_o <= gen2_n10_cnot2_j_n3321 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3326_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3327_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3328_o <= n3326_o & n3327_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3329 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3328_o,
    o => gen2_n9_cnot2_j_o);
  n3332_o <= gen2_n9_cnot2_j_n3329 (1);
  n3333_o <= gen2_n9_cnot2_j_n3329 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3334_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3335_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3336_o <= n3334_o & n3335_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3337 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3336_o,
    o => gen2_n8_cnot2_j_o);
  n3340_o <= gen2_n8_cnot2_j_n3337 (1);
  n3341_o <= gen2_n8_cnot2_j_n3337 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3342_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3343_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3344_o <= n3342_o & n3343_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3345 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3344_o,
    o => gen2_n7_cnot2_j_o);
  n3348_o <= gen2_n7_cnot2_j_n3345 (1);
  n3349_o <= gen2_n7_cnot2_j_n3345 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3350_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3351_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3352_o <= n3350_o & n3351_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3353 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3352_o,
    o => gen2_n6_cnot2_j_o);
  n3356_o <= gen2_n6_cnot2_j_n3353 (1);
  n3357_o <= gen2_n6_cnot2_j_n3353 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3358_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3359_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3360_o <= n3358_o & n3359_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3361 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3360_o,
    o => gen2_n5_cnot2_j_o);
  n3364_o <= gen2_n5_cnot2_j_n3361 (1);
  n3365_o <= gen2_n5_cnot2_j_n3361 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3366_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3367_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3368_o <= n3366_o & n3367_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3369 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3368_o,
    o => gen2_n4_cnot2_j_o);
  n3372_o <= gen2_n4_cnot2_j_n3369 (1);
  n3373_o <= gen2_n4_cnot2_j_n3369 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3374_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3375_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3376_o <= n3374_o & n3375_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3377 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3376_o,
    o => gen2_n3_cnot2_j_o);
  n3380_o <= gen2_n3_cnot2_j_n3377 (1);
  n3381_o <= gen2_n3_cnot2_j_n3377 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3382_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3383_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3384_o <= n3382_o & n3383_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3385 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3384_o,
    o => gen2_n2_cnot2_j_o);
  n3388_o <= gen2_n2_cnot2_j_n3385 (1);
  n3389_o <= gen2_n2_cnot2_j_n3385 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3390_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3391_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3392_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3393_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3394_o <= n3392_o & n3393_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3395_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3396_o <= n3394_o & n3395_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3397 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3396_o,
    o => gen3_n1_ccnot3_j_o);
  n3400_o <= gen3_n1_ccnot3_j_n3397 (2);
  n3401_o <= gen3_n1_ccnot3_j_n3397 (1);
  n3402_o <= gen3_n1_ccnot3_j_n3397 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3403_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3404_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3405_o <= n3403_o & n3404_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3406_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3407_o <= n3405_o & n3406_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3408 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3407_o,
    o => gen3_n2_ccnot3_j_o);
  n3411_o <= gen3_n2_ccnot3_j_n3408 (2);
  n3412_o <= gen3_n2_ccnot3_j_n3408 (1);
  n3413_o <= gen3_n2_ccnot3_j_n3408 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3414_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3415_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3416_o <= n3414_o & n3415_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3417_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3418_o <= n3416_o & n3417_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3419 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3418_o,
    o => gen3_n3_ccnot3_j_o);
  n3422_o <= gen3_n3_ccnot3_j_n3419 (2);
  n3423_o <= gen3_n3_ccnot3_j_n3419 (1);
  n3424_o <= gen3_n3_ccnot3_j_n3419 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3425_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3426_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3427_o <= n3425_o & n3426_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3428_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3429_o <= n3427_o & n3428_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3430 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3429_o,
    o => gen3_n4_ccnot3_j_o);
  n3433_o <= gen3_n4_ccnot3_j_n3430 (2);
  n3434_o <= gen3_n4_ccnot3_j_n3430 (1);
  n3435_o <= gen3_n4_ccnot3_j_n3430 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3436_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3437_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3438_o <= n3436_o & n3437_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3439_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3440_o <= n3438_o & n3439_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3441 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3440_o,
    o => gen3_n5_ccnot3_j_o);
  n3444_o <= gen3_n5_ccnot3_j_n3441 (2);
  n3445_o <= gen3_n5_ccnot3_j_n3441 (1);
  n3446_o <= gen3_n5_ccnot3_j_n3441 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3447_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3448_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3449_o <= n3447_o & n3448_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3450_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3451_o <= n3449_o & n3450_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3452 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3451_o,
    o => gen3_n6_ccnot3_j_o);
  n3455_o <= gen3_n6_ccnot3_j_n3452 (2);
  n3456_o <= gen3_n6_ccnot3_j_n3452 (1);
  n3457_o <= gen3_n6_ccnot3_j_n3452 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3458_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3459_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3460_o <= n3458_o & n3459_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3461_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3462_o <= n3460_o & n3461_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3463 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3462_o,
    o => gen3_n7_ccnot3_j_o);
  n3466_o <= gen3_n7_ccnot3_j_n3463 (2);
  n3467_o <= gen3_n7_ccnot3_j_n3463 (1);
  n3468_o <= gen3_n7_ccnot3_j_n3463 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3469_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3470_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3471_o <= n3469_o & n3470_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3472_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3473_o <= n3471_o & n3472_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3474 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3473_o,
    o => gen3_n8_ccnot3_j_o);
  n3477_o <= gen3_n8_ccnot3_j_n3474 (2);
  n3478_o <= gen3_n8_ccnot3_j_n3474 (1);
  n3479_o <= gen3_n8_ccnot3_j_n3474 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3480_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3481_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3482_o <= n3480_o & n3481_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3483_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3484_o <= n3482_o & n3483_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3485 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3484_o,
    o => gen3_n9_ccnot3_j_o);
  n3488_o <= gen3_n9_ccnot3_j_n3485 (2);
  n3489_o <= gen3_n9_ccnot3_j_n3485 (1);
  n3490_o <= gen3_n9_ccnot3_j_n3485 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3491_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3492_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3493_o <= n3491_o & n3492_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3494_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3495_o <= n3493_o & n3494_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3496 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3495_o,
    o => gen3_n10_ccnot3_j_o);
  n3499_o <= gen3_n10_ccnot3_j_n3496 (2);
  n3500_o <= gen3_n10_ccnot3_j_n3496 (1);
  n3501_o <= gen3_n10_ccnot3_j_n3496 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3502_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3503_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3504_o <= n3502_o & n3503_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3505_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3506_o <= n3504_o & n3505_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3507 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3506_o,
    o => gen3_n11_ccnot3_j_o);
  n3510_o <= gen3_n11_ccnot3_j_n3507 (2);
  n3511_o <= gen3_n11_ccnot3_j_n3507 (1);
  n3512_o <= gen3_n11_ccnot3_j_n3507 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3513_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3514_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3515_o <= n3513_o & n3514_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3516_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3517_o <= n3515_o & n3516_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3518 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3517_o,
    o => gen3_n12_ccnot3_j_o);
  n3521_o <= gen3_n12_ccnot3_j_n3518 (2);
  n3522_o <= gen3_n12_ccnot3_j_n3518 (1);
  n3523_o <= gen3_n12_ccnot3_j_n3518 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3524_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3525_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3526_o <= n3524_o & n3525_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3527_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3528_o <= n3526_o & n3527_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3529 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3528_o,
    o => gen3_n13_ccnot3_j_o);
  n3532_o <= gen3_n13_ccnot3_j_n3529 (2);
  n3533_o <= gen3_n13_ccnot3_j_n3529 (1);
  n3534_o <= gen3_n13_ccnot3_j_n3529 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3535_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3536_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3537_o <= n3535_o & n3536_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3538_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3539_o <= n3537_o & n3538_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3540 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3539_o,
    o => gen3_n14_ccnot3_j_o);
  n3543_o <= gen3_n14_ccnot3_j_n3540 (2);
  n3544_o <= gen3_n14_ccnot3_j_n3540 (1);
  n3545_o <= gen3_n14_ccnot3_j_n3540 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3546_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3547_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3548_o <= n3546_o & n3547_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3549_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3550_o <= n3548_o & n3549_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3551 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3550_o,
    o => gen3_n15_ccnot3_j_o);
  n3554_o <= gen3_n15_ccnot3_j_n3551 (2);
  n3555_o <= gen3_n15_ccnot3_j_n3551 (1);
  n3556_o <= gen3_n15_ccnot3_j_n3551 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3557_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3558_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3559_o <= n3557_o & n3558_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3560_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3561_o <= n3559_o & n3560_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3562 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3561_o,
    o => gen3_n16_ccnot3_j_o);
  n3565_o <= gen3_n16_ccnot3_j_n3562 (2);
  n3566_o <= gen3_n16_ccnot3_j_n3562 (1);
  n3567_o <= gen3_n16_ccnot3_j_n3562 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3568_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3569_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3570_o <= n3568_o & n3569_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3571_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3572_o <= n3570_o & n3571_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n3573 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n3572_o,
    o => gen3_n17_ccnot3_j_o);
  n3576_o <= gen3_n17_ccnot3_j_n3573 (2);
  n3577_o <= gen3_n17_ccnot3_j_n3573 (1);
  n3578_o <= gen3_n17_ccnot3_j_n3573 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3579_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3580_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3581_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3582_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3583_o <= n3581_o & n3582_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3584 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3583_o,
    o => cnot_4_o);
  n3587_o <= cnot_4_n3584 (1);
  n3588_o <= cnot_4_n3584 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3589_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3590_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3591_o <= n3589_o & n3590_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3592_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3593_o <= n3591_o & n3592_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3594 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3593_o,
    o => gen4_n16_peres4_j_o);
  n3597_o <= gen4_n16_peres4_j_n3594 (2);
  n3598_o <= gen4_n16_peres4_j_n3594 (1);
  n3599_o <= gen4_n16_peres4_j_n3594 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3600_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3601_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3602_o <= n3600_o & n3601_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3603_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3604_o <= n3602_o & n3603_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3605 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3604_o,
    o => gen4_n15_peres4_j_o);
  n3608_o <= gen4_n15_peres4_j_n3605 (2);
  n3609_o <= gen4_n15_peres4_j_n3605 (1);
  n3610_o <= gen4_n15_peres4_j_n3605 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3611_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3612_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3613_o <= n3611_o & n3612_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3614_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3615_o <= n3613_o & n3614_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3616 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3615_o,
    o => gen4_n14_peres4_j_o);
  n3619_o <= gen4_n14_peres4_j_n3616 (2);
  n3620_o <= gen4_n14_peres4_j_n3616 (1);
  n3621_o <= gen4_n14_peres4_j_n3616 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3622_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3623_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3624_o <= n3622_o & n3623_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3625_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3626_o <= n3624_o & n3625_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3627 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3626_o,
    o => gen4_n13_peres4_j_o);
  n3630_o <= gen4_n13_peres4_j_n3627 (2);
  n3631_o <= gen4_n13_peres4_j_n3627 (1);
  n3632_o <= gen4_n13_peres4_j_n3627 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3633_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3634_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3635_o <= n3633_o & n3634_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3636_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3637_o <= n3635_o & n3636_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3638 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3637_o,
    o => gen4_n12_peres4_j_o);
  n3641_o <= gen4_n12_peres4_j_n3638 (2);
  n3642_o <= gen4_n12_peres4_j_n3638 (1);
  n3643_o <= gen4_n12_peres4_j_n3638 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3644_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3645_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3646_o <= n3644_o & n3645_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3647_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3648_o <= n3646_o & n3647_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3649 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3648_o,
    o => gen4_n11_peres4_j_o);
  n3652_o <= gen4_n11_peres4_j_n3649 (2);
  n3653_o <= gen4_n11_peres4_j_n3649 (1);
  n3654_o <= gen4_n11_peres4_j_n3649 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3655_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3656_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3657_o <= n3655_o & n3656_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3658_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3659_o <= n3657_o & n3658_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3660 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3659_o,
    o => gen4_n10_peres4_j_o);
  n3663_o <= gen4_n10_peres4_j_n3660 (2);
  n3664_o <= gen4_n10_peres4_j_n3660 (1);
  n3665_o <= gen4_n10_peres4_j_n3660 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3666_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3667_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3668_o <= n3666_o & n3667_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3669_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3670_o <= n3668_o & n3669_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3671 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3670_o,
    o => gen4_n9_peres4_j_o);
  n3674_o <= gen4_n9_peres4_j_n3671 (2);
  n3675_o <= gen4_n9_peres4_j_n3671 (1);
  n3676_o <= gen4_n9_peres4_j_n3671 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3677_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3678_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3679_o <= n3677_o & n3678_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3680_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3681_o <= n3679_o & n3680_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3682 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3681_o,
    o => gen4_n8_peres4_j_o);
  n3685_o <= gen4_n8_peres4_j_n3682 (2);
  n3686_o <= gen4_n8_peres4_j_n3682 (1);
  n3687_o <= gen4_n8_peres4_j_n3682 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3688_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3689_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3690_o <= n3688_o & n3689_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3691_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3692_o <= n3690_o & n3691_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3693 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3692_o,
    o => gen4_n7_peres4_j_o);
  n3696_o <= gen4_n7_peres4_j_n3693 (2);
  n3697_o <= gen4_n7_peres4_j_n3693 (1);
  n3698_o <= gen4_n7_peres4_j_n3693 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3699_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3700_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3701_o <= n3699_o & n3700_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3702_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3703_o <= n3701_o & n3702_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3704 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3703_o,
    o => gen4_n6_peres4_j_o);
  n3707_o <= gen4_n6_peres4_j_n3704 (2);
  n3708_o <= gen4_n6_peres4_j_n3704 (1);
  n3709_o <= gen4_n6_peres4_j_n3704 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3710_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3711_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3712_o <= n3710_o & n3711_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3713_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3714_o <= n3712_o & n3713_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3715 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3714_o,
    o => gen4_n5_peres4_j_o);
  n3718_o <= gen4_n5_peres4_j_n3715 (2);
  n3719_o <= gen4_n5_peres4_j_n3715 (1);
  n3720_o <= gen4_n5_peres4_j_n3715 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3721_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3722_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3723_o <= n3721_o & n3722_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3724_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3725_o <= n3723_o & n3724_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3726 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3725_o,
    o => gen4_n4_peres4_j_o);
  n3729_o <= gen4_n4_peres4_j_n3726 (2);
  n3730_o <= gen4_n4_peres4_j_n3726 (1);
  n3731_o <= gen4_n4_peres4_j_n3726 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3732_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3733_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3734_o <= n3732_o & n3733_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3735_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3736_o <= n3734_o & n3735_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3737 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3736_o,
    o => gen4_n3_peres4_j_o);
  n3740_o <= gen4_n3_peres4_j_n3737 (2);
  n3741_o <= gen4_n3_peres4_j_n3737 (1);
  n3742_o <= gen4_n3_peres4_j_n3737 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3743_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3744_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3745_o <= n3743_o & n3744_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3746_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3747_o <= n3745_o & n3746_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3748 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3747_o,
    o => gen4_n2_peres4_j_o);
  n3751_o <= gen4_n2_peres4_j_n3748 (2);
  n3752_o <= gen4_n2_peres4_j_n3748 (1);
  n3753_o <= gen4_n2_peres4_j_n3748 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3754_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3755_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3756_o <= n3754_o & n3755_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3757_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3758_o <= n3756_o & n3757_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3759 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3758_o,
    o => gen4_n1_peres4_j_o);
  n3762_o <= gen4_n1_peres4_j_n3759 (2);
  n3763_o <= gen4_n1_peres4_j_n3759 (1);
  n3764_o <= gen4_n1_peres4_j_n3759 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3765_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3766_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3767_o <= n3765_o & n3766_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3768_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3769_o <= n3767_o & n3768_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3770 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3769_o,
    o => gen4_n0_peres4_j_o);
  n3773_o <= gen4_n0_peres4_j_n3770 (2);
  n3774_o <= gen4_n0_peres4_j_n3770 (1);
  n3775_o <= gen4_n0_peres4_j_n3770 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3776_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3777_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3778_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3779_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3780_o <= n3778_o & n3779_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3781 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3780_o,
    o => gen5_n1_cnot5_j_o);
  n3784_o <= gen5_n1_cnot5_j_n3781 (1);
  n3785_o <= gen5_n1_cnot5_j_n3781 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3786_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3787_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3788_o <= n3786_o & n3787_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3789 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3788_o,
    o => gen5_n2_cnot5_j_o);
  n3792_o <= gen5_n2_cnot5_j_n3789 (1);
  n3793_o <= gen5_n2_cnot5_j_n3789 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3794_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3795_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3796_o <= n3794_o & n3795_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3797 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3796_o,
    o => gen5_n3_cnot5_j_o);
  n3800_o <= gen5_n3_cnot5_j_n3797 (1);
  n3801_o <= gen5_n3_cnot5_j_n3797 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3802_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3803_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3804_o <= n3802_o & n3803_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3805 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3804_o,
    o => gen5_n4_cnot5_j_o);
  n3808_o <= gen5_n4_cnot5_j_n3805 (1);
  n3809_o <= gen5_n4_cnot5_j_n3805 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3810_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3811_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3812_o <= n3810_o & n3811_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3813 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3812_o,
    o => gen5_n5_cnot5_j_o);
  n3816_o <= gen5_n5_cnot5_j_n3813 (1);
  n3817_o <= gen5_n5_cnot5_j_n3813 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3818_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3819_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3820_o <= n3818_o & n3819_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3821 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3820_o,
    o => gen5_n6_cnot5_j_o);
  n3824_o <= gen5_n6_cnot5_j_n3821 (1);
  n3825_o <= gen5_n6_cnot5_j_n3821 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3826_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3827_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3828_o <= n3826_o & n3827_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3829 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3828_o,
    o => gen5_n7_cnot5_j_o);
  n3832_o <= gen5_n7_cnot5_j_n3829 (1);
  n3833_o <= gen5_n7_cnot5_j_n3829 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3834_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3835_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3836_o <= n3834_o & n3835_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3837 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3836_o,
    o => gen5_n8_cnot5_j_o);
  n3840_o <= gen5_n8_cnot5_j_n3837 (1);
  n3841_o <= gen5_n8_cnot5_j_n3837 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3842_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3843_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3844_o <= n3842_o & n3843_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3845 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3844_o,
    o => gen5_n9_cnot5_j_o);
  n3848_o <= gen5_n9_cnot5_j_n3845 (1);
  n3849_o <= gen5_n9_cnot5_j_n3845 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3850_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3851_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3852_o <= n3850_o & n3851_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3853 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3852_o,
    o => gen5_n10_cnot5_j_o);
  n3856_o <= gen5_n10_cnot5_j_n3853 (1);
  n3857_o <= gen5_n10_cnot5_j_n3853 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3858_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3859_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3860_o <= n3858_o & n3859_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3861 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3860_o,
    o => gen5_n11_cnot5_j_o);
  n3864_o <= gen5_n11_cnot5_j_n3861 (1);
  n3865_o <= gen5_n11_cnot5_j_n3861 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3866_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3867_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3868_o <= n3866_o & n3867_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3869 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3868_o,
    o => gen5_n12_cnot5_j_o);
  n3872_o <= gen5_n12_cnot5_j_n3869 (1);
  n3873_o <= gen5_n12_cnot5_j_n3869 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3874_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3875_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3876_o <= n3874_o & n3875_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3877 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3876_o,
    o => gen5_n13_cnot5_j_o);
  n3880_o <= gen5_n13_cnot5_j_n3877 (1);
  n3881_o <= gen5_n13_cnot5_j_n3877 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3882_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3883_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3884_o <= n3882_o & n3883_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3885 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3884_o,
    o => gen5_n14_cnot5_j_o);
  n3888_o <= gen5_n14_cnot5_j_n3885 (1);
  n3889_o <= gen5_n14_cnot5_j_n3885 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3890_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3891_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3892_o <= n3890_o & n3891_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3893 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3892_o,
    o => gen5_n15_cnot5_j_o);
  n3896_o <= gen5_n15_cnot5_j_n3893 (1);
  n3897_o <= gen5_n15_cnot5_j_n3893 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3898_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3899_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3900_o <= n3898_o & n3899_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3901 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3900_o,
    o => gen5_n16_cnot5_j_o);
  n3904_o <= gen5_n16_cnot5_j_n3901 (1);
  n3905_o <= gen5_n16_cnot5_j_n3901 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3906_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3907_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3908_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3909_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3910_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3911_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3912_o <= n3910_o & n3911_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3913 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3912_o,
    o => gen6_n1_cnot1_j_o);
  n3916_o <= gen6_n1_cnot1_j_n3913 (1);
  n3917_o <= gen6_n1_cnot1_j_n3913 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3918_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3919_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3920_o <= n3918_o & n3919_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3921 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3920_o,
    o => gen6_n2_cnot1_j_o);
  n3924_o <= gen6_n2_cnot1_j_n3921 (1);
  n3925_o <= gen6_n2_cnot1_j_n3921 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3926_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3927_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3928_o <= n3926_o & n3927_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3929 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3928_o,
    o => gen6_n3_cnot1_j_o);
  n3932_o <= gen6_n3_cnot1_j_n3929 (1);
  n3933_o <= gen6_n3_cnot1_j_n3929 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3934_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3935_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3936_o <= n3934_o & n3935_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3937 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3936_o,
    o => gen6_n4_cnot1_j_o);
  n3940_o <= gen6_n4_cnot1_j_n3937 (1);
  n3941_o <= gen6_n4_cnot1_j_n3937 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3942_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3943_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3944_o <= n3942_o & n3943_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3945 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3944_o,
    o => gen6_n5_cnot1_j_o);
  n3948_o <= gen6_n5_cnot1_j_n3945 (1);
  n3949_o <= gen6_n5_cnot1_j_n3945 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3950_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3951_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3952_o <= n3950_o & n3951_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3953 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3952_o,
    o => gen6_n6_cnot1_j_o);
  n3956_o <= gen6_n6_cnot1_j_n3953 (1);
  n3957_o <= gen6_n6_cnot1_j_n3953 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3958_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3959_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3960_o <= n3958_o & n3959_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3961 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3960_o,
    o => gen6_n7_cnot1_j_o);
  n3964_o <= gen6_n7_cnot1_j_n3961 (1);
  n3965_o <= gen6_n7_cnot1_j_n3961 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3966_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3967_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3968_o <= n3966_o & n3967_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3969 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3968_o,
    o => gen6_n8_cnot1_j_o);
  n3972_o <= gen6_n8_cnot1_j_n3969 (1);
  n3973_o <= gen6_n8_cnot1_j_n3969 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3974_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3975_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3976_o <= n3974_o & n3975_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3977 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3976_o,
    o => gen6_n9_cnot1_j_o);
  n3980_o <= gen6_n9_cnot1_j_n3977 (1);
  n3981_o <= gen6_n9_cnot1_j_n3977 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3982_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3983_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3984_o <= n3982_o & n3983_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3985 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3984_o,
    o => gen6_n10_cnot1_j_o);
  n3988_o <= gen6_n10_cnot1_j_n3985 (1);
  n3989_o <= gen6_n10_cnot1_j_n3985 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3990_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3991_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3992_o <= n3990_o & n3991_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3993 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3992_o,
    o => gen6_n11_cnot1_j_o);
  n3996_o <= gen6_n11_cnot1_j_n3993 (1);
  n3997_o <= gen6_n11_cnot1_j_n3993 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3998_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3999_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4000_o <= n3998_o & n3999_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4001 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4000_o,
    o => gen6_n12_cnot1_j_o);
  n4004_o <= gen6_n12_cnot1_j_n4001 (1);
  n4005_o <= gen6_n12_cnot1_j_n4001 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4006_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4007_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4008_o <= n4006_o & n4007_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4009 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4008_o,
    o => gen6_n13_cnot1_j_o);
  n4012_o <= gen6_n13_cnot1_j_n4009 (1);
  n4013_o <= gen6_n13_cnot1_j_n4009 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4014_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4015_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4016_o <= n4014_o & n4015_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4017 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4016_o,
    o => gen6_n14_cnot1_j_o);
  n4020_o <= gen6_n14_cnot1_j_n4017 (1);
  n4021_o <= gen6_n14_cnot1_j_n4017 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4022_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4023_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4024_o <= n4022_o & n4023_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4025 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4024_o,
    o => gen6_n15_cnot1_j_o);
  n4028_o <= gen6_n15_cnot1_j_n4025 (1);
  n4029_o <= gen6_n15_cnot1_j_n4025 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4030_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4031_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4032_o <= n4030_o & n4031_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4033 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4032_o,
    o => gen6_n16_cnot1_j_o);
  n4036_o <= gen6_n16_cnot1_j_n4033 (1);
  n4037_o <= gen6_n16_cnot1_j_n4033 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4038_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4039_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4040_o <= n4038_o & n4039_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n4041 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n4040_o,
    o => gen6_n17_cnot1_j_o);
  n4044_o <= gen6_n17_cnot1_j_n4041 (1);
  n4045_o <= gen6_n17_cnot1_j_n4041 (0);
  n4046_o <= n3256_o & n3248_o & n3240_o & n3232_o & n3224_o & n3216_o & n3208_o & n3200_o & n3192_o & n3184_o & n3176_o & n3168_o & n3160_o & n3152_o & n3144_o & n3136_o & n3128_o & n3258_o;
  n4047_o <= n3257_o & n3249_o & n3241_o & n3233_o & n3225_o & n3217_o & n3209_o & n3201_o & n3193_o & n3185_o & n3177_o & n3169_o & n3161_o & n3153_o & n3145_o & n3137_o & n3129_o & n3259_o;
  n4048_o <= n3261_o & n3268_o & n3276_o & n3284_o & n3292_o & n3300_o & n3308_o & n3316_o & n3324_o & n3332_o & n3340_o & n3348_o & n3356_o & n3364_o & n3372_o & n3380_o & n3388_o & n3260_o;
  n4049_o <= n3269_o & n3277_o & n3285_o & n3293_o & n3301_o & n3309_o & n3317_o & n3325_o & n3333_o & n3341_o & n3349_o & n3357_o & n3365_o & n3373_o & n3381_o & n3389_o & n3390_o;
  n4050_o <= n3578_o & n3567_o & n3556_o & n3545_o & n3534_o & n3523_o & n3512_o & n3501_o & n3490_o & n3479_o & n3468_o & n3457_o & n3446_o & n3435_o & n3424_o & n3413_o & n3402_o & n3391_o;
  n4051_o <= n3579_o & n3577_o & n3566_o & n3555_o & n3544_o & n3533_o & n3522_o & n3511_o & n3500_o & n3489_o & n3478_o & n3467_o & n3456_o & n3445_o & n3434_o & n3423_o & n3412_o & n3401_o;
  n4052_o <= n3580_o & n3576_o & n3565_o & n3554_o & n3543_o & n3532_o & n3521_o & n3510_o & n3499_o & n3488_o & n3477_o & n3466_o & n3455_o & n3444_o & n3433_o & n3422_o & n3411_o & n3400_o;
  n4053_o <= n3587_o & n3597_o & n3608_o & n3619_o & n3630_o & n3641_o & n3652_o & n3663_o & n3674_o & n3685_o & n3696_o & n3707_o & n3718_o & n3729_o & n3740_o & n3751_o & n3762_o & n3773_o;
  n4054_o <= n3599_o & n3610_o & n3621_o & n3632_o & n3643_o & n3654_o & n3665_o & n3676_o & n3687_o & n3698_o & n3709_o & n3720_o & n3731_o & n3742_o & n3753_o & n3764_o & n3775_o & n3776_o;
  n4055_o <= n3588_o & n3598_o & n3609_o & n3620_o & n3631_o & n3642_o & n3653_o & n3664_o & n3675_o & n3686_o & n3697_o & n3708_o & n3719_o & n3730_o & n3741_o & n3752_o & n3763_o & n3774_o;
  n4056_o <= n3905_o & n3897_o & n3889_o & n3881_o & n3873_o & n3865_o & n3857_o & n3849_o & n3841_o & n3833_o & n3825_o & n3817_o & n3809_o & n3801_o & n3793_o & n3785_o & n3777_o;
  n4057_o <= n3907_o & n3904_o & n3896_o & n3888_o & n3880_o & n3872_o & n3864_o & n3856_o & n3848_o & n3840_o & n3832_o & n3824_o & n3816_o & n3808_o & n3800_o & n3792_o & n3784_o & n3906_o;
  n4058_o <= n4044_o & n4036_o & n4028_o & n4020_o & n4012_o & n4004_o & n3996_o & n3988_o & n3980_o & n3972_o & n3964_o & n3956_o & n3948_o & n3940_o & n3932_o & n3924_o & n3916_o & n3908_o;
  n4059_o <= n4045_o & n4037_o & n4029_o & n4021_o & n4013_o & n4005_o & n3997_o & n3989_o & n3981_o & n3973_o & n3965_o & n3957_o & n3949_o & n3941_o & n3933_o & n3925_o & n3917_o & n3909_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3113_o : std_logic_vector (1 downto 0);
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic_vector (2 downto 0);
begin
  o <= n3119_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3113_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3114_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3115_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3116_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3117_o <= n3115_o and n3116_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3118_o <= n3114_o xor n3117_o;
  n3119_o <= n3113_o & n3118_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic_vector (1 downto 0);
begin
  o <= n3111_o;
  -- vhdl_source/cnot.vhdl:24:17
  n3107_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n3108_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n3109_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n3110_o <= n3108_o xor n3109_o;
  n3111_o <= n3107_o & n3110_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic_vector (16 downto 0);
begin
  o <= n3105_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3087_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3088_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3089_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3090_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3091_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3092_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3093_o <= not n3092_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3094_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3095_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3096_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3097_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3098_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3099_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3100_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3101_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3102_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3103_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3104_o <= i (0);
  n3105_o <= n3087_o & n3088_o & n3089_o & n3090_o & n3091_o & n3093_o & n3094_o & n3095_o & n3096_o & n3097_o & n3098_o & n3099_o & n3100_o & n3101_o & n3102_o & n3103_o & n3104_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3046 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3054 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3062 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3070 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3078 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic_vector (4 downto 0);
  signal n3085_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3083_o;
  o <= n3084_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3085_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3043_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3044_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3045_o <= n3043_o & n3044_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3046 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3045_o,
    o => gen1_n0_cnot0_o);
  n3049_o <= gen1_n0_cnot0_n3046 (1);
  n3050_o <= gen1_n0_cnot0_n3046 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3051_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3052_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3053_o <= n3051_o & n3052_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3054 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3053_o,
    o => gen1_n1_cnot0_o);
  n3057_o <= gen1_n1_cnot0_n3054 (1);
  n3058_o <= gen1_n1_cnot0_n3054 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3059_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3060_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3061_o <= n3059_o & n3060_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3062 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3061_o,
    o => gen1_n2_cnot0_o);
  n3065_o <= gen1_n2_cnot0_n3062 (1);
  n3066_o <= gen1_n2_cnot0_n3062 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3067_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3068_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3070 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3069_o,
    o => gen1_n3_cnot0_o);
  n3073_o <= gen1_n3_cnot0_n3070 (1);
  n3074_o <= gen1_n3_cnot0_n3070 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3075_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3076_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3078 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3077_o,
    o => gen1_n4_cnot0_o);
  n3081_o <= gen1_n4_cnot0_n3078 (1);
  n3082_o <= gen1_n4_cnot0_n3078 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3083_o <= ctrl_prop (5);
  n3084_o <= n3082_o & n3074_o & n3066_o & n3058_o & n3050_o;
  n3085_o <= n3081_o & n3073_o & n3065_o & n3057_o & n3049_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic_vector (16 downto 0);
begin
  o <= n3040_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3020_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3021_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3022_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3023_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3024_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3025_o <= not n3024_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3026_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3027_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3028_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3029_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3030_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3031_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3032_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3033_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3034_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3035_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3036_o <= not n3035_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3037_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3038_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3039_o <= not n3038_o;
  n3040_o <= n3020_o & n3021_o & n3022_o & n3023_o & n3025_o & n3026_o & n3027_o & n3028_o & n3029_o & n3030_o & n3031_o & n3032_o & n3033_o & n3034_o & n3036_o & n3037_o & n3039_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2987 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2995 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3003 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3011 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic_vector (3 downto 0);
  signal n3018_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3016_o;
  o <= n3017_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3018_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2984_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2985_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2986_o <= n2984_o & n2985_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2987 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2986_o,
    o => gen1_n0_cnot0_o);
  n2990_o <= gen1_n0_cnot0_n2987 (1);
  n2991_o <= gen1_n0_cnot0_n2987 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2992_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2993_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2994_o <= n2992_o & n2993_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2995 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2994_o,
    o => gen1_n1_cnot0_o);
  n2998_o <= gen1_n1_cnot0_n2995 (1);
  n2999_o <= gen1_n1_cnot0_n2995 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3000_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3001_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3002_o <= n3000_o & n3001_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3003 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3002_o,
    o => gen1_n2_cnot0_o);
  n3006_o <= gen1_n2_cnot0_n3003 (1);
  n3007_o <= gen1_n2_cnot0_n3003 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3008_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3009_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3010_o <= n3008_o & n3009_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3011 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3010_o,
    o => gen1_n3_cnot0_o);
  n3014_o <= gen1_n3_cnot0_n3011 (1);
  n3015_o <= gen1_n3_cnot0_n3011 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3016_o <= ctrl_prop (4);
  n3017_o <= n3015_o & n3007_o & n2999_o & n2991_o;
  n3018_o <= n3014_o & n3006_o & n2998_o & n2990_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic_vector (16 downto 0);
begin
  o <= n2981_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2959_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2960_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2961_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2962_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2963_o <= not n2962_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2964_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2965_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2966_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2967_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2968_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2969_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2970_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2971_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2972_o <= not n2971_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2973_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2974_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2975_o <= not n2974_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2976_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2977_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2978_o <= not n2977_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2979_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2980_o <= not n2979_o;
  n2981_o <= n2959_o & n2960_o & n2961_o & n2963_o & n2964_o & n2965_o & n2966_o & n2967_o & n2968_o & n2969_o & n2970_o & n2972_o & n2973_o & n2975_o & n2976_o & n2978_o & n2980_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2934 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2942 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2950 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic_vector (2 downto 0);
  signal n2957_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2955_o;
  o <= n2956_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2957_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2931_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2932_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2933_o <= n2931_o & n2932_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2934 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2933_o,
    o => gen1_n0_cnot0_o);
  n2937_o <= gen1_n0_cnot0_n2934 (1);
  n2938_o <= gen1_n0_cnot0_n2934 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2939_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2940_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2941_o <= n2939_o & n2940_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2942 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2941_o,
    o => gen1_n1_cnot0_o);
  n2945_o <= gen1_n1_cnot0_n2942 (1);
  n2946_o <= gen1_n1_cnot0_n2942 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2947_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2948_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2949_o <= n2947_o & n2948_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2950 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2949_o,
    o => gen1_n2_cnot0_o);
  n2953_o <= gen1_n2_cnot0_n2950 (1);
  n2954_o <= gen1_n2_cnot0_n2950 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2955_o <= ctrl_prop (3);
  n2956_o <= n2954_o & n2946_o & n2938_o;
  n2957_o <= n2953_o & n2945_o & n2937_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic_vector (16 downto 0);
begin
  o <= n2928_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2906_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2907_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2908_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2909_o <= not n2908_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2910_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2911_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2912_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2913_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2914_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2915_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2916_o <= not n2915_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2917_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2918_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2919_o <= not n2918_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2920_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2921_o <= not n2920_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2922_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2923_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2924_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2925_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2926_o <= not n2925_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2927_o <= i (0);
  n2928_o <= n2906_o & n2907_o & n2909_o & n2910_o & n2911_o & n2912_o & n2913_o & n2914_o & n2916_o & n2917_o & n2919_o & n2921_o & n2922_o & n2923_o & n2924_o & n2926_o & n2927_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2889 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2897 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic_vector (1 downto 0);
  signal n2904_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2902_o;
  o <= n2903_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2904_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2886_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2887_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2888_o <= n2886_o & n2887_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2889 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2888_o,
    o => gen1_n0_cnot0_o);
  n2892_o <= gen1_n0_cnot0_n2889 (1);
  n2893_o <= gen1_n0_cnot0_n2889 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2894_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2895_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2896_o <= n2894_o & n2895_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2897 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2896_o,
    o => gen1_n1_cnot0_o);
  n2900_o <= gen1_n1_cnot0_n2897 (1);
  n2901_o <= gen1_n1_cnot0_n2897 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2902_o <= ctrl_prop (2);
  n2903_o <= n2901_o & n2893_o;
  n2904_o <= n2900_o & n2892_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (16 downto 0);
begin
  o <= n2883_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2857_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2858_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2859_o <= not n2858_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2860_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2861_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2862_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2863_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2864_o <= not n2863_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2865_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2866_o <= not n2865_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2867_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2868_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2869_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2870_o <= not n2869_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2871_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2872_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2873_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2874_o <= not n2873_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2875_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2876_o <= not n2875_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2877_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2878_o <= not n2877_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2879_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2880_o <= not n2879_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2881_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2882_o <= not n2881_o;
  n2883_o <= n2857_o & n2859_o & n2860_o & n2861_o & n2862_o & n2864_o & n2866_o & n2867_o & n2868_o & n2870_o & n2871_o & n2872_o & n2874_o & n2876_o & n2878_o & n2880_o & n2882_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2728 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2736 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2744 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2752 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2760 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2768 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2776 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2784 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2792 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2800 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2808 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2816 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2824 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2832 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2840 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2848 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic_vector (15 downto 0);
  signal n2855_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2853_o;
  o <= n2854_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2855_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2725_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2726_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2727_o <= n2725_o & n2726_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2728 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2727_o,
    o => gen1_n0_cnot0_o);
  n2731_o <= gen1_n0_cnot0_n2728 (1);
  n2732_o <= gen1_n0_cnot0_n2728 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2733_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2734_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2735_o <= n2733_o & n2734_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2736 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2735_o,
    o => gen1_n1_cnot0_o);
  n2739_o <= gen1_n1_cnot0_n2736 (1);
  n2740_o <= gen1_n1_cnot0_n2736 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2741_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2742_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2743_o <= n2741_o & n2742_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2744 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2743_o,
    o => gen1_n2_cnot0_o);
  n2747_o <= gen1_n2_cnot0_n2744 (1);
  n2748_o <= gen1_n2_cnot0_n2744 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2749_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2750_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2751_o <= n2749_o & n2750_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2752 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2751_o,
    o => gen1_n3_cnot0_o);
  n2755_o <= gen1_n3_cnot0_n2752 (1);
  n2756_o <= gen1_n3_cnot0_n2752 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2757_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2758_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2759_o <= n2757_o & n2758_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2760 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2759_o,
    o => gen1_n4_cnot0_o);
  n2763_o <= gen1_n4_cnot0_n2760 (1);
  n2764_o <= gen1_n4_cnot0_n2760 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2765_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2766_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2767_o <= n2765_o & n2766_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2768 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2767_o,
    o => gen1_n5_cnot0_o);
  n2771_o <= gen1_n5_cnot0_n2768 (1);
  n2772_o <= gen1_n5_cnot0_n2768 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2773_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2774_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2775_o <= n2773_o & n2774_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2776 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2775_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2779_o <= gen1_n6_cnot0_n2776 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2780_o <= gen1_n6_cnot0_n2776 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2781_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2782_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2783_o <= n2781_o & n2782_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2784 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2783_o,
    o => gen1_n7_cnot0_o);
  n2787_o <= gen1_n7_cnot0_n2784 (1);
  n2788_o <= gen1_n7_cnot0_n2784 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2789_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2790_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2791_o <= n2789_o & n2790_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2792 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2791_o,
    o => gen1_n8_cnot0_o);
  n2795_o <= gen1_n8_cnot0_n2792 (1);
  n2796_o <= gen1_n8_cnot0_n2792 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2797_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2798_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2799_o <= n2797_o & n2798_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2800 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2799_o,
    o => gen1_n9_cnot0_o);
  n2803_o <= gen1_n9_cnot0_n2800 (1);
  n2804_o <= gen1_n9_cnot0_n2800 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2805_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2806_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2807_o <= n2805_o & n2806_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2808 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2807_o,
    o => gen1_n10_cnot0_o);
  n2811_o <= gen1_n10_cnot0_n2808 (1);
  n2812_o <= gen1_n10_cnot0_n2808 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2813_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2814_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2815_o <= n2813_o & n2814_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2816 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2815_o,
    o => gen1_n11_cnot0_o);
  n2819_o <= gen1_n11_cnot0_n2816 (1);
  n2820_o <= gen1_n11_cnot0_n2816 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2821_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2822_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2823_o <= n2821_o & n2822_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2824 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2823_o,
    o => gen1_n12_cnot0_o);
  n2827_o <= gen1_n12_cnot0_n2824 (1);
  n2828_o <= gen1_n12_cnot0_n2824 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2829_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2830_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2831_o <= n2829_o & n2830_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2832 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2831_o,
    o => gen1_n13_cnot0_o);
  n2835_o <= gen1_n13_cnot0_n2832 (1);
  n2836_o <= gen1_n13_cnot0_n2832 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2837_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2838_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2839_o <= n2837_o & n2838_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2840 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2839_o,
    o => gen1_n14_cnot0_o);
  n2843_o <= gen1_n14_cnot0_n2840 (1);
  n2844_o <= gen1_n14_cnot0_n2840 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2845_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2846_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2847_o <= n2845_o & n2846_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2848 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2847_o,
    o => gen1_n15_cnot0_o);
  n2851_o <= gen1_n15_cnot0_n2848 (1);
  n2852_o <= gen1_n15_cnot0_n2848 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2853_o <= ctrl_prop (16);
  n2854_o <= n2852_o & n2844_o & n2836_o & n2828_o & n2820_o & n2812_o & n2804_o & n2796_o & n2788_o & n2780_o & n2772_o & n2764_o & n2756_o & n2748_o & n2740_o & n2732_o;
  n2855_o <= n2851_o & n2843_o & n2835_o & n2827_o & n2819_o & n2811_o & n2803_o & n2795_o & n2787_o & n2779_o & n2771_o & n2763_o & n2755_o & n2747_o & n2739_o & n2731_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2587 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2595 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2603 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2611 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2619 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2627 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2635 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2643 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2651 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2659 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2667 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2675 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2683 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2691 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2699 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2707 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2715 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic_vector (16 downto 0);
  signal n2722_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2720_o;
  o <= n2721_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2722_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2584_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2585_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2586_o <= n2584_o & n2585_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2587 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2586_o,
    o => gen1_n0_cnot0_o);
  n2590_o <= gen1_n0_cnot0_n2587 (1);
  n2591_o <= gen1_n0_cnot0_n2587 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2592_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2593_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2594_o <= n2592_o & n2593_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2595 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2594_o,
    o => gen1_n1_cnot0_o);
  n2598_o <= gen1_n1_cnot0_n2595 (1);
  n2599_o <= gen1_n1_cnot0_n2595 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2600_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2601_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2602_o <= n2600_o & n2601_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2603 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2602_o,
    o => gen1_n2_cnot0_o);
  n2606_o <= gen1_n2_cnot0_n2603 (1);
  n2607_o <= gen1_n2_cnot0_n2603 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2608_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2609_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2610_o <= n2608_o & n2609_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2611 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2610_o,
    o => gen1_n3_cnot0_o);
  n2614_o <= gen1_n3_cnot0_n2611 (1);
  n2615_o <= gen1_n3_cnot0_n2611 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2616_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2617_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2618_o <= n2616_o & n2617_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2619 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2618_o,
    o => gen1_n4_cnot0_o);
  n2622_o <= gen1_n4_cnot0_n2619 (1);
  n2623_o <= gen1_n4_cnot0_n2619 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2624_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2625_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2626_o <= n2624_o & n2625_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2627 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2626_o,
    o => gen1_n5_cnot0_o);
  n2630_o <= gen1_n5_cnot0_n2627 (1);
  n2631_o <= gen1_n5_cnot0_n2627 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2632_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2633_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2634_o <= n2632_o & n2633_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2635 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2634_o,
    o => gen1_n6_cnot0_o);
  n2638_o <= gen1_n6_cnot0_n2635 (1);
  n2639_o <= gen1_n6_cnot0_n2635 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2640_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2641_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2642_o <= n2640_o & n2641_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2643 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2642_o,
    o => gen1_n7_cnot0_o);
  n2646_o <= gen1_n7_cnot0_n2643 (1);
  n2647_o <= gen1_n7_cnot0_n2643 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2648_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2649_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2650_o <= n2648_o & n2649_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2651 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2650_o,
    o => gen1_n8_cnot0_o);
  n2654_o <= gen1_n8_cnot0_n2651 (1);
  n2655_o <= gen1_n8_cnot0_n2651 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2656_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2657_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2658_o <= n2656_o & n2657_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2659 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2658_o,
    o => gen1_n9_cnot0_o);
  n2662_o <= gen1_n9_cnot0_n2659 (1);
  n2663_o <= gen1_n9_cnot0_n2659 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2664_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2665_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2666_o <= n2664_o & n2665_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2667 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2666_o,
    o => gen1_n10_cnot0_o);
  n2670_o <= gen1_n10_cnot0_n2667 (1);
  n2671_o <= gen1_n10_cnot0_n2667 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2672_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2673_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2674_o <= n2672_o & n2673_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2675 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2674_o,
    o => gen1_n11_cnot0_o);
  n2678_o <= gen1_n11_cnot0_n2675 (1);
  n2679_o <= gen1_n11_cnot0_n2675 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2680_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2681_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2682_o <= n2680_o & n2681_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2683 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2682_o,
    o => gen1_n12_cnot0_o);
  n2686_o <= gen1_n12_cnot0_n2683 (1);
  n2687_o <= gen1_n12_cnot0_n2683 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2688_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2689_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2690_o <= n2688_o & n2689_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2691 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2690_o,
    o => gen1_n13_cnot0_o);
  n2694_o <= gen1_n13_cnot0_n2691 (1);
  n2695_o <= gen1_n13_cnot0_n2691 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2696_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2697_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2698_o <= n2696_o & n2697_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2699 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2698_o,
    o => gen1_n14_cnot0_o);
  n2702_o <= gen1_n14_cnot0_n2699 (1);
  n2703_o <= gen1_n14_cnot0_n2699 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2704_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2705_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2706_o <= n2704_o & n2705_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2707 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2706_o,
    o => gen1_n15_cnot0_o);
  n2710_o <= gen1_n15_cnot0_n2707 (1);
  n2711_o <= gen1_n15_cnot0_n2707 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2712_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2713_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2714_o <= n2712_o & n2713_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2715 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2714_o,
    o => gen1_n16_cnot0_o);
  n2718_o <= gen1_n16_cnot0_n2715 (1);
  n2719_o <= gen1_n16_cnot0_n2715 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2720_o <= ctrl_prop (17);
  n2721_o <= n2719_o & n2711_o & n2703_o & n2695_o & n2687_o & n2679_o & n2671_o & n2663_o & n2655_o & n2647_o & n2639_o & n2631_o & n2623_o & n2615_o & n2607_o & n2599_o & n2591_o;
  n2722_o <= n2718_o & n2710_o & n2702_o & n2694_o & n2686_o & n2678_o & n2670_o & n2662_o & n2654_o & n2646_o & n2638_o & n2630_o & n2622_o & n2614_o & n2606_o & n2598_o & n2590_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1701 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1709 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1717 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1725 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1733 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1741 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1749 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1757 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1765 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1773 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1781 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1789 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1797 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1805 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1813 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1821 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1833 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1841 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1849 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1857 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1865 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1873 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1881 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1889 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1897 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1905 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1913 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1921 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1929 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1937 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1945 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic_vector (1 downto 0);
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic_vector (1 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1957 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (1 downto 0);
  signal n1966_o : std_logic;
  signal n1967_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1968 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic_vector (1 downto 0);
  signal n1977_o : std_logic;
  signal n1978_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1979 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic_vector (1 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1990 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic_vector (1 downto 0);
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2001 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (1 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2012 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic_vector (1 downto 0);
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2023 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic_vector (1 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2034 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic_vector (1 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2045 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic_vector (1 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2056 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic_vector (1 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2067 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic_vector (1 downto 0);
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2078 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic_vector (1 downto 0);
  signal n2087_o : std_logic;
  signal n2088_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2089 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic_vector (1 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2100 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic_vector (1 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2111 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2122 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2133 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic_vector (1 downto 0);
  signal n2141_o : std_logic;
  signal n2142_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2143 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic_vector (1 downto 0);
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2154 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic_vector (1 downto 0);
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2165 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic_vector (1 downto 0);
  signal n2174_o : std_logic;
  signal n2175_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2176 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic_vector (1 downto 0);
  signal n2185_o : std_logic;
  signal n2186_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2187 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (1 downto 0);
  signal n2196_o : std_logic;
  signal n2197_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2198 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic_vector (1 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2209 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic_vector (1 downto 0);
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2220 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (1 downto 0);
  signal n2229_o : std_logic;
  signal n2230_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2231 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2242 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (1 downto 0);
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2253 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic_vector (1 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2264 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic_vector (1 downto 0);
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2275 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (1 downto 0);
  signal n2284_o : std_logic;
  signal n2285_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2286 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic_vector (1 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2297 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (1 downto 0);
  signal n2306_o : std_logic;
  signal n2307_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2308 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic_vector (1 downto 0);
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2319 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2327 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2335 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2343 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2351 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2359 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2367 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2375 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2383 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2391 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2399 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2407 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2415 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2423 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2431 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2443 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2451 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2459 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2467 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2475 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2483 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2491 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2499 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2507 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2515 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2523 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic;
  signal n2530_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2531 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2539 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2547 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2555 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2563 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic_vector (16 downto 0);
  signal n2569_o : std_logic_vector (16 downto 0);
  signal n2570_o : std_logic_vector (16 downto 0);
  signal n2571_o : std_logic_vector (16 downto 0);
  signal n2572_o : std_logic_vector (16 downto 0);
  signal n2573_o : std_logic_vector (16 downto 0);
  signal n2574_o : std_logic_vector (16 downto 0);
  signal n2575_o : std_logic_vector (16 downto 0);
  signal n2576_o : std_logic_vector (16 downto 0);
  signal n2577_o : std_logic_vector (16 downto 0);
  signal n2578_o : std_logic_vector (16 downto 0);
  signal n2579_o : std_logic_vector (16 downto 0);
  signal n2580_o : std_logic_vector (16 downto 0);
  signal n2581_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2568_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2569_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2570_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2571_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2572_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2573_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2574_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2575_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2576_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2577_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2578_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2579_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2580_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2581_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1698_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1699_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1701 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1700_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1704_o <= gen1_n1_cnot1_j_n1701 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1705_o <= gen1_n1_cnot1_j_n1701 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1706_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1707_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1709 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1708_o,
    o => gen1_n2_cnot1_j_o);
  n1712_o <= gen1_n2_cnot1_j_n1709 (1);
  n1713_o <= gen1_n2_cnot1_j_n1709 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1714_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1715_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1716_o <= n1714_o & n1715_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1717 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1716_o,
    o => gen1_n3_cnot1_j_o);
  n1720_o <= gen1_n3_cnot1_j_n1717 (1);
  n1721_o <= gen1_n3_cnot1_j_n1717 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1722_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1723_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1725 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1724_o,
    o => gen1_n4_cnot1_j_o);
  n1728_o <= gen1_n4_cnot1_j_n1725 (1);
  n1729_o <= gen1_n4_cnot1_j_n1725 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1730_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1731_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1733 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1732_o,
    o => gen1_n5_cnot1_j_o);
  n1736_o <= gen1_n5_cnot1_j_n1733 (1);
  n1737_o <= gen1_n5_cnot1_j_n1733 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1738_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1739_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1741 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1740_o,
    o => gen1_n6_cnot1_j_o);
  n1744_o <= gen1_n6_cnot1_j_n1741 (1);
  n1745_o <= gen1_n6_cnot1_j_n1741 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1746_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1747_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1748_o <= n1746_o & n1747_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1749 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1748_o,
    o => gen1_n7_cnot1_j_o);
  n1752_o <= gen1_n7_cnot1_j_n1749 (1);
  n1753_o <= gen1_n7_cnot1_j_n1749 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1754_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1755_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1756_o <= n1754_o & n1755_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1757 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1756_o,
    o => gen1_n8_cnot1_j_o);
  n1760_o <= gen1_n8_cnot1_j_n1757 (1);
  n1761_o <= gen1_n8_cnot1_j_n1757 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1762_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1763_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1765 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1764_o,
    o => gen1_n9_cnot1_j_o);
  n1768_o <= gen1_n9_cnot1_j_n1765 (1);
  n1769_o <= gen1_n9_cnot1_j_n1765 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1770_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1771_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1772_o <= n1770_o & n1771_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1773 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1772_o,
    o => gen1_n10_cnot1_j_o);
  n1776_o <= gen1_n10_cnot1_j_n1773 (1);
  n1777_o <= gen1_n10_cnot1_j_n1773 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1778_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1779_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1780_o <= n1778_o & n1779_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1781 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1780_o,
    o => gen1_n11_cnot1_j_o);
  n1784_o <= gen1_n11_cnot1_j_n1781 (1);
  n1785_o <= gen1_n11_cnot1_j_n1781 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1786_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1787_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1788_o <= n1786_o & n1787_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1789 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1788_o,
    o => gen1_n12_cnot1_j_o);
  n1792_o <= gen1_n12_cnot1_j_n1789 (1);
  n1793_o <= gen1_n12_cnot1_j_n1789 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1794_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1795_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1796_o <= n1794_o & n1795_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1797 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1796_o,
    o => gen1_n13_cnot1_j_o);
  n1800_o <= gen1_n13_cnot1_j_n1797 (1);
  n1801_o <= gen1_n13_cnot1_j_n1797 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1802_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1803_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1804_o <= n1802_o & n1803_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1805 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1804_o,
    o => gen1_n14_cnot1_j_o);
  n1808_o <= gen1_n14_cnot1_j_n1805 (1);
  n1809_o <= gen1_n14_cnot1_j_n1805 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1810_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1811_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1812_o <= n1810_o & n1811_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1813 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1812_o,
    o => gen1_n15_cnot1_j_o);
  n1816_o <= gen1_n15_cnot1_j_n1813 (1);
  n1817_o <= gen1_n15_cnot1_j_n1813 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1818_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1819_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1820_o <= n1818_o & n1819_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1821 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1820_o,
    o => gen1_n16_cnot1_j_o);
  n1824_o <= gen1_n16_cnot1_j_n1821 (1);
  n1825_o <= gen1_n16_cnot1_j_n1821 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1826_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1827_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1828_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1829_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1830_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1831_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1832_o <= n1830_o & n1831_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1833 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1832_o,
    o => gen2_n16_cnot2_j_o);
  n1836_o <= gen2_n16_cnot2_j_n1833 (1);
  n1837_o <= gen2_n16_cnot2_j_n1833 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1838_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1839_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1840_o <= n1838_o & n1839_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1841 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1840_o,
    o => gen2_n15_cnot2_j_o);
  n1844_o <= gen2_n15_cnot2_j_n1841 (1);
  n1845_o <= gen2_n15_cnot2_j_n1841 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1846_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1847_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1848_o <= n1846_o & n1847_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1849 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1848_o,
    o => gen2_n14_cnot2_j_o);
  n1852_o <= gen2_n14_cnot2_j_n1849 (1);
  n1853_o <= gen2_n14_cnot2_j_n1849 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1854_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1855_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1857 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1856_o,
    o => gen2_n13_cnot2_j_o);
  n1860_o <= gen2_n13_cnot2_j_n1857 (1);
  n1861_o <= gen2_n13_cnot2_j_n1857 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1862_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1863_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1864_o <= n1862_o & n1863_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1865 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1864_o,
    o => gen2_n12_cnot2_j_o);
  n1868_o <= gen2_n12_cnot2_j_n1865 (1);
  n1869_o <= gen2_n12_cnot2_j_n1865 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1870_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1871_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1872_o <= n1870_o & n1871_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1873 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1872_o,
    o => gen2_n11_cnot2_j_o);
  n1876_o <= gen2_n11_cnot2_j_n1873 (1);
  n1877_o <= gen2_n11_cnot2_j_n1873 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1878_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1879_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1881 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1880_o,
    o => gen2_n10_cnot2_j_o);
  n1884_o <= gen2_n10_cnot2_j_n1881 (1);
  n1885_o <= gen2_n10_cnot2_j_n1881 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1886_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1887_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1889 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1888_o,
    o => gen2_n9_cnot2_j_o);
  n1892_o <= gen2_n9_cnot2_j_n1889 (1);
  n1893_o <= gen2_n9_cnot2_j_n1889 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1894_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1895_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1896_o <= n1894_o & n1895_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1897 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1896_o,
    o => gen2_n8_cnot2_j_o);
  n1900_o <= gen2_n8_cnot2_j_n1897 (1);
  n1901_o <= gen2_n8_cnot2_j_n1897 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1902_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1903_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1905 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1904_o,
    o => gen2_n7_cnot2_j_o);
  n1908_o <= gen2_n7_cnot2_j_n1905 (1);
  n1909_o <= gen2_n7_cnot2_j_n1905 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1910_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1911_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1912_o <= n1910_o & n1911_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1913 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1912_o,
    o => gen2_n6_cnot2_j_o);
  n1916_o <= gen2_n6_cnot2_j_n1913 (1);
  n1917_o <= gen2_n6_cnot2_j_n1913 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1918_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1919_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1920_o <= n1918_o & n1919_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1921 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1920_o,
    o => gen2_n5_cnot2_j_o);
  n1924_o <= gen2_n5_cnot2_j_n1921 (1);
  n1925_o <= gen2_n5_cnot2_j_n1921 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1926_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1927_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1929 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1928_o,
    o => gen2_n4_cnot2_j_o);
  n1932_o <= gen2_n4_cnot2_j_n1929 (1);
  n1933_o <= gen2_n4_cnot2_j_n1929 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1934_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1935_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1936_o <= n1934_o & n1935_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1937 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1936_o,
    o => gen2_n3_cnot2_j_o);
  n1940_o <= gen2_n3_cnot2_j_n1937 (1);
  n1941_o <= gen2_n3_cnot2_j_n1937 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1942_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1943_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1944_o <= n1942_o & n1943_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1945 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1944_o,
    o => gen2_n2_cnot2_j_o);
  n1948_o <= gen2_n2_cnot2_j_n1945 (1);
  n1949_o <= gen2_n2_cnot2_j_n1945 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1950_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1951_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1952_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1953_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1954_o <= n1952_o & n1953_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1955_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1956_o <= n1954_o & n1955_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1957 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1956_o,
    o => gen3_n1_ccnot3_j_o);
  n1960_o <= gen3_n1_ccnot3_j_n1957 (2);
  n1961_o <= gen3_n1_ccnot3_j_n1957 (1);
  n1962_o <= gen3_n1_ccnot3_j_n1957 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1963_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1964_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1966_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1967_o <= n1965_o & n1966_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1968 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1967_o,
    o => gen3_n2_ccnot3_j_o);
  n1971_o <= gen3_n2_ccnot3_j_n1968 (2);
  n1972_o <= gen3_n2_ccnot3_j_n1968 (1);
  n1973_o <= gen3_n2_ccnot3_j_n1968 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1974_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1975_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1976_o <= n1974_o & n1975_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1977_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1978_o <= n1976_o & n1977_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1979 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1978_o,
    o => gen3_n3_ccnot3_j_o);
  n1982_o <= gen3_n3_ccnot3_j_n1979 (2);
  n1983_o <= gen3_n3_ccnot3_j_n1979 (1);
  n1984_o <= gen3_n3_ccnot3_j_n1979 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1985_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1986_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1987_o <= n1985_o & n1986_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1988_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1989_o <= n1987_o & n1988_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1990 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1989_o,
    o => gen3_n4_ccnot3_j_o);
  n1993_o <= gen3_n4_ccnot3_j_n1990 (2);
  n1994_o <= gen3_n4_ccnot3_j_n1990 (1);
  n1995_o <= gen3_n4_ccnot3_j_n1990 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1996_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1997_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1998_o <= n1996_o & n1997_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1999_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2001 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2000_o,
    o => gen3_n5_ccnot3_j_o);
  n2004_o <= gen3_n5_ccnot3_j_n2001 (2);
  n2005_o <= gen3_n5_ccnot3_j_n2001 (1);
  n2006_o <= gen3_n5_ccnot3_j_n2001 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2007_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2008_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2010_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2011_o <= n2009_o & n2010_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2012 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2011_o,
    o => gen3_n6_ccnot3_j_o);
  n2015_o <= gen3_n6_ccnot3_j_n2012 (2);
  n2016_o <= gen3_n6_ccnot3_j_n2012 (1);
  n2017_o <= gen3_n6_ccnot3_j_n2012 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2018_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2019_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2020_o <= n2018_o & n2019_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2021_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2022_o <= n2020_o & n2021_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2023 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2022_o,
    o => gen3_n7_ccnot3_j_o);
  n2026_o <= gen3_n7_ccnot3_j_n2023 (2);
  n2027_o <= gen3_n7_ccnot3_j_n2023 (1);
  n2028_o <= gen3_n7_ccnot3_j_n2023 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2029_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2030_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2031_o <= n2029_o & n2030_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2032_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2033_o <= n2031_o & n2032_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2034 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2033_o,
    o => gen3_n8_ccnot3_j_o);
  n2037_o <= gen3_n8_ccnot3_j_n2034 (2);
  n2038_o <= gen3_n8_ccnot3_j_n2034 (1);
  n2039_o <= gen3_n8_ccnot3_j_n2034 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2040_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2041_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2042_o <= n2040_o & n2041_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2043_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2044_o <= n2042_o & n2043_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2045 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2044_o,
    o => gen3_n9_ccnot3_j_o);
  n2048_o <= gen3_n9_ccnot3_j_n2045 (2);
  n2049_o <= gen3_n9_ccnot3_j_n2045 (1);
  n2050_o <= gen3_n9_ccnot3_j_n2045 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2051_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2052_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2053_o <= n2051_o & n2052_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2054_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2056 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2055_o,
    o => gen3_n10_ccnot3_j_o);
  n2059_o <= gen3_n10_ccnot3_j_n2056 (2);
  n2060_o <= gen3_n10_ccnot3_j_n2056 (1);
  n2061_o <= gen3_n10_ccnot3_j_n2056 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2062_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2063_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2064_o <= n2062_o & n2063_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2065_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2066_o <= n2064_o & n2065_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2067 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2066_o,
    o => gen3_n11_ccnot3_j_o);
  n2070_o <= gen3_n11_ccnot3_j_n2067 (2);
  n2071_o <= gen3_n11_ccnot3_j_n2067 (1);
  n2072_o <= gen3_n11_ccnot3_j_n2067 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2073_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2074_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2075_o <= n2073_o & n2074_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2076_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2077_o <= n2075_o & n2076_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2078 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2077_o,
    o => gen3_n12_ccnot3_j_o);
  n2081_o <= gen3_n12_ccnot3_j_n2078 (2);
  n2082_o <= gen3_n12_ccnot3_j_n2078 (1);
  n2083_o <= gen3_n12_ccnot3_j_n2078 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2084_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2085_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2086_o <= n2084_o & n2085_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2087_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2088_o <= n2086_o & n2087_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2089 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2088_o,
    o => gen3_n13_ccnot3_j_o);
  n2092_o <= gen3_n13_ccnot3_j_n2089 (2);
  n2093_o <= gen3_n13_ccnot3_j_n2089 (1);
  n2094_o <= gen3_n13_ccnot3_j_n2089 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2095_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2096_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2097_o <= n2095_o & n2096_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2098_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2099_o <= n2097_o & n2098_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2100 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2099_o,
    o => gen3_n14_ccnot3_j_o);
  n2103_o <= gen3_n14_ccnot3_j_n2100 (2);
  n2104_o <= gen3_n14_ccnot3_j_n2100 (1);
  n2105_o <= gen3_n14_ccnot3_j_n2100 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2106_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2107_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2108_o <= n2106_o & n2107_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2109_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2110_o <= n2108_o & n2109_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2111 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2110_o,
    o => gen3_n15_ccnot3_j_o);
  n2114_o <= gen3_n15_ccnot3_j_n2111 (2);
  n2115_o <= gen3_n15_ccnot3_j_n2111 (1);
  n2116_o <= gen3_n15_ccnot3_j_n2111 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2117_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2118_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2120_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2121_o <= n2119_o & n2120_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2122 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2121_o,
    o => gen3_n16_ccnot3_j_o);
  n2125_o <= gen3_n16_ccnot3_j_n2122 (2);
  n2126_o <= gen3_n16_ccnot3_j_n2122 (1);
  n2127_o <= gen3_n16_ccnot3_j_n2122 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2128_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2129_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2130_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2131_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2132_o <= n2130_o & n2131_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2133 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2132_o,
    o => cnot_4_o);
  n2136_o <= cnot_4_n2133 (1);
  n2137_o <= cnot_4_n2133 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2138_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2139_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2140_o <= n2138_o & n2139_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2141_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2142_o <= n2140_o & n2141_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2143 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2142_o,
    o => gen4_n15_peres4_j_o);
  n2146_o <= gen4_n15_peres4_j_n2143 (2);
  n2147_o <= gen4_n15_peres4_j_n2143 (1);
  n2148_o <= gen4_n15_peres4_j_n2143 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2149_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2150_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2151_o <= n2149_o & n2150_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2152_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2153_o <= n2151_o & n2152_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2154 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2153_o,
    o => gen4_n14_peres4_j_o);
  n2157_o <= gen4_n14_peres4_j_n2154 (2);
  n2158_o <= gen4_n14_peres4_j_n2154 (1);
  n2159_o <= gen4_n14_peres4_j_n2154 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2160_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2161_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2162_o <= n2160_o & n2161_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2163_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2164_o <= n2162_o & n2163_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2165 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2164_o,
    o => gen4_n13_peres4_j_o);
  n2168_o <= gen4_n13_peres4_j_n2165 (2);
  n2169_o <= gen4_n13_peres4_j_n2165 (1);
  n2170_o <= gen4_n13_peres4_j_n2165 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2171_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2172_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2173_o <= n2171_o & n2172_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2174_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2175_o <= n2173_o & n2174_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2176 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2175_o,
    o => gen4_n12_peres4_j_o);
  n2179_o <= gen4_n12_peres4_j_n2176 (2);
  n2180_o <= gen4_n12_peres4_j_n2176 (1);
  n2181_o <= gen4_n12_peres4_j_n2176 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2182_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2183_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2184_o <= n2182_o & n2183_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2185_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2186_o <= n2184_o & n2185_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2187 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2186_o,
    o => gen4_n11_peres4_j_o);
  n2190_o <= gen4_n11_peres4_j_n2187 (2);
  n2191_o <= gen4_n11_peres4_j_n2187 (1);
  n2192_o <= gen4_n11_peres4_j_n2187 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2193_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2194_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2195_o <= n2193_o & n2194_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2196_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2197_o <= n2195_o & n2196_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2198 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2197_o,
    o => gen4_n10_peres4_j_o);
  n2201_o <= gen4_n10_peres4_j_n2198 (2);
  n2202_o <= gen4_n10_peres4_j_n2198 (1);
  n2203_o <= gen4_n10_peres4_j_n2198 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2204_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2205_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2206_o <= n2204_o & n2205_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2207_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2208_o <= n2206_o & n2207_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2209 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2208_o,
    o => gen4_n9_peres4_j_o);
  n2212_o <= gen4_n9_peres4_j_n2209 (2);
  n2213_o <= gen4_n9_peres4_j_n2209 (1);
  n2214_o <= gen4_n9_peres4_j_n2209 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2215_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2216_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2217_o <= n2215_o & n2216_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2218_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2219_o <= n2217_o & n2218_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2220 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2219_o,
    o => gen4_n8_peres4_j_o);
  n2223_o <= gen4_n8_peres4_j_n2220 (2);
  n2224_o <= gen4_n8_peres4_j_n2220 (1);
  n2225_o <= gen4_n8_peres4_j_n2220 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2226_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2227_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2229_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2230_o <= n2228_o & n2229_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2231 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2230_o,
    o => gen4_n7_peres4_j_o);
  n2234_o <= gen4_n7_peres4_j_n2231 (2);
  n2235_o <= gen4_n7_peres4_j_n2231 (1);
  n2236_o <= gen4_n7_peres4_j_n2231 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2237_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2238_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2239_o <= n2237_o & n2238_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2240_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2241_o <= n2239_o & n2240_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2242 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2241_o,
    o => gen4_n6_peres4_j_o);
  n2245_o <= gen4_n6_peres4_j_n2242 (2);
  n2246_o <= gen4_n6_peres4_j_n2242 (1);
  n2247_o <= gen4_n6_peres4_j_n2242 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2248_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2249_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2251_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2253 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2252_o,
    o => gen4_n5_peres4_j_o);
  n2256_o <= gen4_n5_peres4_j_n2253 (2);
  n2257_o <= gen4_n5_peres4_j_n2253 (1);
  n2258_o <= gen4_n5_peres4_j_n2253 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2259_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2260_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2261_o <= n2259_o & n2260_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2262_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2263_o <= n2261_o & n2262_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2264 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2263_o,
    o => gen4_n4_peres4_j_o);
  n2267_o <= gen4_n4_peres4_j_n2264 (2);
  n2268_o <= gen4_n4_peres4_j_n2264 (1);
  n2269_o <= gen4_n4_peres4_j_n2264 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2270_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2271_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2272_o <= n2270_o & n2271_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2273_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2275 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2274_o,
    o => gen4_n3_peres4_j_o);
  n2278_o <= gen4_n3_peres4_j_n2275 (2);
  n2279_o <= gen4_n3_peres4_j_n2275 (1);
  n2280_o <= gen4_n3_peres4_j_n2275 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2281_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2282_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2283_o <= n2281_o & n2282_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2284_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2285_o <= n2283_o & n2284_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2286 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2285_o,
    o => gen4_n2_peres4_j_o);
  n2289_o <= gen4_n2_peres4_j_n2286 (2);
  n2290_o <= gen4_n2_peres4_j_n2286 (1);
  n2291_o <= gen4_n2_peres4_j_n2286 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2292_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2293_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2294_o <= n2292_o & n2293_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2295_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2296_o <= n2294_o & n2295_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2297 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2296_o,
    o => gen4_n1_peres4_j_o);
  n2300_o <= gen4_n1_peres4_j_n2297 (2);
  n2301_o <= gen4_n1_peres4_j_n2297 (1);
  n2302_o <= gen4_n1_peres4_j_n2297 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2303_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2304_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2306_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2307_o <= n2305_o & n2306_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2308 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2307_o,
    o => gen4_n0_peres4_j_o);
  n2311_o <= gen4_n0_peres4_j_n2308 (2);
  n2312_o <= gen4_n0_peres4_j_n2308 (1);
  n2313_o <= gen4_n0_peres4_j_n2308 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2314_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2315_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2316_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2317_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2318_o <= n2316_o & n2317_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2319 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2318_o,
    o => gen5_n1_cnot5_j_o);
  n2322_o <= gen5_n1_cnot5_j_n2319 (1);
  n2323_o <= gen5_n1_cnot5_j_n2319 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2324_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2325_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2326_o <= n2324_o & n2325_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2327 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2326_o,
    o => gen5_n2_cnot5_j_o);
  n2330_o <= gen5_n2_cnot5_j_n2327 (1);
  n2331_o <= gen5_n2_cnot5_j_n2327 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2332_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2333_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2334_o <= n2332_o & n2333_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2335 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2334_o,
    o => gen5_n3_cnot5_j_o);
  n2338_o <= gen5_n3_cnot5_j_n2335 (1);
  n2339_o <= gen5_n3_cnot5_j_n2335 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2340_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2341_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2342_o <= n2340_o & n2341_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2343 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2342_o,
    o => gen5_n4_cnot5_j_o);
  n2346_o <= gen5_n4_cnot5_j_n2343 (1);
  n2347_o <= gen5_n4_cnot5_j_n2343 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2348_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2349_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2350_o <= n2348_o & n2349_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2351 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2350_o,
    o => gen5_n5_cnot5_j_o);
  n2354_o <= gen5_n5_cnot5_j_n2351 (1);
  n2355_o <= gen5_n5_cnot5_j_n2351 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2356_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2357_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2358_o <= n2356_o & n2357_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2359 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2358_o,
    o => gen5_n6_cnot5_j_o);
  n2362_o <= gen5_n6_cnot5_j_n2359 (1);
  n2363_o <= gen5_n6_cnot5_j_n2359 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2364_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2365_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2366_o <= n2364_o & n2365_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2367 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2366_o,
    o => gen5_n7_cnot5_j_o);
  n2370_o <= gen5_n7_cnot5_j_n2367 (1);
  n2371_o <= gen5_n7_cnot5_j_n2367 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2372_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2373_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2374_o <= n2372_o & n2373_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2375 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2374_o,
    o => gen5_n8_cnot5_j_o);
  n2378_o <= gen5_n8_cnot5_j_n2375 (1);
  n2379_o <= gen5_n8_cnot5_j_n2375 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2380_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2381_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2382_o <= n2380_o & n2381_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2383 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2382_o,
    o => gen5_n9_cnot5_j_o);
  n2386_o <= gen5_n9_cnot5_j_n2383 (1);
  n2387_o <= gen5_n9_cnot5_j_n2383 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2388_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2389_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2390_o <= n2388_o & n2389_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2391 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2390_o,
    o => gen5_n10_cnot5_j_o);
  n2394_o <= gen5_n10_cnot5_j_n2391 (1);
  n2395_o <= gen5_n10_cnot5_j_n2391 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2396_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2397_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2398_o <= n2396_o & n2397_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2399 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2398_o,
    o => gen5_n11_cnot5_j_o);
  n2402_o <= gen5_n11_cnot5_j_n2399 (1);
  n2403_o <= gen5_n11_cnot5_j_n2399 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2404_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2405_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2406_o <= n2404_o & n2405_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2407 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2406_o,
    o => gen5_n12_cnot5_j_o);
  n2410_o <= gen5_n12_cnot5_j_n2407 (1);
  n2411_o <= gen5_n12_cnot5_j_n2407 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2412_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2413_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2414_o <= n2412_o & n2413_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2415 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2414_o,
    o => gen5_n13_cnot5_j_o);
  n2418_o <= gen5_n13_cnot5_j_n2415 (1);
  n2419_o <= gen5_n13_cnot5_j_n2415 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2420_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2421_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2422_o <= n2420_o & n2421_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2423 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2422_o,
    o => gen5_n14_cnot5_j_o);
  n2426_o <= gen5_n14_cnot5_j_n2423 (1);
  n2427_o <= gen5_n14_cnot5_j_n2423 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2428_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2429_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2430_o <= n2428_o & n2429_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2431 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2430_o,
    o => gen5_n15_cnot5_j_o);
  n2434_o <= gen5_n15_cnot5_j_n2431 (1);
  n2435_o <= gen5_n15_cnot5_j_n2431 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2436_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2437_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2438_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2439_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2440_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2441_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2442_o <= n2440_o & n2441_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2443 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2442_o,
    o => gen6_n1_cnot1_j_o);
  n2446_o <= gen6_n1_cnot1_j_n2443 (1);
  n2447_o <= gen6_n1_cnot1_j_n2443 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2448_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2449_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2450_o <= n2448_o & n2449_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2451 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2450_o,
    o => gen6_n2_cnot1_j_o);
  n2454_o <= gen6_n2_cnot1_j_n2451 (1);
  n2455_o <= gen6_n2_cnot1_j_n2451 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2456_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2457_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2458_o <= n2456_o & n2457_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2459 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2458_o,
    o => gen6_n3_cnot1_j_o);
  n2462_o <= gen6_n3_cnot1_j_n2459 (1);
  n2463_o <= gen6_n3_cnot1_j_n2459 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2464_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2465_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2466_o <= n2464_o & n2465_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2467 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2466_o,
    o => gen6_n4_cnot1_j_o);
  n2470_o <= gen6_n4_cnot1_j_n2467 (1);
  n2471_o <= gen6_n4_cnot1_j_n2467 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2472_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2473_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2474_o <= n2472_o & n2473_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2475 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2474_o,
    o => gen6_n5_cnot1_j_o);
  n2478_o <= gen6_n5_cnot1_j_n2475 (1);
  n2479_o <= gen6_n5_cnot1_j_n2475 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2480_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2481_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2482_o <= n2480_o & n2481_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2483 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2482_o,
    o => gen6_n6_cnot1_j_o);
  n2486_o <= gen6_n6_cnot1_j_n2483 (1);
  n2487_o <= gen6_n6_cnot1_j_n2483 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2488_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2489_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2490_o <= n2488_o & n2489_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2491 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2490_o,
    o => gen6_n7_cnot1_j_o);
  n2494_o <= gen6_n7_cnot1_j_n2491 (1);
  n2495_o <= gen6_n7_cnot1_j_n2491 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2496_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2497_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2498_o <= n2496_o & n2497_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2499 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2498_o,
    o => gen6_n8_cnot1_j_o);
  n2502_o <= gen6_n8_cnot1_j_n2499 (1);
  n2503_o <= gen6_n8_cnot1_j_n2499 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2504_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2505_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2506_o <= n2504_o & n2505_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2507 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2506_o,
    o => gen6_n9_cnot1_j_o);
  n2510_o <= gen6_n9_cnot1_j_n2507 (1);
  n2511_o <= gen6_n9_cnot1_j_n2507 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2512_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2513_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2514_o <= n2512_o & n2513_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2515 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2514_o,
    o => gen6_n10_cnot1_j_o);
  n2518_o <= gen6_n10_cnot1_j_n2515 (1);
  n2519_o <= gen6_n10_cnot1_j_n2515 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2520_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2521_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2522_o <= n2520_o & n2521_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2523 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2522_o,
    o => gen6_n11_cnot1_j_o);
  n2526_o <= gen6_n11_cnot1_j_n2523 (1);
  n2527_o <= gen6_n11_cnot1_j_n2523 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2528_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2529_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2530_o <= n2528_o & n2529_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2531 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2530_o,
    o => gen6_n12_cnot1_j_o);
  n2534_o <= gen6_n12_cnot1_j_n2531 (1);
  n2535_o <= gen6_n12_cnot1_j_n2531 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2536_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2537_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2538_o <= n2536_o & n2537_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2539 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2538_o,
    o => gen6_n13_cnot1_j_o);
  n2542_o <= gen6_n13_cnot1_j_n2539 (1);
  n2543_o <= gen6_n13_cnot1_j_n2539 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2544_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2545_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2546_o <= n2544_o & n2545_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2547 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2546_o,
    o => gen6_n14_cnot1_j_o);
  n2550_o <= gen6_n14_cnot1_j_n2547 (1);
  n2551_o <= gen6_n14_cnot1_j_n2547 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2552_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2553_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2554_o <= n2552_o & n2553_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2555 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2554_o,
    o => gen6_n15_cnot1_j_o);
  n2558_o <= gen6_n15_cnot1_j_n2555 (1);
  n2559_o <= gen6_n15_cnot1_j_n2555 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2560_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2561_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2562_o <= n2560_o & n2561_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2563 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2562_o,
    o => gen6_n16_cnot1_j_o);
  n2566_o <= gen6_n16_cnot1_j_n2563 (1);
  n2567_o <= gen6_n16_cnot1_j_n2563 (0);
  n2568_o <= n1824_o & n1816_o & n1808_o & n1800_o & n1792_o & n1784_o & n1776_o & n1768_o & n1760_o & n1752_o & n1744_o & n1736_o & n1728_o & n1720_o & n1712_o & n1704_o & n1826_o;
  n2569_o <= n1825_o & n1817_o & n1809_o & n1801_o & n1793_o & n1785_o & n1777_o & n1769_o & n1761_o & n1753_o & n1745_o & n1737_o & n1729_o & n1721_o & n1713_o & n1705_o & n1827_o;
  n2570_o <= n1829_o & n1836_o & n1844_o & n1852_o & n1860_o & n1868_o & n1876_o & n1884_o & n1892_o & n1900_o & n1908_o & n1916_o & n1924_o & n1932_o & n1940_o & n1948_o & n1828_o;
  n2571_o <= n1837_o & n1845_o & n1853_o & n1861_o & n1869_o & n1877_o & n1885_o & n1893_o & n1901_o & n1909_o & n1917_o & n1925_o & n1933_o & n1941_o & n1949_o & n1950_o;
  n2572_o <= n2127_o & n2116_o & n2105_o & n2094_o & n2083_o & n2072_o & n2061_o & n2050_o & n2039_o & n2028_o & n2017_o & n2006_o & n1995_o & n1984_o & n1973_o & n1962_o & n1951_o;
  n2573_o <= n2128_o & n2126_o & n2115_o & n2104_o & n2093_o & n2082_o & n2071_o & n2060_o & n2049_o & n2038_o & n2027_o & n2016_o & n2005_o & n1994_o & n1983_o & n1972_o & n1961_o;
  n2574_o <= n2129_o & n2125_o & n2114_o & n2103_o & n2092_o & n2081_o & n2070_o & n2059_o & n2048_o & n2037_o & n2026_o & n2015_o & n2004_o & n1993_o & n1982_o & n1971_o & n1960_o;
  n2575_o <= n2136_o & n2146_o & n2157_o & n2168_o & n2179_o & n2190_o & n2201_o & n2212_o & n2223_o & n2234_o & n2245_o & n2256_o & n2267_o & n2278_o & n2289_o & n2300_o & n2311_o;
  n2576_o <= n2148_o & n2159_o & n2170_o & n2181_o & n2192_o & n2203_o & n2214_o & n2225_o & n2236_o & n2247_o & n2258_o & n2269_o & n2280_o & n2291_o & n2302_o & n2313_o & n2314_o;
  n2577_o <= n2137_o & n2147_o & n2158_o & n2169_o & n2180_o & n2191_o & n2202_o & n2213_o & n2224_o & n2235_o & n2246_o & n2257_o & n2268_o & n2279_o & n2290_o & n2301_o & n2312_o;
  n2578_o <= n2435_o & n2427_o & n2419_o & n2411_o & n2403_o & n2395_o & n2387_o & n2379_o & n2371_o & n2363_o & n2355_o & n2347_o & n2339_o & n2331_o & n2323_o & n2315_o;
  n2579_o <= n2437_o & n2434_o & n2426_o & n2418_o & n2410_o & n2402_o & n2394_o & n2386_o & n2378_o & n2370_o & n2362_o & n2354_o & n2346_o & n2338_o & n2330_o & n2322_o & n2436_o;
  n2580_o <= n2566_o & n2558_o & n2550_o & n2542_o & n2534_o & n2526_o & n2518_o & n2510_o & n2502_o & n2494_o & n2486_o & n2478_o & n2470_o & n2462_o & n2454_o & n2446_o & n2438_o;
  n2581_o <= n2567_o & n2559_o & n2551_o & n2543_o & n2535_o & n2527_o & n2519_o & n2511_o & n2503_o & n2495_o & n2487_o & n2479_o & n2471_o & n2463_o & n2455_o & n2447_o & n2439_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1687_o : std_logic;
  signal n1688_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1689 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1694_o;
  o <= n1693_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1695_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1687_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1688_o <= n1687_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1689 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1688_o,
    o => gen1_n0_cnot0_o);
  n1692_o <= gen1_n0_cnot0_n1689 (1);
  n1693_o <= gen1_n0_cnot0_n1689 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1694_o <= ctrl_prop (1);
  n1695_o <= n1692_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1541 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1549 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1557 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1565 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1573 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1581 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1589 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1597 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1605 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1613 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1621 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1629 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1637 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1645 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1653 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1661 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1669 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1677 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic_vector (17 downto 0);
  signal n1684_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1682_o;
  o <= n1683_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1684_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1538_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1539_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1540_o <= n1538_o & n1539_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1541 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1540_o,
    o => gen1_n0_cnot0_o);
  n1544_o <= gen1_n0_cnot0_n1541 (1);
  n1545_o <= gen1_n0_cnot0_n1541 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1546_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1547_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1548_o <= n1546_o & n1547_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1549 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1548_o,
    o => gen1_n1_cnot0_o);
  n1552_o <= gen1_n1_cnot0_n1549 (1);
  n1553_o <= gen1_n1_cnot0_n1549 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1554_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1555_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1556_o <= n1554_o & n1555_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1557 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1556_o,
    o => gen1_n2_cnot0_o);
  n1560_o <= gen1_n2_cnot0_n1557 (1);
  n1561_o <= gen1_n2_cnot0_n1557 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1562_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1563_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1564_o <= n1562_o & n1563_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1565 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1564_o,
    o => gen1_n3_cnot0_o);
  n1568_o <= gen1_n3_cnot0_n1565 (1);
  n1569_o <= gen1_n3_cnot0_n1565 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1570_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1571_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1572_o <= n1570_o & n1571_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1573 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1572_o,
    o => gen1_n4_cnot0_o);
  n1576_o <= gen1_n4_cnot0_n1573 (1);
  n1577_o <= gen1_n4_cnot0_n1573 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1578_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1579_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1580_o <= n1578_o & n1579_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1581 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1580_o,
    o => gen1_n5_cnot0_o);
  n1584_o <= gen1_n5_cnot0_n1581 (1);
  n1585_o <= gen1_n5_cnot0_n1581 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1586_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1587_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1588_o <= n1586_o & n1587_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1589 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1588_o,
    o => gen1_n6_cnot0_o);
  n1592_o <= gen1_n6_cnot0_n1589 (1);
  n1593_o <= gen1_n6_cnot0_n1589 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1594_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1595_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1596_o <= n1594_o & n1595_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1597 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1596_o,
    o => gen1_n7_cnot0_o);
  n1600_o <= gen1_n7_cnot0_n1597 (1);
  n1601_o <= gen1_n7_cnot0_n1597 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1602_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1603_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1604_o <= n1602_o & n1603_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1605 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1604_o,
    o => gen1_n8_cnot0_o);
  n1608_o <= gen1_n8_cnot0_n1605 (1);
  n1609_o <= gen1_n8_cnot0_n1605 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1610_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1611_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1613 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1612_o,
    o => gen1_n9_cnot0_o);
  n1616_o <= gen1_n9_cnot0_n1613 (1);
  n1617_o <= gen1_n9_cnot0_n1613 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1618_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1619_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1620_o <= n1618_o & n1619_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1621 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1620_o,
    o => gen1_n10_cnot0_o);
  n1624_o <= gen1_n10_cnot0_n1621 (1);
  n1625_o <= gen1_n10_cnot0_n1621 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1626_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1627_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1628_o <= n1626_o & n1627_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1629 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1628_o,
    o => gen1_n11_cnot0_o);
  n1632_o <= gen1_n11_cnot0_n1629 (1);
  n1633_o <= gen1_n11_cnot0_n1629 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1634_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1635_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1636_o <= n1634_o & n1635_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1637 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1636_o,
    o => gen1_n12_cnot0_o);
  n1640_o <= gen1_n12_cnot0_n1637 (1);
  n1641_o <= gen1_n12_cnot0_n1637 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1642_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1643_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1644_o <= n1642_o & n1643_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1645 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1644_o,
    o => gen1_n13_cnot0_o);
  n1648_o <= gen1_n13_cnot0_n1645 (1);
  n1649_o <= gen1_n13_cnot0_n1645 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1650_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1651_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1653 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1652_o,
    o => gen1_n14_cnot0_o);
  n1656_o <= gen1_n14_cnot0_n1653 (1);
  n1657_o <= gen1_n14_cnot0_n1653 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1658_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1659_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1660_o <= n1658_o & n1659_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1661 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1660_o,
    o => gen1_n15_cnot0_o);
  n1664_o <= gen1_n15_cnot0_n1661 (1);
  n1665_o <= gen1_n15_cnot0_n1661 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1666_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1667_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1668_o <= n1666_o & n1667_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1669 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1668_o,
    o => gen1_n16_cnot0_o);
  n1672_o <= gen1_n16_cnot0_n1669 (1);
  n1673_o <= gen1_n16_cnot0_n1669 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1674_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1675_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1677 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1676_o,
    o => gen1_n17_cnot0_o);
  n1680_o <= gen1_n17_cnot0_n1677 (1);
  n1681_o <= gen1_n17_cnot0_n1677 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1682_o <= ctrl_prop (18);
  n1683_o <= n1681_o & n1673_o & n1665_o & n1657_o & n1649_o & n1641_o & n1633_o & n1625_o & n1617_o & n1609_o & n1601_o & n1593_o & n1585_o & n1577_o & n1569_o & n1561_o & n1553_o & n1545_o;
  n1684_o <= n1680_o & n1672_o & n1664_o & n1656_o & n1648_o & n1640_o & n1632_o & n1624_o & n1616_o & n1608_o & n1600_o & n1592_o & n1584_o & n1576_o & n1568_o & n1560_o & n1552_o & n1544_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1524 : std_logic;
  signal cnotr_n1525 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1530 : std_logic_vector (17 downto 0);
  signal add_n1531 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1524;
  a_out <= add_n1530;
  s <= add_n1531;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1525; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1524 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1525 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1530 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1531 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (1 downto 0);
  signal cnota_n726 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal n732_o : std_logic_vector (1 downto 0);
  signal cnotb_n733 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic_vector (1 downto 0);
  signal n739_o : std_logic;
  signal n740_o : std_logic_vector (2 downto 0);
  signal ccnotc_n741 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal n749_o : std_logic_vector (1 downto 0);
  signal n750_o : std_logic;
  signal n751_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n752 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic;
  signal n760_o : std_logic;
  signal n761_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n762 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic_vector (1 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n774 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n784 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic_vector (1 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n796 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic;
  signal n804_o : std_logic;
  signal n805_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n806 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (1 downto 0);
  signal n816_o : std_logic;
  signal n817_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n818 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic;
  signal n827_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n828 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic_vector (1 downto 0);
  signal n838_o : std_logic;
  signal n839_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n840 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic;
  signal n848_o : std_logic;
  signal n849_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n850 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic_vector (1 downto 0);
  signal n860_o : std_logic;
  signal n861_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n862 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic;
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n872 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic_vector (1 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n884 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n894 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic_vector (1 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n906 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic;
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n916 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (1 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n928 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n938 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic_vector (1 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n950 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal n959_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n960 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal n969_o : std_logic_vector (1 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n972 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic;
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n982 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic_vector (1 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n994 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1004 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic_vector (1 downto 0);
  signal n1014_o : std_logic;
  signal n1015_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1016 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1026 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic_vector (1 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1038 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1048 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic_vector (1 downto 0);
  signal n1058_o : std_logic;
  signal n1059_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1060 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1070 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic_vector (1 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1082 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1092 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic_vector (1 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1104 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1107_o : std_logic;
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1114 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic_vector (1 downto 0);
  signal n1124_o : std_logic;
  signal n1125_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1126 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1136 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic_vector (1 downto 0);
  signal n1146_o : std_logic;
  signal n1147_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1148 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1151_o : std_logic;
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1158 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1170 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1180 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic_vector (1 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1192 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1202 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic_vector (1 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1214 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1217_o : std_logic;
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1224 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic_vector (1 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1236 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1246 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1258 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1268 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic_vector (1 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1280 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1290 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic_vector (1 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1302 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1312 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic_vector (1 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1324 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1334 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic_vector (1 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1346 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1356 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic_vector (1 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1368 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1378 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic_vector (1 downto 0);
  signal n1388_o : std_logic;
  signal n1389_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1390 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1400 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic_vector (1 downto 0);
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1412 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1422 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic_vector (1 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1434 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1444 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1454 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic_vector (1 downto 0);
  signal cnotea_n1461 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic_vector (17 downto 0);
  signal n1467_o : std_logic_vector (17 downto 0);
  signal n1468_o : std_logic_vector (17 downto 0);
  signal n1469_o : std_logic_vector (16 downto 0);
  signal n1470_o : std_logic_vector (16 downto 0);
  signal n1471_o : std_logic_vector (16 downto 0);
  signal n1472_o : std_logic_vector (16 downto 0);
  signal n1473_o : std_logic_vector (3 downto 0);
  signal n1474_o : std_logic_vector (3 downto 0);
  signal n1475_o : std_logic_vector (3 downto 0);
  signal n1476_o : std_logic_vector (3 downto 0);
  signal n1477_o : std_logic_vector (3 downto 0);
  signal n1478_o : std_logic_vector (3 downto 0);
  signal n1479_o : std_logic_vector (3 downto 0);
  signal n1480_o : std_logic_vector (3 downto 0);
  signal n1481_o : std_logic_vector (3 downto 0);
  signal n1482_o : std_logic_vector (3 downto 0);
  signal n1483_o : std_logic_vector (3 downto 0);
  signal n1484_o : std_logic_vector (3 downto 0);
  signal n1485_o : std_logic_vector (3 downto 0);
  signal n1486_o : std_logic_vector (3 downto 0);
  signal n1487_o : std_logic_vector (3 downto 0);
  signal n1488_o : std_logic_vector (3 downto 0);
  signal n1489_o : std_logic_vector (3 downto 0);
  signal n1490_o : std_logic_vector (3 downto 0);
  signal n1491_o : std_logic_vector (3 downto 0);
  signal n1492_o : std_logic_vector (3 downto 0);
  signal n1493_o : std_logic_vector (3 downto 0);
  signal n1494_o : std_logic_vector (3 downto 0);
  signal n1495_o : std_logic_vector (3 downto 0);
  signal n1496_o : std_logic_vector (3 downto 0);
  signal n1497_o : std_logic_vector (3 downto 0);
  signal n1498_o : std_logic_vector (3 downto 0);
  signal n1499_o : std_logic_vector (3 downto 0);
  signal n1500_o : std_logic_vector (3 downto 0);
  signal n1501_o : std_logic_vector (3 downto 0);
  signal n1502_o : std_logic_vector (3 downto 0);
  signal n1503_o : std_logic_vector (3 downto 0);
  signal n1504_o : std_logic_vector (3 downto 0);
  signal n1505_o : std_logic_vector (3 downto 0);
  signal n1506_o : std_logic_vector (3 downto 0);
  signal n1507_o : std_logic_vector (3 downto 0);
  signal n1508_o : std_logic_vector (3 downto 0);
  signal n1509_o : std_logic_vector (3 downto 0);
  signal n1510_o : std_logic_vector (3 downto 0);
  signal n1511_o : std_logic_vector (3 downto 0);
  signal n1512_o : std_logic_vector (3 downto 0);
  signal n1513_o : std_logic_vector (3 downto 0);
  signal n1514_o : std_logic_vector (3 downto 0);
  signal n1515_o : std_logic_vector (3 downto 0);
  signal n1516_o : std_logic_vector (3 downto 0);
  signal n1517_o : std_logic_vector (3 downto 0);
  signal n1518_o : std_logic_vector (3 downto 0);
  signal n1519_o : std_logic_vector (3 downto 0);
  signal n1520_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1466_o;
  b_out <= n1467_o;
  s <= n1468_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1469_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1470_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1471_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1472_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n729_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n736_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n730_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1458_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n723_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n724_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n725_o <= n723_o & n724_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n726 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n725_o,
    o => cnota_o);
  n729_o <= cnota_n726 (1);
  n730_o <= cnota_n726 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n731_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n732_o <= n731_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n733 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n732_o,
    o => cnotb_o);
  n736_o <= cnotb_n733 (1);
  n737_o <= cnotb_n733 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n738_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n739_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n740_o <= n738_o & n739_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n741 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n740_o,
    o => ccnotc_o);
  n744_o <= ccnotc_n741 (2);
  -- vhdl_source/cordich.vhdl:23:16
  n745_o <= ccnotc_n741 (1);
  -- vhdl_source/cordich.vhdl:23:23
  n746_o <= ccnotc_n741 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1473_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1474_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1475_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n747_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n748_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n749_o <= n747_o & n748_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n750_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n751_o <= n749_o & n750_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n752 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n751_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n755_o <= gen1_n1_ccnot1_n752 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n756_o <= gen1_n1_ccnot1_n752 (1);
  n757_o <= gen1_n1_ccnot1_n752 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n758_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n759_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n760_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n761_o <= n759_o & n760_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n762 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n761_o,
    o => gen1_n1_cnot1_o);
  n765_o <= gen1_n1_cnot1_n762 (1);
  n766_o <= gen1_n1_cnot1_n762 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n767_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n768_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n769_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n770_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n771_o <= n769_o & n770_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n772_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n773_o <= n771_o & n772_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n774 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n773_o,
    o => gen1_n1_ccnot2_o);
  n777_o <= gen1_n1_ccnot2_n774 (2);
  n778_o <= gen1_n1_ccnot2_n774 (1);
  n779_o <= gen1_n1_ccnot2_n774 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n780_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n781_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n782_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n783_o <= n781_o & n782_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n784 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n783_o,
    o => gen1_n1_cnot2_o);
  n787_o <= gen1_n1_cnot2_n784 (1);
  n788_o <= gen1_n1_cnot2_n784 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n789_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n790_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1476_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1477_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1478_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n791_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n792_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n793_o <= n791_o & n792_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n794_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n795_o <= n793_o & n794_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n796 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n795_o,
    o => gen1_n2_ccnot1_o);
  n799_o <= gen1_n2_ccnot1_n796 (2);
  n800_o <= gen1_n2_ccnot1_n796 (1);
  n801_o <= gen1_n2_ccnot1_n796 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n802_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n803_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n804_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n805_o <= n803_o & n804_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n806 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n805_o,
    o => gen1_n2_cnot1_o);
  n809_o <= gen1_n2_cnot1_n806 (1);
  n810_o <= gen1_n2_cnot1_n806 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n811_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n812_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n813_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n814_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n815_o <= n813_o & n814_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n816_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n817_o <= n815_o & n816_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n818 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n817_o,
    o => gen1_n2_ccnot2_o);
  n821_o <= gen1_n2_ccnot2_n818 (2);
  n822_o <= gen1_n2_ccnot2_n818 (1);
  n823_o <= gen1_n2_ccnot2_n818 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n824_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n825_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n826_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n827_o <= n825_o & n826_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n828 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n827_o,
    o => gen1_n2_cnot2_o);
  n831_o <= gen1_n2_cnot2_n828 (1);
  n832_o <= gen1_n2_cnot2_n828 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n833_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n834_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1479_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1480_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1481_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n835_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n836_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n837_o <= n835_o & n836_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n838_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n839_o <= n837_o & n838_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n840 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n839_o,
    o => gen1_n3_ccnot1_o);
  n843_o <= gen1_n3_ccnot1_n840 (2);
  n844_o <= gen1_n3_ccnot1_n840 (1);
  n845_o <= gen1_n3_ccnot1_n840 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n846_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n847_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n848_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n849_o <= n847_o & n848_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n850 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n849_o,
    o => gen1_n3_cnot1_o);
  n853_o <= gen1_n3_cnot1_n850 (1);
  n854_o <= gen1_n3_cnot1_n850 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n855_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n856_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n857_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n858_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n859_o <= n857_o & n858_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n860_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n861_o <= n859_o & n860_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n862 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n861_o,
    o => gen1_n3_ccnot2_o);
  n865_o <= gen1_n3_ccnot2_n862 (2);
  n866_o <= gen1_n3_ccnot2_n862 (1);
  n867_o <= gen1_n3_ccnot2_n862 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n868_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n869_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n870_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n871_o <= n869_o & n870_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n872 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n871_o,
    o => gen1_n3_cnot2_o);
  n875_o <= gen1_n3_cnot2_n872 (1);
  n876_o <= gen1_n3_cnot2_n872 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n877_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n878_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1482_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1483_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1484_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n879_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n880_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n881_o <= n879_o & n880_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n882_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n883_o <= n881_o & n882_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n884 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n883_o,
    o => gen1_n4_ccnot1_o);
  n887_o <= gen1_n4_ccnot1_n884 (2);
  n888_o <= gen1_n4_ccnot1_n884 (1);
  n889_o <= gen1_n4_ccnot1_n884 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n890_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n891_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n892_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n893_o <= n891_o & n892_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n894 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n893_o,
    o => gen1_n4_cnot1_o);
  n897_o <= gen1_n4_cnot1_n894 (1);
  n898_o <= gen1_n4_cnot1_n894 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n899_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n900_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n901_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n902_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n903_o <= n901_o & n902_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n904_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n905_o <= n903_o & n904_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n906 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n905_o,
    o => gen1_n4_ccnot2_o);
  n909_o <= gen1_n4_ccnot2_n906 (2);
  n910_o <= gen1_n4_ccnot2_n906 (1);
  n911_o <= gen1_n4_ccnot2_n906 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n912_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n913_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n914_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n915_o <= n913_o & n914_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n916 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n915_o,
    o => gen1_n4_cnot2_o);
  n919_o <= gen1_n4_cnot2_n916 (1);
  n920_o <= gen1_n4_cnot2_n916 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n921_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n922_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1485_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1486_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1487_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n923_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n924_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n925_o <= n923_o & n924_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n926_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n927_o <= n925_o & n926_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n928 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n927_o,
    o => gen1_n5_ccnot1_o);
  n931_o <= gen1_n5_ccnot1_n928 (2);
  n932_o <= gen1_n5_ccnot1_n928 (1);
  n933_o <= gen1_n5_ccnot1_n928 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n934_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n935_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n936_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n937_o <= n935_o & n936_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n938 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n937_o,
    o => gen1_n5_cnot1_o);
  n941_o <= gen1_n5_cnot1_n938 (1);
  n942_o <= gen1_n5_cnot1_n938 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n943_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n944_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n945_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n946_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n947_o <= n945_o & n946_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n948_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n949_o <= n947_o & n948_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n950 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n949_o,
    o => gen1_n5_ccnot2_o);
  n953_o <= gen1_n5_ccnot2_n950 (2);
  n954_o <= gen1_n5_ccnot2_n950 (1);
  n955_o <= gen1_n5_ccnot2_n950 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n956_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n957_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n958_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n959_o <= n957_o & n958_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n960 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n959_o,
    o => gen1_n5_cnot2_o);
  n963_o <= gen1_n5_cnot2_n960 (1);
  n964_o <= gen1_n5_cnot2_n960 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n965_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n966_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1488_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1489_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1490_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n967_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n968_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n969_o <= n967_o & n968_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n970_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n971_o <= n969_o & n970_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n972 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n971_o,
    o => gen1_n6_ccnot1_o);
  n975_o <= gen1_n6_ccnot1_n972 (2);
  n976_o <= gen1_n6_ccnot1_n972 (1);
  n977_o <= gen1_n6_ccnot1_n972 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n978_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n979_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n980_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n981_o <= n979_o & n980_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n982 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n981_o,
    o => gen1_n6_cnot1_o);
  n985_o <= gen1_n6_cnot1_n982 (1);
  n986_o <= gen1_n6_cnot1_n982 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n987_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n988_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n989_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n990_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n991_o <= n989_o & n990_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n992_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n993_o <= n991_o & n992_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n994 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n993_o,
    o => gen1_n6_ccnot2_o);
  n997_o <= gen1_n6_ccnot2_n994 (2);
  n998_o <= gen1_n6_ccnot2_n994 (1);
  n999_o <= gen1_n6_ccnot2_n994 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1000_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1001_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1002_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1003_o <= n1001_o & n1002_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1004 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1003_o,
    o => gen1_n6_cnot2_o);
  n1007_o <= gen1_n6_cnot2_n1004 (1);
  n1008_o <= gen1_n6_cnot2_n1004 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1009_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1010_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1491_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1492_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1493_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1011_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1012_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1013_o <= n1011_o & n1012_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1014_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1015_o <= n1013_o & n1014_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1016 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1015_o,
    o => gen1_n7_ccnot1_o);
  n1019_o <= gen1_n7_ccnot1_n1016 (2);
  n1020_o <= gen1_n7_ccnot1_n1016 (1);
  n1021_o <= gen1_n7_ccnot1_n1016 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1022_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1023_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1024_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1025_o <= n1023_o & n1024_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1026 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1025_o,
    o => gen1_n7_cnot1_o);
  n1029_o <= gen1_n7_cnot1_n1026 (1);
  n1030_o <= gen1_n7_cnot1_n1026 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1031_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1032_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1033_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1034_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1035_o <= n1033_o & n1034_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1036_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1037_o <= n1035_o & n1036_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1038 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1037_o,
    o => gen1_n7_ccnot2_o);
  n1041_o <= gen1_n7_ccnot2_n1038 (2);
  n1042_o <= gen1_n7_ccnot2_n1038 (1);
  n1043_o <= gen1_n7_ccnot2_n1038 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1044_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1045_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1046_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1047_o <= n1045_o & n1046_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1048 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1047_o,
    o => gen1_n7_cnot2_o);
  n1051_o <= gen1_n7_cnot2_n1048 (1);
  n1052_o <= gen1_n7_cnot2_n1048 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1053_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1054_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1494_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1495_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1496_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1055_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1056_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1057_o <= n1055_o & n1056_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1058_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1059_o <= n1057_o & n1058_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1060 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1059_o,
    o => gen1_n8_ccnot1_o);
  n1063_o <= gen1_n8_ccnot1_n1060 (2);
  n1064_o <= gen1_n8_ccnot1_n1060 (1);
  n1065_o <= gen1_n8_ccnot1_n1060 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1066_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1067_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1068_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1069_o <= n1067_o & n1068_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1070 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1069_o,
    o => gen1_n8_cnot1_o);
  n1073_o <= gen1_n8_cnot1_n1070 (1);
  n1074_o <= gen1_n8_cnot1_n1070 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1075_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1076_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1077_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1078_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1079_o <= n1077_o & n1078_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1080_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1081_o <= n1079_o & n1080_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1082 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1081_o,
    o => gen1_n8_ccnot2_o);
  n1085_o <= gen1_n8_ccnot2_n1082 (2);
  n1086_o <= gen1_n8_ccnot2_n1082 (1);
  n1087_o <= gen1_n8_ccnot2_n1082 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1088_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1089_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1090_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1091_o <= n1089_o & n1090_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1092 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1091_o,
    o => gen1_n8_cnot2_o);
  n1095_o <= gen1_n8_cnot2_n1092 (1);
  n1096_o <= gen1_n8_cnot2_n1092 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1097_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1098_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1497_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1498_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1499_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1099_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1100_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1101_o <= n1099_o & n1100_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1102_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1103_o <= n1101_o & n1102_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1104 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1103_o,
    o => gen1_n9_ccnot1_o);
  n1107_o <= gen1_n9_ccnot1_n1104 (2);
  n1108_o <= gen1_n9_ccnot1_n1104 (1);
  n1109_o <= gen1_n9_ccnot1_n1104 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1110_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1111_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1112_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1113_o <= n1111_o & n1112_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1114 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1113_o,
    o => gen1_n9_cnot1_o);
  n1117_o <= gen1_n9_cnot1_n1114 (1);
  n1118_o <= gen1_n9_cnot1_n1114 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1119_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1120_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1121_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1122_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1123_o <= n1121_o & n1122_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1124_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1125_o <= n1123_o & n1124_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1126 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1125_o,
    o => gen1_n9_ccnot2_o);
  n1129_o <= gen1_n9_ccnot2_n1126 (2);
  n1130_o <= gen1_n9_ccnot2_n1126 (1);
  n1131_o <= gen1_n9_ccnot2_n1126 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1132_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1133_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1134_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1135_o <= n1133_o & n1134_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1136 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1135_o,
    o => gen1_n9_cnot2_o);
  n1139_o <= gen1_n9_cnot2_n1136 (1);
  n1140_o <= gen1_n9_cnot2_n1136 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1141_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1142_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1500_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1501_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1502_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1143_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1144_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1145_o <= n1143_o & n1144_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1146_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1147_o <= n1145_o & n1146_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1148 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1147_o,
    o => gen1_n10_ccnot1_o);
  n1151_o <= gen1_n10_ccnot1_n1148 (2);
  n1152_o <= gen1_n10_ccnot1_n1148 (1);
  n1153_o <= gen1_n10_ccnot1_n1148 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1154_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1155_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1156_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1157_o <= n1155_o & n1156_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1158 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1157_o,
    o => gen1_n10_cnot1_o);
  n1161_o <= gen1_n10_cnot1_n1158 (1);
  n1162_o <= gen1_n10_cnot1_n1158 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1163_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1164_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1165_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1166_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1167_o <= n1165_o & n1166_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1168_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1169_o <= n1167_o & n1168_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1170 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1169_o,
    o => gen1_n10_ccnot2_o);
  n1173_o <= gen1_n10_ccnot2_n1170 (2);
  n1174_o <= gen1_n10_ccnot2_n1170 (1);
  n1175_o <= gen1_n10_ccnot2_n1170 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1176_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1177_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1178_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1179_o <= n1177_o & n1178_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1180 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1179_o,
    o => gen1_n10_cnot2_o);
  n1183_o <= gen1_n10_cnot2_n1180 (1);
  n1184_o <= gen1_n10_cnot2_n1180 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1185_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1186_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1503_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1504_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1505_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1187_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1188_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1189_o <= n1187_o & n1188_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1190_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1191_o <= n1189_o & n1190_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1192 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1191_o,
    o => gen1_n11_ccnot1_o);
  n1195_o <= gen1_n11_ccnot1_n1192 (2);
  n1196_o <= gen1_n11_ccnot1_n1192 (1);
  n1197_o <= gen1_n11_ccnot1_n1192 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1198_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1199_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1200_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1201_o <= n1199_o & n1200_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1202 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1201_o,
    o => gen1_n11_cnot1_o);
  n1205_o <= gen1_n11_cnot1_n1202 (1);
  n1206_o <= gen1_n11_cnot1_n1202 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1207_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1208_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1209_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1210_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1211_o <= n1209_o & n1210_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1212_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1213_o <= n1211_o & n1212_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1214 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1213_o,
    o => gen1_n11_ccnot2_o);
  n1217_o <= gen1_n11_ccnot2_n1214 (2);
  n1218_o <= gen1_n11_ccnot2_n1214 (1);
  n1219_o <= gen1_n11_ccnot2_n1214 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1220_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1221_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1222_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1223_o <= n1221_o & n1222_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1224 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1223_o,
    o => gen1_n11_cnot2_o);
  n1227_o <= gen1_n11_cnot2_n1224 (1);
  n1228_o <= gen1_n11_cnot2_n1224 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1229_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1230_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1506_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1507_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1508_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1231_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1232_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1233_o <= n1231_o & n1232_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1234_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1235_o <= n1233_o & n1234_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1236 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1235_o,
    o => gen1_n12_ccnot1_o);
  n1239_o <= gen1_n12_ccnot1_n1236 (2);
  n1240_o <= gen1_n12_ccnot1_n1236 (1);
  n1241_o <= gen1_n12_ccnot1_n1236 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1242_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1243_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1244_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1245_o <= n1243_o & n1244_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1246 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1245_o,
    o => gen1_n12_cnot1_o);
  n1249_o <= gen1_n12_cnot1_n1246 (1);
  n1250_o <= gen1_n12_cnot1_n1246 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1251_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1252_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1253_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1254_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1256_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1258 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1257_o,
    o => gen1_n12_ccnot2_o);
  n1261_o <= gen1_n12_ccnot2_n1258 (2);
  n1262_o <= gen1_n12_ccnot2_n1258 (1);
  n1263_o <= gen1_n12_ccnot2_n1258 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1264_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1265_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1266_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1267_o <= n1265_o & n1266_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1268 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1267_o,
    o => gen1_n12_cnot2_o);
  n1271_o <= gen1_n12_cnot2_n1268 (1);
  n1272_o <= gen1_n12_cnot2_n1268 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1273_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1274_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1509_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1510_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1511_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1275_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1276_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1277_o <= n1275_o & n1276_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1278_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1280 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1279_o,
    o => gen1_n13_ccnot1_o);
  n1283_o <= gen1_n13_ccnot1_n1280 (2);
  n1284_o <= gen1_n13_ccnot1_n1280 (1);
  n1285_o <= gen1_n13_ccnot1_n1280 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1286_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1287_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1288_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1289_o <= n1287_o & n1288_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1290 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1289_o,
    o => gen1_n13_cnot1_o);
  n1293_o <= gen1_n13_cnot1_n1290 (1);
  n1294_o <= gen1_n13_cnot1_n1290 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1295_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1296_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1297_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1298_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1299_o <= n1297_o & n1298_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1300_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1301_o <= n1299_o & n1300_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1302 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1301_o,
    o => gen1_n13_ccnot2_o);
  n1305_o <= gen1_n13_ccnot2_n1302 (2);
  n1306_o <= gen1_n13_ccnot2_n1302 (1);
  n1307_o <= gen1_n13_ccnot2_n1302 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1308_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1309_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1310_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1311_o <= n1309_o & n1310_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1312 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1311_o,
    o => gen1_n13_cnot2_o);
  n1315_o <= gen1_n13_cnot2_n1312 (1);
  n1316_o <= gen1_n13_cnot2_n1312 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1317_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1318_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1512_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1513_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1514_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1319_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1320_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1321_o <= n1319_o & n1320_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1322_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1323_o <= n1321_o & n1322_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1324 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1323_o,
    o => gen1_n14_ccnot1_o);
  n1327_o <= gen1_n14_ccnot1_n1324 (2);
  n1328_o <= gen1_n14_ccnot1_n1324 (1);
  n1329_o <= gen1_n14_ccnot1_n1324 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1330_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1331_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1332_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1333_o <= n1331_o & n1332_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1334 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1333_o,
    o => gen1_n14_cnot1_o);
  n1337_o <= gen1_n14_cnot1_n1334 (1);
  n1338_o <= gen1_n14_cnot1_n1334 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1339_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1340_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1341_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1342_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1343_o <= n1341_o & n1342_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1344_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1345_o <= n1343_o & n1344_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1346 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1345_o,
    o => gen1_n14_ccnot2_o);
  n1349_o <= gen1_n14_ccnot2_n1346 (2);
  n1350_o <= gen1_n14_ccnot2_n1346 (1);
  n1351_o <= gen1_n14_ccnot2_n1346 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1352_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1353_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1354_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1356 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1355_o,
    o => gen1_n14_cnot2_o);
  n1359_o <= gen1_n14_cnot2_n1356 (1);
  n1360_o <= gen1_n14_cnot2_n1356 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1361_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1362_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1515_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1516_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1517_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1363_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1364_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1365_o <= n1363_o & n1364_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1366_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1368 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1367_o,
    o => gen1_n15_ccnot1_o);
  n1371_o <= gen1_n15_ccnot1_n1368 (2);
  n1372_o <= gen1_n15_ccnot1_n1368 (1);
  n1373_o <= gen1_n15_ccnot1_n1368 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1374_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1375_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1376_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1377_o <= n1375_o & n1376_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1378 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1377_o,
    o => gen1_n15_cnot1_o);
  n1381_o <= gen1_n15_cnot1_n1378 (1);
  n1382_o <= gen1_n15_cnot1_n1378 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1383_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1384_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1385_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1386_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1387_o <= n1385_o & n1386_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1388_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1389_o <= n1387_o & n1388_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1390 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1389_o,
    o => gen1_n15_ccnot2_o);
  n1393_o <= gen1_n15_ccnot2_n1390 (2);
  n1394_o <= gen1_n15_ccnot2_n1390 (1);
  n1395_o <= gen1_n15_ccnot2_n1390 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1396_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1397_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1398_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1400 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1399_o,
    o => gen1_n15_cnot2_o);
  n1403_o <= gen1_n15_cnot2_n1400 (1);
  n1404_o <= gen1_n15_cnot2_n1400 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1405_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1406_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1518_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1519_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1520_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1407_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1408_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1409_o <= n1407_o & n1408_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1410_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1411_o <= n1409_o & n1410_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1412 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1411_o,
    o => gen1_n16_ccnot1_o);
  n1415_o <= gen1_n16_ccnot1_n1412 (2);
  n1416_o <= gen1_n16_ccnot1_n1412 (1);
  n1417_o <= gen1_n16_ccnot1_n1412 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1418_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1419_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1420_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1421_o <= n1419_o & n1420_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1422 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1421_o,
    o => gen1_n16_cnot1_o);
  n1425_o <= gen1_n16_cnot1_n1422 (1);
  n1426_o <= gen1_n16_cnot1_n1422 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1427_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1428_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1429_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1430_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1431_o <= n1429_o & n1430_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1432_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1433_o <= n1431_o & n1432_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1434 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1433_o,
    o => gen1_n16_ccnot2_o);
  n1437_o <= gen1_n16_ccnot2_n1434 (2);
  n1438_o <= gen1_n16_ccnot2_n1434 (1);
  n1439_o <= gen1_n16_ccnot2_n1434 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1440_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1441_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1442_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1443_o <= n1441_o & n1442_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1444 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1443_o,
    o => gen1_n16_cnot2_o);
  n1447_o <= gen1_n16_cnot2_n1444 (1);
  n1448_o <= gen1_n16_cnot2_n1444 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1449_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1450_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1451_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1452_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1453_o <= n1451_o & n1452_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1454 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1453_o,
    o => cnoteb_o);
  n1457_o <= cnoteb_n1454 (1);
  n1458_o <= cnoteb_n1454 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1459_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1460_o <= n1459_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1461 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1460_o,
    o => cnotea_o);
  n1464_o <= cnotea_n1461 (1);
  n1465_o <= cnotea_n1461 (0);
  n1466_o <= n1464_o & a_s;
  n1467_o <= n1457_o & b_s;
  n1468_o <= n1465_o & s_s;
  n1469_o <= n1447_o & n1403_o & n1359_o & n1315_o & n1271_o & n1227_o & n1183_o & n1139_o & n1095_o & n1051_o & n1007_o & n963_o & n919_o & n875_o & n831_o & n787_o & n744_o;
  n1470_o <= n1449_o & n1405_o & n1361_o & n1317_o & n1273_o & n1229_o & n1185_o & n1141_o & n1097_o & n1053_o & n1009_o & n965_o & n921_o & n877_o & n833_o & n789_o & n745_o;
  n1471_o <= n1448_o & n1404_o & n1360_o & n1316_o & n1272_o & n1228_o & n1184_o & n1140_o & n1096_o & n1052_o & n1008_o & n964_o & n920_o & n876_o & n832_o & n788_o & n737_o;
  n1472_o <= n1450_o & n1406_o & n1362_o & n1318_o & n1274_o & n1230_o & n1186_o & n1142_o & n1098_o & n1054_o & n1010_o & n966_o & n922_o & n878_o & n834_o & n790_o & n746_o;
  n1473_o <= n757_o & n756_o & n755_o & n758_o;
  n1474_o <= n768_o & n766_o & n765_o & n767_o;
  n1475_o <= n779_o & n778_o & n780_o & n777_o;
  n1476_o <= n801_o & n800_o & n799_o & n802_o;
  n1477_o <= n812_o & n810_o & n809_o & n811_o;
  n1478_o <= n823_o & n822_o & n824_o & n821_o;
  n1479_o <= n845_o & n844_o & n843_o & n846_o;
  n1480_o <= n856_o & n854_o & n853_o & n855_o;
  n1481_o <= n867_o & n866_o & n868_o & n865_o;
  n1482_o <= n889_o & n888_o & n887_o & n890_o;
  n1483_o <= n900_o & n898_o & n897_o & n899_o;
  n1484_o <= n911_o & n910_o & n912_o & n909_o;
  n1485_o <= n933_o & n932_o & n931_o & n934_o;
  n1486_o <= n944_o & n942_o & n941_o & n943_o;
  n1487_o <= n955_o & n954_o & n956_o & n953_o;
  n1488_o <= n977_o & n976_o & n975_o & n978_o;
  n1489_o <= n988_o & n986_o & n985_o & n987_o;
  n1490_o <= n999_o & n998_o & n1000_o & n997_o;
  n1491_o <= n1021_o & n1020_o & n1019_o & n1022_o;
  n1492_o <= n1032_o & n1030_o & n1029_o & n1031_o;
  n1493_o <= n1043_o & n1042_o & n1044_o & n1041_o;
  n1494_o <= n1065_o & n1064_o & n1063_o & n1066_o;
  n1495_o <= n1076_o & n1074_o & n1073_o & n1075_o;
  n1496_o <= n1087_o & n1086_o & n1088_o & n1085_o;
  n1497_o <= n1109_o & n1108_o & n1107_o & n1110_o;
  n1498_o <= n1120_o & n1118_o & n1117_o & n1119_o;
  n1499_o <= n1131_o & n1130_o & n1132_o & n1129_o;
  n1500_o <= n1153_o & n1152_o & n1151_o & n1154_o;
  n1501_o <= n1164_o & n1162_o & n1161_o & n1163_o;
  n1502_o <= n1175_o & n1174_o & n1176_o & n1173_o;
  n1503_o <= n1197_o & n1196_o & n1195_o & n1198_o;
  n1504_o <= n1208_o & n1206_o & n1205_o & n1207_o;
  n1505_o <= n1219_o & n1218_o & n1220_o & n1217_o;
  n1506_o <= n1241_o & n1240_o & n1239_o & n1242_o;
  n1507_o <= n1252_o & n1250_o & n1249_o & n1251_o;
  n1508_o <= n1263_o & n1262_o & n1264_o & n1261_o;
  n1509_o <= n1285_o & n1284_o & n1283_o & n1286_o;
  n1510_o <= n1296_o & n1294_o & n1293_o & n1295_o;
  n1511_o <= n1307_o & n1306_o & n1308_o & n1305_o;
  n1512_o <= n1329_o & n1328_o & n1327_o & n1330_o;
  n1513_o <= n1340_o & n1338_o & n1337_o & n1339_o;
  n1514_o <= n1351_o & n1350_o & n1352_o & n1349_o;
  n1515_o <= n1373_o & n1372_o & n1371_o & n1374_o;
  n1516_o <= n1384_o & n1382_o & n1381_o & n1383_o;
  n1517_o <= n1395_o & n1394_o & n1396_o & n1393_o;
  n1518_o <= n1417_o & n1416_o & n1415_o & n1418_o;
  n1519_o <= n1428_o & n1426_o & n1425_o & n1427_o;
  n1520_o <= n1439_o & n1438_o & n1440_o & n1437_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n615_o : std_logic_vector (17 downto 0);
  signal add1_n616 : std_logic_vector (17 downto 0);
  signal add1_n617 : std_logic_vector (17 downto 0);
  signal add1_n618 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n625_o : std_logic;
  signal addsub_n626 : std_logic;
  signal addsub_n627 : std_logic_vector (17 downto 0);
  signal addsub_n628 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n635_o : std_logic;
  signal cnotr1_n636 : std_logic;
  signal cnotr1_n637 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n642_o : std_logic;
  signal cnotr2_n643 : std_logic;
  signal cnotr2_n644 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n649_o : std_logic;
  signal n650_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n651 : std_logic;
  signal gen0_cnotr3_n652 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n657_o : std_logic_vector (11 downto 0);
  signal n658_o : std_logic;
  signal n659_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n660 : std_logic;
  signal gen0_cnotr4_n661 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n666_o : std_logic_vector (11 downto 0);
  signal n667_o : std_logic_vector (4 downto 0);
  signal n668_o : std_logic_vector (16 downto 0);
  signal n669_o : std_logic;
  signal gen0_cnotr5_n670 : std_logic;
  signal gen0_cnotr5_n671 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n676_o : std_logic_vector (11 downto 0);
  signal n677_o : std_logic_vector (4 downto 0);
  signal n678_o : std_logic;
  signal n679_o : std_logic_vector (15 downto 0);
  signal n680_o : std_logic_vector (16 downto 0);
  signal add2_n681 : std_logic_vector (16 downto 0);
  signal add2_n682 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n687_o : std_logic;
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal n691_o : std_logic;
  signal cnotr6_n692 : std_logic;
  signal cnotr6_n693 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n698_o : std_logic;
  signal n699_o : std_logic_vector (15 downto 0);
  signal cnotr7_n700 : std_logic;
  signal cnotr7_n701 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n706_o : std_logic;
  signal alut1_n707 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n710 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n713_o : std_logic_vector (23 downto 0);
  signal n714_o : std_logic_vector (16 downto 0);
  signal n715_o : std_logic_vector (17 downto 0);
  signal n716_o : std_logic_vector (17 downto 0);
  signal n717_o : std_logic_vector (17 downto 0);
  signal n718_o : std_logic_vector (5 downto 0);
begin
  g <= n713_o;
  a_out <= add2_n682;
  c_out <= n714_o;
  x_out <= add1_n618;
  y_out <= addsub_n628;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n616; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n715_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n716_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n637; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n617; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n644; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n717_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n718_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n707; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n693; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n681; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n710; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n661; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n680_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n615_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n616 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n617 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n618 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n615_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n625_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n626 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n627 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n628 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n625_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n635_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n636 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n637 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n635_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n642_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n643 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n644 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n642_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n649_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n650_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n651 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n652 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n649_o,
    i => n650_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n657_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n658_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n659_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n660 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n661 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n658_o,
    i => n659_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n666_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n667_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n668_o <= n666_o & n667_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n669_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n670 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n671 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n669_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n676_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n677_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n678_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n679_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n680_o <= n678_o & n679_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n681 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n682 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n687_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n688_o <= not n687_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n689_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n690_o <= not n689_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n691_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n692 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n693 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n691_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n698_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n699_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n700 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n701 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n698_o,
    i => n699_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n706_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n707 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n710 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n713_o <= n677_o & addsub_n627 & cnotr7_n700;
  n714_o <= cnotr7_n701 & n706_o;
  n715_o <= gen0_cnotr5_n671 & gen0_cnotr5_n670 & n676_o;
  n716_o <= gen0_cnotr3_n652 & gen0_cnotr3_n651 & n657_o;
  n717_o <= gen0_cnotr4_n660 & n668_o;
  n718_o <= addsub_n626 & n690_o & cnotr6_n692 & n688_o & cnotr2_n643 & cnotr1_n636;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n505_o : std_logic_vector (17 downto 0);
  signal add1_n506 : std_logic_vector (17 downto 0);
  signal add1_n507 : std_logic_vector (17 downto 0);
  signal add1_n508 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n515_o : std_logic;
  signal addsub_n516 : std_logic;
  signal addsub_n517 : std_logic_vector (17 downto 0);
  signal addsub_n518 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n525_o : std_logic;
  signal cnotr1_n526 : std_logic;
  signal cnotr1_n527 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n532_o : std_logic;
  signal cnotr2_n533 : std_logic;
  signal cnotr2_n534 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n539_o : std_logic;
  signal n540_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n541 : std_logic;
  signal gen0_cnotr3_n542 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n547_o : std_logic_vector (12 downto 0);
  signal n548_o : std_logic;
  signal n549_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n550 : std_logic;
  signal gen0_cnotr4_n551 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n556_o : std_logic_vector (12 downto 0);
  signal n557_o : std_logic_vector (3 downto 0);
  signal n558_o : std_logic_vector (16 downto 0);
  signal n559_o : std_logic;
  signal gen0_cnotr5_n560 : std_logic;
  signal gen0_cnotr5_n561 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n566_o : std_logic_vector (12 downto 0);
  signal n567_o : std_logic_vector (3 downto 0);
  signal n568_o : std_logic;
  signal n569_o : std_logic_vector (15 downto 0);
  signal n570_o : std_logic_vector (16 downto 0);
  signal add2_n571 : std_logic_vector (16 downto 0);
  signal add2_n572 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n577_o : std_logic;
  signal n578_o : std_logic;
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal cnotr6_n582 : std_logic;
  signal cnotr6_n583 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n588_o : std_logic;
  signal n589_o : std_logic_vector (15 downto 0);
  signal cnotr7_n590 : std_logic;
  signal cnotr7_n591 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n596_o : std_logic;
  signal alut1_n597 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n600 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n603_o : std_logic_vector (22 downto 0);
  signal n604_o : std_logic_vector (16 downto 0);
  signal n605_o : std_logic_vector (17 downto 0);
  signal n606_o : std_logic_vector (17 downto 0);
  signal n607_o : std_logic_vector (17 downto 0);
  signal n608_o : std_logic_vector (5 downto 0);
begin
  g <= n603_o;
  a_out <= add2_n572;
  c_out <= n604_o;
  x_out <= add1_n508;
  y_out <= addsub_n518;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n506; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n605_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n606_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n527; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n507; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n534; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n607_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n608_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n597; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n583; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n571; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n600; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n551; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n570_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n505_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n506 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n507 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n508 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n505_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n515_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n516 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n517 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n518 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n515_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n525_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n526 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n527 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n525_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n532_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n533 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n534 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n532_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n539_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n540_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n541 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n542 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n539_o,
    i => n540_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n547_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n548_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n549_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n550 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n551 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n548_o,
    i => n549_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n556_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n557_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n558_o <= n556_o & n557_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n559_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n560 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n561 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n559_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n566_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n567_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n568_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n569_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n570_o <= n568_o & n569_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n571 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n572 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n577_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n578_o <= not n577_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n579_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n580_o <= not n579_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n581_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n582 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n583 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n581_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n588_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n589_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n590 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n591 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n588_o,
    i => n589_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n596_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n597 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n600 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n603_o <= n567_o & addsub_n517 & cnotr7_n590;
  n604_o <= cnotr7_n591 & n596_o;
  n605_o <= gen0_cnotr5_n561 & gen0_cnotr5_n560 & n566_o;
  n606_o <= gen0_cnotr3_n542 & gen0_cnotr3_n541 & n547_o;
  n607_o <= gen0_cnotr4_n550 & n558_o;
  n608_o <= addsub_n516 & n580_o & cnotr6_n582 & n578_o & cnotr2_n533 & cnotr1_n526;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n395_o : std_logic_vector (17 downto 0);
  signal add1_n396 : std_logic_vector (17 downto 0);
  signal add1_n397 : std_logic_vector (17 downto 0);
  signal add1_n398 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n405_o : std_logic;
  signal addsub_n406 : std_logic;
  signal addsub_n407 : std_logic_vector (17 downto 0);
  signal addsub_n408 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n415_o : std_logic;
  signal cnotr1_n416 : std_logic;
  signal cnotr1_n417 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n422_o : std_logic;
  signal cnotr2_n423 : std_logic;
  signal cnotr2_n424 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n429_o : std_logic;
  signal n430_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n431 : std_logic;
  signal gen0_cnotr3_n432 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n437_o : std_logic_vector (13 downto 0);
  signal n438_o : std_logic;
  signal n439_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n440 : std_logic;
  signal gen0_cnotr4_n441 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n446_o : std_logic_vector (13 downto 0);
  signal n447_o : std_logic_vector (2 downto 0);
  signal n448_o : std_logic_vector (16 downto 0);
  signal n449_o : std_logic;
  signal gen0_cnotr5_n450 : std_logic;
  signal gen0_cnotr5_n451 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n456_o : std_logic_vector (13 downto 0);
  signal n457_o : std_logic_vector (2 downto 0);
  signal n458_o : std_logic;
  signal n459_o : std_logic_vector (15 downto 0);
  signal n460_o : std_logic_vector (16 downto 0);
  signal add2_n461 : std_logic_vector (16 downto 0);
  signal add2_n462 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal n470_o : std_logic;
  signal n471_o : std_logic;
  signal cnotr6_n472 : std_logic;
  signal cnotr6_n473 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n478_o : std_logic;
  signal n479_o : std_logic_vector (15 downto 0);
  signal cnotr7_n480 : std_logic;
  signal cnotr7_n481 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n486_o : std_logic;
  signal alut1_n487 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n490 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n493_o : std_logic_vector (21 downto 0);
  signal n494_o : std_logic_vector (16 downto 0);
  signal n495_o : std_logic_vector (17 downto 0);
  signal n496_o : std_logic_vector (17 downto 0);
  signal n497_o : std_logic_vector (17 downto 0);
  signal n498_o : std_logic_vector (5 downto 0);
begin
  g <= n493_o;
  a_out <= add2_n462;
  c_out <= n494_o;
  x_out <= add1_n398;
  y_out <= addsub_n408;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n396; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n495_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n496_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n417; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n397; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n424; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n497_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n498_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n487; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n473; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n461; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n490; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n441; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n460_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n395_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n396 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n397 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n398 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n395_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n405_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n406 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n407 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n408 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n405_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n415_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n416 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n417 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n415_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n422_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n423 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n424 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n422_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n429_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n430_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n431 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n432 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n429_o,
    i => n430_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n437_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n438_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n439_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n440 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n441 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n438_o,
    i => n439_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n446_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n447_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n448_o <= n446_o & n447_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n449_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n450 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n451 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n449_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n456_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n457_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n458_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n459_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n460_o <= n458_o & n459_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n461 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n462 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n467_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n468_o <= not n467_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n469_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n470_o <= not n469_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n471_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n472 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n473 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n471_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n478_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n479_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n480 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n481 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n478_o,
    i => n479_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n486_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n487 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n490 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n493_o <= n457_o & addsub_n407 & cnotr7_n480;
  n494_o <= cnotr7_n481 & n486_o;
  n495_o <= gen0_cnotr5_n451 & gen0_cnotr5_n450 & n456_o;
  n496_o <= gen0_cnotr3_n432 & gen0_cnotr3_n431 & n437_o;
  n497_o <= gen0_cnotr4_n440 & n448_o;
  n498_o <= addsub_n406 & n470_o & cnotr6_n472 & n468_o & cnotr2_n423 & cnotr1_n416;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n285_o : std_logic_vector (17 downto 0);
  signal add1_n286 : std_logic_vector (17 downto 0);
  signal add1_n287 : std_logic_vector (17 downto 0);
  signal add1_n288 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n295_o : std_logic;
  signal addsub_n296 : std_logic;
  signal addsub_n297 : std_logic_vector (17 downto 0);
  signal addsub_n298 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n305_o : std_logic;
  signal cnotr1_n306 : std_logic;
  signal cnotr1_n307 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n312_o : std_logic;
  signal cnotr2_n313 : std_logic;
  signal cnotr2_n314 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n319_o : std_logic;
  signal n320_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n321 : std_logic;
  signal gen0_cnotr3_n322 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n327_o : std_logic_vector (14 downto 0);
  signal n328_o : std_logic;
  signal n329_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n330 : std_logic;
  signal gen0_cnotr4_n331 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n336_o : std_logic_vector (14 downto 0);
  signal n337_o : std_logic_vector (1 downto 0);
  signal n338_o : std_logic_vector (16 downto 0);
  signal n339_o : std_logic;
  signal gen0_cnotr5_n340 : std_logic;
  signal gen0_cnotr5_n341 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n346_o : std_logic_vector (14 downto 0);
  signal n347_o : std_logic_vector (1 downto 0);
  signal n348_o : std_logic;
  signal n349_o : std_logic_vector (15 downto 0);
  signal n350_o : std_logic_vector (16 downto 0);
  signal add2_n351 : std_logic_vector (16 downto 0);
  signal add2_n352 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal cnotr6_n362 : std_logic;
  signal cnotr6_n363 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n368_o : std_logic;
  signal n369_o : std_logic_vector (15 downto 0);
  signal cnotr7_n370 : std_logic;
  signal cnotr7_n371 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n376_o : std_logic;
  signal alut1_n377 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n380 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n383_o : std_logic_vector (20 downto 0);
  signal n384_o : std_logic_vector (16 downto 0);
  signal n385_o : std_logic_vector (17 downto 0);
  signal n386_o : std_logic_vector (17 downto 0);
  signal n387_o : std_logic_vector (17 downto 0);
  signal n388_o : std_logic_vector (5 downto 0);
begin
  g <= n383_o;
  a_out <= add2_n352;
  c_out <= n384_o;
  x_out <= add1_n288;
  y_out <= addsub_n298;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n286; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n385_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n386_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n307; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n287; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n314; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n387_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n388_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n377; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n363; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n351; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n380; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n331; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n350_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n285_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n286 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n287 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n288 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n285_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n295_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n296 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n297 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n298 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n295_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n305_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n306 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n307 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n305_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n312_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n313 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n314 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n312_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n319_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n320_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n321 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n322 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n319_o,
    i => n320_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n327_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n328_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n329_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n330 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n331 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n328_o,
    i => n329_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n336_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n337_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n338_o <= n336_o & n337_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n339_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n340 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n341 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n339_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n346_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n347_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n348_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n349_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n350_o <= n348_o & n349_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n351 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n352 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n357_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n358_o <= not n357_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n359_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n360_o <= not n359_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n361_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n362 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n363 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n361_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n368_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n369_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n370 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n371 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n368_o,
    i => n369_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n376_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n377 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n380 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n383_o <= n347_o & addsub_n297 & cnotr7_n370;
  n384_o <= cnotr7_n371 & n376_o;
  n385_o <= gen0_cnotr5_n341 & gen0_cnotr5_n340 & n346_o;
  n386_o <= gen0_cnotr3_n322 & gen0_cnotr3_n321 & n327_o;
  n387_o <= gen0_cnotr4_n330 & n338_o;
  n388_o <= addsub_n296 & n360_o & cnotr6_n362 & n358_o & cnotr2_n313 & cnotr1_n306;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n175_o : std_logic_vector (17 downto 0);
  signal add1_n176 : std_logic_vector (17 downto 0);
  signal add1_n177 : std_logic_vector (17 downto 0);
  signal add1_n178 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n185_o : std_logic;
  signal addsub_n186 : std_logic;
  signal addsub_n187 : std_logic_vector (17 downto 0);
  signal addsub_n188 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n195_o : std_logic;
  signal cnotr1_n196 : std_logic;
  signal cnotr1_n197 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n202_o : std_logic;
  signal cnotr2_n203 : std_logic;
  signal cnotr2_n204 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n209_o : std_logic;
  signal n210_o : std_logic;
  signal gen0_cnotr3_n211 : std_logic;
  signal gen0_cnotr3_n212 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n217_o : std_logic_vector (15 downto 0);
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal gen0_cnotr4_n220 : std_logic;
  signal gen0_cnotr4_n221 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n226_o : std_logic_vector (15 downto 0);
  signal n227_o : std_logic;
  signal n228_o : std_logic_vector (16 downto 0);
  signal n229_o : std_logic;
  signal gen0_cnotr5_n230 : std_logic;
  signal gen0_cnotr5_n231 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n236_o : std_logic_vector (15 downto 0);
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic_vector (15 downto 0);
  signal n240_o : std_logic_vector (16 downto 0);
  signal add2_n241 : std_logic_vector (16 downto 0);
  signal add2_n242 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal cnotr6_n252 : std_logic;
  signal cnotr6_n253 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n258_o : std_logic;
  signal n259_o : std_logic_vector (15 downto 0);
  signal cnotr7_n260 : std_logic;
  signal cnotr7_n261 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n266_o : std_logic;
  signal alut1_n267 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n270 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n273_o : std_logic_vector (19 downto 0);
  signal n274_o : std_logic_vector (16 downto 0);
  signal n275_o : std_logic_vector (17 downto 0);
  signal n276_o : std_logic_vector (17 downto 0);
  signal n277_o : std_logic_vector (17 downto 0);
  signal n278_o : std_logic_vector (5 downto 0);
begin
  g <= n273_o;
  a_out <= add2_n242;
  c_out <= n274_o;
  x_out <= add1_n178;
  y_out <= addsub_n188;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n176; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n275_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n276_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n197; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n177; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n204; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n277_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n278_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n267; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n253; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n241; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n270; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n221; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n240_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n175_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n176 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n177 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n178 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n175_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n185_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n186 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n187 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n188 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n185_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n195_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n196 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n197 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n195_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n202_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n203 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n204 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n202_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n209_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n210_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n211 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n212 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n209_o,
    i => n210_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n217_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n218_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n219_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n220 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n221 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n218_o,
    i => n219_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n226_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n227_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n228_o <= n226_o & n227_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n229_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n230 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n231 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n229_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n236_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n237_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n238_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n239_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n240_o <= n238_o & n239_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n241 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n242 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n247_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n248_o <= not n247_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n249_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n250_o <= not n249_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n251_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n252 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n253 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n251_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n258_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n259_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n260 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n261 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n258_o,
    i => n259_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n266_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n267 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n270 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n273_o <= n237_o & addsub_n187 & cnotr7_n260;
  n274_o <= cnotr7_n261 & n266_o;
  n275_o <= gen0_cnotr5_n231 & gen0_cnotr5_n230 & n236_o;
  n276_o <= gen0_cnotr3_n212 & gen0_cnotr3_n211 & n217_o;
  n277_o <= gen0_cnotr4_n220 & n228_o;
  n278_o <= addsub_n186 & n250_o & cnotr6_n252 & n248_o & cnotr2_n203 & cnotr1_n196;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_6;

architecture rtl of inith_lookup_17_6 is
  signal n147_o : std_logic;
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic;
  signal n152_o : std_logic;
  signal n153_o : std_logic;
  signal n154_o : std_logic;
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic;
  signal n161_o : std_logic;
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal n169_o : std_logic_vector (16 downto 0);
begin
  o <= n169_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n147_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n148_o <= not n147_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n149_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n150_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n151_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n152_o <= not n151_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n153_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n154_o <= not n153_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n155_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n156_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n157_o <= not n156_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n158_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n159_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n160_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n161_o <= not n160_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n162_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n163_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n164_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n165_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n166_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n167_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n168_o <= i (0);
  n169_o <= n148_o & n149_o & n150_o & n152_o & n154_o & n155_o & n157_o & n158_o & n159_o & n161_o & n162_o & n163_o & n164_o & n165_o & n166_o & n167_o & n168_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (154 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (154 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (118 downto 0);
  signal as : std_logic_vector (118 downto 0);
  signal xs : std_logic_vector (125 downto 0);
  signal ys : std_logic_vector (125 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal inity_n11 : std_logic_vector (16 downto 0);
  signal inity_o : std_logic_vector (16 downto 0);
  signal n14_o : std_logic;
  signal n15_o : std_logic_vector (16 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal n20_o : std_logic_vector (19 downto 0);
  signal n21_o : std_logic_vector (16 downto 0);
  signal n22_o : std_logic_vector (16 downto 0);
  signal n23_o : std_logic_vector (17 downto 0);
  signal n24_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n25 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n26 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n27 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n28 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n29 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n40_o : std_logic_vector (20 downto 0);
  signal n41_o : std_logic_vector (16 downto 0);
  signal n42_o : std_logic_vector (16 downto 0);
  signal n43_o : std_logic_vector (17 downto 0);
  signal n44_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n45 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n46 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n47 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n48 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n49 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n60_o : std_logic_vector (21 downto 0);
  signal n61_o : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (16 downto 0);
  signal n63_o : std_logic_vector (17 downto 0);
  signal n64_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n65 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n66 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n67 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n68 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n69 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n80_o : std_logic_vector (22 downto 0);
  signal n81_o : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (16 downto 0);
  signal n83_o : std_logic_vector (17 downto 0);
  signal n84_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n85 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n86 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n87 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n88 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n89 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n100_o : std_logic_vector (22 downto 0);
  signal n101_o : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (16 downto 0);
  signal n103_o : std_logic_vector (17 downto 0);
  signal n104_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n105 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n106 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n107 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n108 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n109 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n120_o : std_logic_vector (23 downto 0);
  signal n121_o : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (16 downto 0);
  signal n123_o : std_logic_vector (17 downto 0);
  signal n124_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n125 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n126 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n127 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n128 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n129 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n141_o : std_logic_vector (154 downto 0);
  signal n142_o : std_logic_vector (118 downto 0);
  signal n143_o : std_logic_vector (118 downto 0);
  signal n144_o : std_logic_vector (125 downto 0);
  signal n145_o : std_logic_vector (125 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n141_o;
  wrap_A_OUT <= n16_o;
  wrap_C_OUT <= n17_o;
  wrap_X_OUT <= n18_o;
  wrap_Y_OUT <= n19_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n142_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n143_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n144_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n145_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_6 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:100:79
  n10_o <= wrap_Y (16 downto 0);
  -- vhdl_source/cordich.vhdl:101:77
  inity_n11 <= inity_o; -- (signal)
  -- vhdl_source/cordich.vhdl:99:8
  inity : entity work.inith_lookup_17_6 port map (
    i => n10_o,
    o => inity_o);
  -- vhdl_source/cordich.vhdl:103:23
  n14_o <= wrap_Y (17);
  -- vhdl_source/cordich.vhdl:107:17
  n15_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:108:19
  n16_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:109:19
  n17_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:110:19
  n18_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:111:19
  n19_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:116:71
  n20_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:117:71
  n21_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:117:83
  n22_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n23_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n24_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n0_stagex_n25 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n0_stagex_n26 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n0_stagex_n27 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n28 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n29 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n20_o,
    a => n21_o,
    c => n22_o,
    x => n23_o,
    y => n24_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n40_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:117:71
  n41_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:117:83
  n42_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:71
  n43_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n44_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n1_stagex_n45 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n1_stagex_n46 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n1_stagex_n47 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n48 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n49 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n40_o,
    a => n41_o,
    c => n42_o,
    x => n43_o,
    y => n44_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n60_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:117:71
  n61_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:117:83
  n62_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:71
  n63_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n64_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n2_stagex_n65 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n2_stagex_n66 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n2_stagex_n67 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n68 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n69 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n60_o,
    a => n61_o,
    c => n62_o,
    x => n63_o,
    y => n64_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n80_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:117:71
  n81_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:117:83
  n82_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:71
  n83_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:118:83
  n84_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n3_stagex_n85 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n3_stagex_n86 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n3_stagex_n87 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n88 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n89 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n80_o,
    a => n81_o,
    c => n82_o,
    x => n83_o,
    y => n84_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n100_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:117:71
  n101_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:117:83
  n102_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:71
  n103_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:118:83
  n104_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n4_stagex_n105 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n4_stagex_n106 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n4_stagex_n107 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n108 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n109 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n100_o,
    a => n101_o,
    c => n102_o,
    x => n103_o,
    y => n104_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n120_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:117:71
  n121_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:117:83
  n122_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:71
  n123_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:118:83
  n124_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n5_stagex_n125 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n5_stagex_n126 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n5_stagex_n127 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n128 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n129 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n120_o,
    a => n121_o,
    c => n122_o,
    x => n123_o,
    y => n124_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  n141_o <= (21 downto 0 => 'Z') & gen1_n5_stagex_n125 & gen1_n4_stagex_n105 & gen1_n3_stagex_n85 & gen1_n2_stagex_n65 & gen1_n1_stagex_n45 & gen1_n0_stagex_n25;
  n142_o <= gen1_n5_stagex_n127 & gen1_n4_stagex_n107 & gen1_n3_stagex_n87 & gen1_n2_stagex_n67 & gen1_n1_stagex_n47 & gen1_n0_stagex_n27 & wrap_C;
  n143_o <= gen1_n5_stagex_n126 & gen1_n4_stagex_n106 & gen1_n3_stagex_n86 & gen1_n2_stagex_n66 & gen1_n1_stagex_n46 & gen1_n0_stagex_n26 & n15_o;
  n144_o <= gen1_n5_stagex_n128 & gen1_n4_stagex_n108 & gen1_n3_stagex_n88 & gen1_n2_stagex_n68 & gen1_n1_stagex_n48 & gen1_n0_stagex_n28 & n9_o & initx_n6;
  n145_o <= gen1_n5_stagex_n129 & gen1_n4_stagex_n109 & gen1_n3_stagex_n89 & gen1_n2_stagex_n69 & gen1_n1_stagex_n49 & gen1_n0_stagex_n29 & n14_o & inity_n11;
end rtl;
