|system_toplevel
CLOCK_50 => systemController:FSM.CLOCK_50
CLOCK_50 => detectPageFlip:dfp.CLOCK_50
CLOCK_50 => video_comp:video.CLOCK_50
CLOCK_50 => position_subsystem:pos_sub_sys.CLOCK_50
CLOCK_50 => sprite_subsystem:spr_sub_sys.CLOCK_50
CLOCK_50 => envir_subsystem:envir_sub_sys.CLOCK_50
CLOCK_50 => game_over_subsystem:game_over_sub_sys.CLOCK_50
CLOCK_50 => you_win_subsystem:you_win_sub_sys.CLOCK_50
CLOCK_50 => entity_file:entityFile.CLOCK_50
RESET => video_comp:video.RESET
RESET => systemController:FSM.RESET
RESET => position_subsystem:pos_sub_sys.RESET_H
RESET => sprite_subsystem:spr_sub_sys.RESET_H
RESET => envir_subsystem:envir_sub_sys.RESET_H
RESET => game_over_subsystem:game_over_sub_sys.RESET_H
RESET => you_win_subsystem:you_win_sub_sys.RESET_H
RESET => entity_file:entityFile.RESET_H
RESET => LEDR1.DATAIN
PS2_CLK => position_subsystem:pos_sub_sys.PS2_CLK
PS2_DAT => position_subsystem:pos_sub_sys.PS2_DAT
VGA_CLK << video_comp:video.VGA_CLK
VGA_SYNC_N << video_comp:video.VGA_SYNC_N
VGA_BLANK_N << video_comp:video.VGA_BLANK_N
VGA_HS << video_comp:video.VGA_HS
VGA_VS << video_comp:video.VGA_VS
VGA_R[0] << video_comp:video.VGA_R[0]
VGA_R[1] << video_comp:video.VGA_R[1]
VGA_R[2] << video_comp:video.VGA_R[2]
VGA_R[3] << video_comp:video.VGA_R[3]
VGA_R[4] << video_comp:video.VGA_R[4]
VGA_R[5] << video_comp:video.VGA_R[5]
VGA_R[6] << video_comp:video.VGA_R[6]
VGA_R[7] << video_comp:video.VGA_R[7]
VGA_G[0] << video_comp:video.VGA_G[0]
VGA_G[1] << video_comp:video.VGA_G[1]
VGA_G[2] << video_comp:video.VGA_G[2]
VGA_G[3] << video_comp:video.VGA_G[3]
VGA_G[4] << video_comp:video.VGA_G[4]
VGA_G[5] << video_comp:video.VGA_G[5]
VGA_G[6] << video_comp:video.VGA_G[6]
VGA_G[7] << video_comp:video.VGA_G[7]
VGA_B[0] << video_comp:video.VGA_B[0]
VGA_B[1] << video_comp:video.VGA_B[1]
VGA_B[2] << video_comp:video.VGA_B[2]
VGA_B[3] << video_comp:video.VGA_B[3]
VGA_B[4] << video_comp:video.VGA_B[4]
VGA_B[5] << video_comp:video.VGA_B[5]
VGA_B[6] << video_comp:video.VGA_B[6]
VGA_B[7] << video_comp:video.VGA_B[7]
HEX0[0] << position_subsystem:pos_sub_sys.HEX0[0]
HEX0[1] << position_subsystem:pos_sub_sys.HEX0[1]
HEX0[2] << position_subsystem:pos_sub_sys.HEX0[2]
HEX0[3] << position_subsystem:pos_sub_sys.HEX0[3]
HEX0[4] << position_subsystem:pos_sub_sys.HEX0[4]
HEX0[5] << position_subsystem:pos_sub_sys.HEX0[5]
HEX0[6] << position_subsystem:pos_sub_sys.HEX0[6]
HEX1[0] << position_subsystem:pos_sub_sys.HEX1[0]
HEX1[1] << position_subsystem:pos_sub_sys.HEX1[1]
HEX1[2] << position_subsystem:pos_sub_sys.HEX1[2]
HEX1[3] << position_subsystem:pos_sub_sys.HEX1[3]
HEX1[4] << position_subsystem:pos_sub_sys.HEX1[4]
HEX1[5] << position_subsystem:pos_sub_sys.HEX1[5]
HEX1[6] << position_subsystem:pos_sub_sys.HEX1[6]
LEDR0 << position_subsystem:pos_sub_sys.GAME_OVER
LEDR1 << RESET.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|systemController:FSM
CLOCK_50 => State~1.DATAIN
RESET => State.OUTPUTSELECT
RESET => State.OUTPUTSELECT
RESET => State.OUTPUTSELECT
RESET => State.OUTPUTSELECT
RESET => State.OUTPUTSELECT
RESET => State.OUTPUTSELECT
POS_UPDATE_DONE => Next_state.DATAA
POS_UPDATE_DONE => Next_state.DATAA
ENV_DONE => Next_state.OUTPUTSELECT
ENV_DONE => Next_state.OUTPUTSELECT
ENV_DONE => Next_state.OUTPUTSELECT
ENV_DONE => Next_state.OUTPUTSELECT
ENV_DONE => Next_state.OUTPUTSELECT
ENV_DONE => Next_state.OUTPUTSELECT
SPR_DONE => Next_state.OUTPUTSELECT
SPR_DONE => Next_state.OUTPUTSELECT
SPR_DONE => Next_state.OUTPUTSELECT
SPR_DONE => Next_state.OUTPUTSELECT
SPR_DONE => Next_state.OUTPUTSELECT
SPR_DONE => Next_state.OUTPUTSELECT
PAGE_FLIP => Next_state.OUTPUTSELECT
PAGE_FLIP => Next_state.OUTPUTSELECT
PAGE_FLIP => Next_state.OUTPUTSELECT
PAGE_FLIP => Next_state.OUTPUTSELECT
PAGE_FLIP => Next_state.OUTPUTSELECT
PAGE_FLIP => Next_state.OUTPUTSELECT
GAME_OVER => Next_state.OUTPUTSELECT
GAME_OVER => Next_state.OUTPUTSELECT
GAME_OVER => Next_state.OUTPUTSELECT
GAME_OVER => Selector4.IN5
YOU_WIN => Next_state.OUTPUTSELECT
YOU_WIN => Next_state.OUTPUTSELECT
YOU_WIN => Next_state.DATAA
G_O_DONE => Next_state.OUTPUTSELECT
G_O_DONE => Next_state.OUTPUTSELECT
G_O_DONE => Next_state.OUTPUTSELECT
G_O_DONE => Next_state.OUTPUTSELECT
G_O_DONE => Next_state.OUTPUTSELECT
G_O_DONE => Next_state.OUTPUTSELECT
Y_W_DONE => Next_state.OUTPUTSELECT
Y_W_DONE => Next_state.OUTPUTSELECT
Y_W_DONE => Next_state.OUTPUTSELECT
Y_W_DONE => Next_state.OUTPUTSELECT
Y_W_DONE => Next_state.OUTPUTSELECT
Y_W_DONE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE <= RUN_POS_UPDATE.DB_MAX_OUTPUT_PORT_TYPE
RUN_ENV <= RUN_ENV.DB_MAX_OUTPUT_PORT_TYPE
RUN_SPR <= RUN_SPR.DB_MAX_OUTPUT_PORT_TYPE
RUN_GAME_OVER <= RUN_GAME_OVER.DB_MAX_OUTPUT_PORT_TYPE
RUN_YOU_WIN <= RUN_YOU_WIN.DB_MAX_OUTPUT_PORT_TYPE
ENG_SEL[0] <= ENG_SEL.DB_MAX_OUTPUT_PORT_TYPE
ENG_SEL[1] <= ENG_SEL.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|detectPageFlip:dfp
CLOCK_50 => flip_edge.CLK
PAGE_SEL => PAGE_FLIP.IN1
PAGE_SEL => flip_edge.DATAIN
PAGE_FLIP <= PAGE_FLIP.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video
CLOCK_50 => vga_clk_generator:VGA_CLOCK_25.CLOCK_50
CLOCK_50 => VGA_controller:VGA_VIDEO.Clk
CLOCK_50 => frame_buffer:video_buf.CLOCK_50
CLOCK_50 => reset_h.CLK
RESET => reset_h.DATAIN
PIXEL_DIN[0] => frame_buffer:video_buf.PIXEL_DIN[0]
PIXEL_DIN[1] => frame_buffer:video_buf.PIXEL_DIN[1]
PIXEL_DIN[2] => frame_buffer:video_buf.PIXEL_DIN[2]
PIXEL_DIN[3] => frame_buffer:video_buf.PIXEL_DIN[3]
PIXEL_DIN[4] => frame_buffer:video_buf.PIXEL_DIN[4]
PIXEL_DIN[5] => frame_buffer:video_buf.PIXEL_DIN[5]
PIXEL_DIN[6] => frame_buffer:video_buf.PIXEL_DIN[6]
PIXEL_DIN[7] => frame_buffer:video_buf.PIXEL_DIN[7]
PIXEL_X[0] => frame_buffer:video_buf.PIXEL_X[0]
PIXEL_X[1] => frame_buffer:video_buf.PIXEL_X[1]
PIXEL_X[2] => frame_buffer:video_buf.PIXEL_X[2]
PIXEL_X[3] => frame_buffer:video_buf.PIXEL_X[3]
PIXEL_X[4] => frame_buffer:video_buf.PIXEL_X[4]
PIXEL_X[5] => frame_buffer:video_buf.PIXEL_X[5]
PIXEL_X[6] => frame_buffer:video_buf.PIXEL_X[6]
PIXEL_X[7] => frame_buffer:video_buf.PIXEL_X[7]
PIXEL_X[8] => frame_buffer:video_buf.PIXEL_X[8]
PIXEL_Y[0] => frame_buffer:video_buf.PIXEL_Y[0]
PIXEL_Y[1] => frame_buffer:video_buf.PIXEL_Y[1]
PIXEL_Y[2] => frame_buffer:video_buf.PIXEL_Y[2]
PIXEL_Y[3] => frame_buffer:video_buf.PIXEL_Y[3]
PIXEL_Y[4] => frame_buffer:video_buf.PIXEL_Y[4]
PIXEL_Y[5] => frame_buffer:video_buf.PIXEL_Y[5]
PIXEL_Y[6] => frame_buffer:video_buf.PIXEL_Y[6]
PIXEL_Y[7] => frame_buffer:video_buf.PIXEL_Y[7]
PIXEL_Y[8] => frame_buffer:video_buf.PIXEL_Y[8]
WE => frame_buffer:video_buf.WE
VGA_CLK <= vga_clk_generator:VGA_CLOCK_25.VGA_CLK
VGA_SYNC_N <= VGA_controller:VGA_VIDEO.VGA_SYNC_N
VGA_BLANK_N <= VGA_controller:VGA_VIDEO.VGA_BLANK_N
VGA_HS <= VGA_controller:VGA_VIDEO.VGA_HS
VGA_VS <= VGA_controller:VGA_VIDEO.VGA_VS
VGA_R[0] <= palette_LUT:color_mapper.VGA_R[0]
VGA_R[1] <= palette_LUT:color_mapper.VGA_R[1]
VGA_R[2] <= palette_LUT:color_mapper.VGA_R[2]
VGA_R[3] <= palette_LUT:color_mapper.VGA_R[3]
VGA_R[4] <= palette_LUT:color_mapper.VGA_R[4]
VGA_R[5] <= palette_LUT:color_mapper.VGA_R[5]
VGA_R[6] <= palette_LUT:color_mapper.VGA_R[6]
VGA_R[7] <= palette_LUT:color_mapper.VGA_R[7]
VGA_G[0] <= palette_LUT:color_mapper.VGA_G[0]
VGA_G[1] <= palette_LUT:color_mapper.VGA_G[1]
VGA_G[2] <= palette_LUT:color_mapper.VGA_G[2]
VGA_G[3] <= palette_LUT:color_mapper.VGA_G[3]
VGA_G[4] <= palette_LUT:color_mapper.VGA_G[4]
VGA_G[5] <= palette_LUT:color_mapper.VGA_G[5]
VGA_G[6] <= palette_LUT:color_mapper.VGA_G[6]
VGA_G[7] <= palette_LUT:color_mapper.VGA_G[7]
VGA_B[0] <= palette_LUT:color_mapper.VGA_B[0]
VGA_B[1] <= palette_LUT:color_mapper.VGA_B[1]
VGA_B[2] <= palette_LUT:color_mapper.VGA_B[2]
VGA_B[3] <= palette_LUT:color_mapper.VGA_B[3]
VGA_B[4] <= palette_LUT:color_mapper.VGA_B[4]
VGA_B[5] <= palette_LUT:color_mapper.VGA_B[5]
VGA_B[6] <= palette_LUT:color_mapper.VGA_B[6]
VGA_B[7] <= palette_LUT:color_mapper.VGA_B[7]
PAGE_SEL <= page_controller:page_flipper.PAGE_SEL


|system_toplevel|video_comp:video|vga_clk_generator:VGA_CLOCK_25
CLOCK_50 => vga_clk_cycle.CLK
RESET => vga_clk_cycle.OUTPUTSELECT
VGA_CLK <= vga_clk_cycle.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|VGA_controller:VGA_VIDEO
Clk => ~NO_FANOUT~
Reset => v_counter[0].ACLR
Reset => v_counter[1].ACLR
Reset => v_counter[2].ACLR
Reset => v_counter[3].ACLR
Reset => v_counter[4].ACLR
Reset => v_counter[5].ACLR
Reset => v_counter[6].ACLR
Reset => v_counter[7].ACLR
Reset => v_counter[8].ACLR
Reset => v_counter[9].ACLR
Reset => h_counter[0].ACLR
Reset => h_counter[1].ACLR
Reset => h_counter[2].ACLR
Reset => h_counter[3].ACLR
Reset => h_counter[4].ACLR
Reset => h_counter[5].ACLR
Reset => h_counter[6].ACLR
Reset => h_counter[7].ACLR
Reset => h_counter[8].ACLR
Reset => h_counter[9].ACLR
Reset => VGA_BLANK_N~reg0.ACLR
Reset => VGA_VS~reg0.ACLR
Reset => VGA_HS~reg0.ACLR
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK => v_counter[0].CLK
VGA_CLK => v_counter[1].CLK
VGA_CLK => v_counter[2].CLK
VGA_CLK => v_counter[3].CLK
VGA_CLK => v_counter[4].CLK
VGA_CLK => v_counter[5].CLK
VGA_CLK => v_counter[6].CLK
VGA_CLK => v_counter[7].CLK
VGA_CLK => v_counter[8].CLK
VGA_CLK => v_counter[9].CLK
VGA_CLK => h_counter[0].CLK
VGA_CLK => h_counter[1].CLK
VGA_CLK => h_counter[2].CLK
VGA_CLK => h_counter[3].CLK
VGA_CLK => h_counter[4].CLK
VGA_CLK => h_counter[5].CLK
VGA_CLK => h_counter[6].CLK
VGA_CLK => h_counter[7].CLK
VGA_CLK => h_counter[8].CLK
VGA_CLK => h_counter[9].CLK
VGA_CLK => VGA_BLANK_N~reg0.CLK
VGA_CLK => VGA_VS~reg0.CLK
VGA_CLK => VGA_HS~reg0.CLK
VGA_BLANK_N <= VGA_BLANK_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
DrawX[0] <= h_counter[0].DB_MAX_OUTPUT_PORT_TYPE
DrawX[1] <= h_counter[1].DB_MAX_OUTPUT_PORT_TYPE
DrawX[2] <= h_counter[2].DB_MAX_OUTPUT_PORT_TYPE
DrawX[3] <= h_counter[3].DB_MAX_OUTPUT_PORT_TYPE
DrawX[4] <= h_counter[4].DB_MAX_OUTPUT_PORT_TYPE
DrawX[5] <= h_counter[5].DB_MAX_OUTPUT_PORT_TYPE
DrawX[6] <= h_counter[6].DB_MAX_OUTPUT_PORT_TYPE
DrawX[7] <= h_counter[7].DB_MAX_OUTPUT_PORT_TYPE
DrawX[8] <= h_counter[8].DB_MAX_OUTPUT_PORT_TYPE
DrawX[9] <= h_counter[9].DB_MAX_OUTPUT_PORT_TYPE
DrawY[0] <= v_counter[0].DB_MAX_OUTPUT_PORT_TYPE
DrawY[1] <= v_counter[1].DB_MAX_OUTPUT_PORT_TYPE
DrawY[2] <= v_counter[2].DB_MAX_OUTPUT_PORT_TYPE
DrawY[3] <= v_counter[3].DB_MAX_OUTPUT_PORT_TYPE
DrawY[4] <= v_counter[4].DB_MAX_OUTPUT_PORT_TYPE
DrawY[5] <= v_counter[5].DB_MAX_OUTPUT_PORT_TYPE
DrawY[6] <= v_counter[6].DB_MAX_OUTPUT_PORT_TYPE
DrawY[7] <= v_counter[7].DB_MAX_OUTPUT_PORT_TYPE
DrawY[8] <= v_counter[8].DB_MAX_OUTPUT_PORT_TYPE
DrawY[9] <= v_counter[9].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|palette_LUT:color_mapper
PIXEL_IN[0] => VGA_B[6].DATAIN
PIXEL_IN[1] => VGA_B[7].DATAIN
PIXEL_IN[2] => Decoder1.IN2
PIXEL_IN[2] => VGA_G[5].DATAIN
PIXEL_IN[3] => Decoder1.IN1
PIXEL_IN[3] => VGA_G[6].DATAIN
PIXEL_IN[4] => Decoder1.IN0
PIXEL_IN[4] => VGA_G[7].DATAIN
PIXEL_IN[5] => Decoder0.IN2
PIXEL_IN[5] => VGA_R[5].DATAIN
PIXEL_IN[6] => Decoder0.IN1
PIXEL_IN[6] => VGA_R[6].DATAIN
PIXEL_IN[7] => Decoder0.IN0
PIXEL_IN[7] => VGA_R[7].DATAIN
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= PIXEL_IN[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= PIXEL_IN[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= PIXEL_IN[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= PIXEL_IN[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= PIXEL_IN[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= PIXEL_IN[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <VCC>
VGA_B[6] <= PIXEL_IN[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= PIXEL_IN[1].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|page_controller:page_flipper
VGA_CLK => page_count[0].CLK
VGA_CLK => page_count[1].CLK
RESET => page_count[0].ACLR
RESET => page_count[1].ACLR
DrawX[0] => Equal0.IN6
DrawX[1] => Equal0.IN5
DrawX[2] => Equal0.IN4
DrawX[3] => Equal0.IN3
DrawX[4] => Equal0.IN2
DrawX[5] => Equal0.IN31
DrawX[6] => Equal0.IN30
DrawX[7] => Equal0.IN29
DrawX[8] => Equal0.IN1
DrawX[9] => Equal0.IN0
DrawY[0] => Equal1.IN31
DrawY[1] => Equal1.IN30
DrawY[2] => Equal1.IN2
DrawY[3] => Equal1.IN1
DrawY[4] => Equal1.IN29
DrawY[5] => Equal1.IN28
DrawY[6] => Equal1.IN27
DrawY[7] => Equal1.IN26
DrawY[8] => Equal1.IN25
DrawY[9] => Equal1.IN0
PAGE_SEL <= page_count[1].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|upscaler:coord_mapper
X_IN[0] => ~NO_FANOUT~
X_IN[1] => X_OUT[0].DATAIN
X_IN[2] => X_OUT[1].DATAIN
X_IN[3] => X_OUT[2].DATAIN
X_IN[4] => X_OUT[3].DATAIN
X_IN[5] => X_OUT[4].DATAIN
X_IN[6] => X_OUT[5].DATAIN
X_IN[7] => X_OUT[6].DATAIN
X_IN[8] => X_OUT[7].DATAIN
X_IN[9] => X_OUT[8].DATAIN
Y_IN[0] => ~NO_FANOUT~
Y_IN[1] => Y_OUT[0].DATAIN
Y_IN[2] => Y_OUT[1].DATAIN
Y_IN[3] => Y_OUT[2].DATAIN
Y_IN[4] => Y_OUT[3].DATAIN
Y_IN[5] => Y_OUT[4].DATAIN
Y_IN[6] => Y_OUT[5].DATAIN
Y_IN[7] => Y_OUT[6].DATAIN
Y_IN[8] => Y_OUT[7].DATAIN
Y_IN[9] => Y_OUT[8].DATAIN
X_OUT[0] <= X_IN[1].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[1] <= X_IN[2].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[2] <= X_IN[3].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[3] <= X_IN[4].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[4] <= X_IN[5].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[5] <= X_IN[6].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[6] <= X_IN[7].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[7] <= X_IN[8].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[8] <= X_IN[9].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[0] <= Y_IN[1].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[1] <= Y_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[2] <= Y_IN[3].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[3] <= Y_IN[4].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[4] <= Y_IN[5].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[5] <= Y_IN[6].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[6] <= Y_IN[7].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[7] <= Y_IN[8].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[8] <= Y_IN[9].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf
CLOCK_50 => buffer_page:page_0.CLOCK_50
CLOCK_50 => buffer_page:page_1.CLOCK_50
VGA_CLK => buffer_page:page_0.VGA_CLK
VGA_CLK => buffer_page:page_1.VGA_CLK
WE => buffer_page:page_0.WE
WE => buffer_page:page_1.WE
PIXEL_DIN[0] => buffer_page:page_0.PIXEL_DIN[0]
PIXEL_DIN[0] => buffer_page:page_1.PIXEL_DIN[0]
PIXEL_DIN[1] => buffer_page:page_0.PIXEL_DIN[1]
PIXEL_DIN[1] => buffer_page:page_1.PIXEL_DIN[1]
PIXEL_DIN[2] => buffer_page:page_0.PIXEL_DIN[2]
PIXEL_DIN[2] => buffer_page:page_1.PIXEL_DIN[2]
PIXEL_DIN[3] => buffer_page:page_0.PIXEL_DIN[3]
PIXEL_DIN[3] => buffer_page:page_1.PIXEL_DIN[3]
PIXEL_DIN[4] => buffer_page:page_0.PIXEL_DIN[4]
PIXEL_DIN[4] => buffer_page:page_1.PIXEL_DIN[4]
PIXEL_DIN[5] => buffer_page:page_0.PIXEL_DIN[5]
PIXEL_DIN[5] => buffer_page:page_1.PIXEL_DIN[5]
PIXEL_DIN[6] => buffer_page:page_0.PIXEL_DIN[6]
PIXEL_DIN[6] => buffer_page:page_1.PIXEL_DIN[6]
PIXEL_DIN[7] => buffer_page:page_0.PIXEL_DIN[7]
PIXEL_DIN[7] => buffer_page:page_1.PIXEL_DIN[7]
PIXEL_X[0] => buffer_page:page_0.PIXEL_X[0]
PIXEL_X[0] => buffer_page:page_1.PIXEL_X[0]
PIXEL_X[1] => buffer_page:page_0.PIXEL_X[1]
PIXEL_X[1] => buffer_page:page_1.PIXEL_X[1]
PIXEL_X[2] => buffer_page:page_0.PIXEL_X[2]
PIXEL_X[2] => buffer_page:page_1.PIXEL_X[2]
PIXEL_X[3] => buffer_page:page_0.PIXEL_X[3]
PIXEL_X[3] => buffer_page:page_1.PIXEL_X[3]
PIXEL_X[4] => buffer_page:page_0.PIXEL_X[4]
PIXEL_X[4] => buffer_page:page_1.PIXEL_X[4]
PIXEL_X[5] => buffer_page:page_0.PIXEL_X[5]
PIXEL_X[5] => buffer_page:page_1.PIXEL_X[5]
PIXEL_X[6] => buffer_page:page_0.PIXEL_X[6]
PIXEL_X[6] => buffer_page:page_1.PIXEL_X[6]
PIXEL_X[7] => buffer_page:page_0.PIXEL_X[7]
PIXEL_X[7] => buffer_page:page_1.PIXEL_X[7]
PIXEL_X[8] => buffer_page:page_0.PIXEL_X[8]
PIXEL_X[8] => buffer_page:page_1.PIXEL_X[8]
PIXEL_Y[0] => buffer_page:page_0.PIXEL_Y[0]
PIXEL_Y[0] => buffer_page:page_1.PIXEL_Y[0]
PIXEL_Y[1] => buffer_page:page_0.PIXEL_Y[1]
PIXEL_Y[1] => buffer_page:page_1.PIXEL_Y[1]
PIXEL_Y[2] => buffer_page:page_0.PIXEL_Y[2]
PIXEL_Y[2] => buffer_page:page_1.PIXEL_Y[2]
PIXEL_Y[3] => buffer_page:page_0.PIXEL_Y[3]
PIXEL_Y[3] => buffer_page:page_1.PIXEL_Y[3]
PIXEL_Y[4] => buffer_page:page_0.PIXEL_Y[4]
PIXEL_Y[4] => buffer_page:page_1.PIXEL_Y[4]
PIXEL_Y[5] => buffer_page:page_0.PIXEL_Y[5]
PIXEL_Y[5] => buffer_page:page_1.PIXEL_Y[5]
PIXEL_Y[6] => buffer_page:page_0.PIXEL_Y[6]
PIXEL_Y[6] => buffer_page:page_1.PIXEL_Y[6]
PIXEL_Y[7] => buffer_page:page_0.PIXEL_Y[7]
PIXEL_Y[7] => buffer_page:page_1.PIXEL_Y[7]
PIXEL_Y[8] => buffer_page:page_0.PIXEL_Y[8]
PIXEL_Y[8] => buffer_page:page_1.PIXEL_Y[8]
PAGE_SEL => Decoder0.IN0
PAGE_SEL => buffer_page:page_0.PE
PAGE_SEL => buffer_page:page_1.PE
DOUT_X[0] => buffer_page:page_0.DOUT_X[0]
DOUT_X[0] => buffer_page:page_1.DOUT_X[0]
DOUT_X[1] => buffer_page:page_0.DOUT_X[1]
DOUT_X[1] => buffer_page:page_1.DOUT_X[1]
DOUT_X[2] => buffer_page:page_0.DOUT_X[2]
DOUT_X[2] => buffer_page:page_1.DOUT_X[2]
DOUT_X[3] => buffer_page:page_0.DOUT_X[3]
DOUT_X[3] => buffer_page:page_1.DOUT_X[3]
DOUT_X[4] => buffer_page:page_0.DOUT_X[4]
DOUT_X[4] => buffer_page:page_1.DOUT_X[4]
DOUT_X[5] => buffer_page:page_0.DOUT_X[5]
DOUT_X[5] => buffer_page:page_1.DOUT_X[5]
DOUT_X[6] => buffer_page:page_0.DOUT_X[6]
DOUT_X[6] => buffer_page:page_1.DOUT_X[6]
DOUT_X[7] => buffer_page:page_0.DOUT_X[7]
DOUT_X[7] => buffer_page:page_1.DOUT_X[7]
DOUT_X[8] => buffer_page:page_0.DOUT_X[8]
DOUT_X[8] => buffer_page:page_1.DOUT_X[8]
DOUT_Y[0] => buffer_page:page_0.DOUT_Y[0]
DOUT_Y[0] => buffer_page:page_1.DOUT_Y[0]
DOUT_Y[1] => buffer_page:page_0.DOUT_Y[1]
DOUT_Y[1] => buffer_page:page_1.DOUT_Y[1]
DOUT_Y[2] => buffer_page:page_0.DOUT_Y[2]
DOUT_Y[2] => buffer_page:page_1.DOUT_Y[2]
DOUT_Y[3] => buffer_page:page_0.DOUT_Y[3]
DOUT_Y[3] => buffer_page:page_1.DOUT_Y[3]
DOUT_Y[4] => buffer_page:page_0.DOUT_Y[4]
DOUT_Y[4] => buffer_page:page_1.DOUT_Y[4]
DOUT_Y[5] => buffer_page:page_0.DOUT_Y[5]
DOUT_Y[5] => buffer_page:page_1.DOUT_Y[5]
DOUT_Y[6] => buffer_page:page_0.DOUT_Y[6]
DOUT_Y[6] => buffer_page:page_1.DOUT_Y[6]
DOUT_Y[7] => buffer_page:page_0.DOUT_Y[7]
DOUT_Y[7] => buffer_page:page_1.DOUT_Y[7]
DOUT_Y[8] => buffer_page:page_0.DOUT_Y[8]
DOUT_Y[8] => buffer_page:page_1.DOUT_Y[8]
OUT_PIXEL[0] <= OUT_PIXEL.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[1] <= OUT_PIXEL.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[2] <= OUT_PIXEL.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[3] <= OUT_PIXEL.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[4] <= OUT_PIXEL.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[5] <= OUT_PIXEL.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[6] <= OUT_PIXEL.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[7] <= OUT_PIXEL.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0
CLOCK_50 => CLOCK_50.IN4
VGA_CLK => VGA_CLK.IN4
PIXEL_DIN[0] => PIXEL_DIN[0].IN4
PIXEL_DIN[1] => PIXEL_DIN[1].IN4
PIXEL_DIN[2] => PIXEL_DIN[2].IN4
PIXEL_DIN[3] => PIXEL_DIN[3].IN4
PIXEL_DIN[4] => PIXEL_DIN[4].IN4
PIXEL_DIN[5] => PIXEL_DIN[5].IN4
PIXEL_DIN[6] => PIXEL_DIN[6].IN4
PIXEL_DIN[7] => PIXEL_DIN[7].IN4
PIXEL_X[0] => REF_X.DATAB
PIXEL_X[1] => REF_X.DATAB
PIXEL_X[2] => REF_X.DATAB
PIXEL_X[3] => REF_X.DATAB
PIXEL_X[4] => REF_X.DATAB
PIXEL_X[5] => REF_X[5].DATAB
PIXEL_X[6] => REF_X[6].DATAB
PIXEL_X[7] => REF_X[7].DATAB
PIXEL_X[8] => REF_X[8].DATAB
PIXEL_Y[0] => REF_Y[0].DATAB
PIXEL_Y[1] => REF_Y[1].DATAB
PIXEL_Y[2] => REF_Y[2].DATAB
PIXEL_Y[3] => REF_Y[3].DATAB
PIXEL_Y[4] => REF_Y[4].DATAB
PIXEL_Y[5] => REF_Y[5].DATAB
PIXEL_Y[6] => REF_Y[6].DATAB
PIXEL_Y[7] => REF_Y[7].DATAB
PIXEL_Y[8] => REF_Y[8].DATAB
WE => WE_0.IN0
WE => WE_1.IN0
WE => WE_2.IN0
WE => WE_3.IN0
PE => REF_X[8].OUTPUTSELECT
PE => REF_X[7].OUTPUTSELECT
PE => REF_X[6].OUTPUTSELECT
PE => REF_X[5].OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_Y[8].OUTPUTSELECT
PE => REF_Y[7].OUTPUTSELECT
PE => REF_Y[6].OUTPUTSELECT
PE => REF_Y[5].OUTPUTSELECT
PE => REF_Y[4].OUTPUTSELECT
PE => REF_Y[3].OUTPUTSELECT
PE => REF_Y[2].OUTPUTSELECT
PE => REF_Y[1].OUTPUTSELECT
PE => REF_Y[0].OUTPUTSELECT
PE => WE_0.IN1
PE => WE_1.IN1
PE => WE_2.IN1
PE => WE_3.IN1
DOUT_X[0] => REF_X.DATAA
DOUT_X[1] => REF_X.DATAA
DOUT_X[2] => REF_X.DATAA
DOUT_X[3] => REF_X.DATAA
DOUT_X[4] => REF_X.DATAA
DOUT_X[5] => REF_X[5].DATAA
DOUT_X[6] => REF_X[6].DATAA
DOUT_X[7] => REF_X[7].DATAA
DOUT_X[8] => REF_X[8].DATAA
DOUT_Y[0] => REF_Y[0].DATAA
DOUT_Y[1] => REF_Y[1].DATAA
DOUT_Y[2] => REF_Y[2].DATAA
DOUT_Y[3] => REF_Y[3].DATAA
DOUT_Y[4] => REF_Y[4].DATAA
DOUT_Y[5] => REF_Y[5].DATAA
DOUT_Y[6] => REF_Y[6].DATAA
DOUT_Y[7] => REF_Y[7].DATAA
DOUT_Y[8] => REF_Y[8].DATAA
OUT_PIXEL[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad0|altsyncram:altsyncram_component
wren_a => altsyncram_2oe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oe1:auto_generated.data_a[0]
data_a[1] => altsyncram_2oe1:auto_generated.data_a[1]
data_a[2] => altsyncram_2oe1:auto_generated.data_a[2]
data_a[3] => altsyncram_2oe1:auto_generated.data_a[3]
data_a[4] => altsyncram_2oe1:auto_generated.data_a[4]
data_a[5] => altsyncram_2oe1:auto_generated.data_a[5]
data_a[6] => altsyncram_2oe1:auto_generated.data_a[6]
data_a[7] => altsyncram_2oe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oe1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oe1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oe1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oe1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oe1:auto_generated.clock0
clock1 => altsyncram_2oe1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2oe1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad0|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]
wren_a => decode_msa:decode3.enable
wren_a => ram_block1a0.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad0|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_msa:decode3
data[0] => w_anode224w[1].IN0
data[0] => w_anode237w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode253w[1].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode237w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode253w[2].IN1
enable => w_anode224w[1].IN0
enable => w_anode237w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode253w[1].IN0
eq[0] <= w_anode224w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode237w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode245w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode253w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad0|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode262w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode294w[1].IN1
data[1] => w_anode262w[2].IN0
data[1] => w_anode276w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode294w[2].IN1
eq[0] <= w_anode262w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode285w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode294w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad0|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad1|altsyncram:altsyncram_component
wren_a => altsyncram_2oe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oe1:auto_generated.data_a[0]
data_a[1] => altsyncram_2oe1:auto_generated.data_a[1]
data_a[2] => altsyncram_2oe1:auto_generated.data_a[2]
data_a[3] => altsyncram_2oe1:auto_generated.data_a[3]
data_a[4] => altsyncram_2oe1:auto_generated.data_a[4]
data_a[5] => altsyncram_2oe1:auto_generated.data_a[5]
data_a[6] => altsyncram_2oe1:auto_generated.data_a[6]
data_a[7] => altsyncram_2oe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oe1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oe1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oe1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oe1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oe1:auto_generated.clock0
clock1 => altsyncram_2oe1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2oe1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad1|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]
wren_a => decode_msa:decode3.enable
wren_a => ram_block1a0.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad1|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_msa:decode3
data[0] => w_anode224w[1].IN0
data[0] => w_anode237w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode253w[1].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode237w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode253w[2].IN1
enable => w_anode224w[1].IN0
enable => w_anode237w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode253w[1].IN0
eq[0] <= w_anode224w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode237w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode245w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode253w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad1|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode262w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode294w[1].IN1
data[1] => w_anode262w[2].IN0
data[1] => w_anode276w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode294w[2].IN1
eq[0] <= w_anode262w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode285w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode294w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad1|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad2|altsyncram:altsyncram_component
wren_a => altsyncram_2oe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oe1:auto_generated.data_a[0]
data_a[1] => altsyncram_2oe1:auto_generated.data_a[1]
data_a[2] => altsyncram_2oe1:auto_generated.data_a[2]
data_a[3] => altsyncram_2oe1:auto_generated.data_a[3]
data_a[4] => altsyncram_2oe1:auto_generated.data_a[4]
data_a[5] => altsyncram_2oe1:auto_generated.data_a[5]
data_a[6] => altsyncram_2oe1:auto_generated.data_a[6]
data_a[7] => altsyncram_2oe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oe1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oe1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oe1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oe1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oe1:auto_generated.clock0
clock1 => altsyncram_2oe1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2oe1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad2|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]
wren_a => decode_msa:decode3.enable
wren_a => ram_block1a0.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad2|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_msa:decode3
data[0] => w_anode224w[1].IN0
data[0] => w_anode237w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode253w[1].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode237w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode253w[2].IN1
enable => w_anode224w[1].IN0
enable => w_anode237w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode253w[1].IN0
eq[0] <= w_anode224w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode237w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode245w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode253w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad2|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode262w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode294w[1].IN1
data[1] => w_anode262w[2].IN0
data[1] => w_anode276w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode294w[2].IN1
eq[0] <= w_anode262w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode285w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode294w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad2|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad3|altsyncram:altsyncram_component
wren_a => altsyncram_2oe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oe1:auto_generated.data_a[0]
data_a[1] => altsyncram_2oe1:auto_generated.data_a[1]
data_a[2] => altsyncram_2oe1:auto_generated.data_a[2]
data_a[3] => altsyncram_2oe1:auto_generated.data_a[3]
data_a[4] => altsyncram_2oe1:auto_generated.data_a[4]
data_a[5] => altsyncram_2oe1:auto_generated.data_a[5]
data_a[6] => altsyncram_2oe1:auto_generated.data_a[6]
data_a[7] => altsyncram_2oe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oe1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oe1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oe1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oe1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oe1:auto_generated.clock0
clock1 => altsyncram_2oe1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2oe1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad3|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]
wren_a => decode_msa:decode3.enable
wren_a => ram_block1a0.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad3|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_msa:decode3
data[0] => w_anode224w[1].IN0
data[0] => w_anode237w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode253w[1].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode237w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode253w[2].IN1
enable => w_anode224w[1].IN0
enable => w_anode237w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode253w[1].IN0
eq[0] <= w_anode224w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode237w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode245w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode253w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad3|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode262w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode294w[1].IN1
data[1] => w_anode262w[2].IN0
data[1] => w_anode276w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode294w[2].IN1
eq[0] <= w_anode262w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode285w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode294w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0|vram:quad3|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1
CLOCK_50 => CLOCK_50.IN4
VGA_CLK => VGA_CLK.IN4
PIXEL_DIN[0] => PIXEL_DIN[0].IN4
PIXEL_DIN[1] => PIXEL_DIN[1].IN4
PIXEL_DIN[2] => PIXEL_DIN[2].IN4
PIXEL_DIN[3] => PIXEL_DIN[3].IN4
PIXEL_DIN[4] => PIXEL_DIN[4].IN4
PIXEL_DIN[5] => PIXEL_DIN[5].IN4
PIXEL_DIN[6] => PIXEL_DIN[6].IN4
PIXEL_DIN[7] => PIXEL_DIN[7].IN4
PIXEL_X[0] => REF_X.DATAB
PIXEL_X[1] => REF_X.DATAB
PIXEL_X[2] => REF_X.DATAB
PIXEL_X[3] => REF_X.DATAB
PIXEL_X[4] => REF_X.DATAB
PIXEL_X[5] => REF_X[5].DATAB
PIXEL_X[6] => REF_X[6].DATAB
PIXEL_X[7] => REF_X[7].DATAB
PIXEL_X[8] => REF_X[8].DATAB
PIXEL_Y[0] => REF_Y[0].DATAB
PIXEL_Y[1] => REF_Y[1].DATAB
PIXEL_Y[2] => REF_Y[2].DATAB
PIXEL_Y[3] => REF_Y[3].DATAB
PIXEL_Y[4] => REF_Y[4].DATAB
PIXEL_Y[5] => REF_Y[5].DATAB
PIXEL_Y[6] => REF_Y[6].DATAB
PIXEL_Y[7] => REF_Y[7].DATAB
PIXEL_Y[8] => REF_Y[8].DATAB
WE => WE_0.IN0
WE => WE_1.IN0
WE => WE_2.IN0
WE => WE_3.IN0
PE => REF_X[8].OUTPUTSELECT
PE => REF_X[7].OUTPUTSELECT
PE => REF_X[6].OUTPUTSELECT
PE => REF_X[5].OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_X.OUTPUTSELECT
PE => REF_Y[8].OUTPUTSELECT
PE => REF_Y[7].OUTPUTSELECT
PE => REF_Y[6].OUTPUTSELECT
PE => REF_Y[5].OUTPUTSELECT
PE => REF_Y[4].OUTPUTSELECT
PE => REF_Y[3].OUTPUTSELECT
PE => REF_Y[2].OUTPUTSELECT
PE => REF_Y[1].OUTPUTSELECT
PE => REF_Y[0].OUTPUTSELECT
PE => WE_0.IN1
PE => WE_1.IN1
PE => WE_2.IN1
PE => WE_3.IN1
DOUT_X[0] => REF_X.DATAA
DOUT_X[1] => REF_X.DATAA
DOUT_X[2] => REF_X.DATAA
DOUT_X[3] => REF_X.DATAA
DOUT_X[4] => REF_X.DATAA
DOUT_X[5] => REF_X[5].DATAA
DOUT_X[6] => REF_X[6].DATAA
DOUT_X[7] => REF_X[7].DATAA
DOUT_X[8] => REF_X[8].DATAA
DOUT_Y[0] => REF_Y[0].DATAA
DOUT_Y[1] => REF_Y[1].DATAA
DOUT_Y[2] => REF_Y[2].DATAA
DOUT_Y[3] => REF_Y[3].DATAA
DOUT_Y[4] => REF_Y[4].DATAA
DOUT_Y[5] => REF_Y[5].DATAA
DOUT_Y[6] => REF_Y[6].DATAA
DOUT_Y[7] => REF_Y[7].DATAA
DOUT_Y[8] => REF_Y[8].DATAA
OUT_PIXEL[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
OUT_PIXEL[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad0|altsyncram:altsyncram_component
wren_a => altsyncram_2oe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oe1:auto_generated.data_a[0]
data_a[1] => altsyncram_2oe1:auto_generated.data_a[1]
data_a[2] => altsyncram_2oe1:auto_generated.data_a[2]
data_a[3] => altsyncram_2oe1:auto_generated.data_a[3]
data_a[4] => altsyncram_2oe1:auto_generated.data_a[4]
data_a[5] => altsyncram_2oe1:auto_generated.data_a[5]
data_a[6] => altsyncram_2oe1:auto_generated.data_a[6]
data_a[7] => altsyncram_2oe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oe1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oe1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oe1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oe1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oe1:auto_generated.clock0
clock1 => altsyncram_2oe1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2oe1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad0|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]
wren_a => decode_msa:decode3.enable
wren_a => ram_block1a0.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad0|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_msa:decode3
data[0] => w_anode224w[1].IN0
data[0] => w_anode237w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode253w[1].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode237w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode253w[2].IN1
enable => w_anode224w[1].IN0
enable => w_anode237w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode253w[1].IN0
eq[0] <= w_anode224w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode237w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode245w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode253w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad0|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode262w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode294w[1].IN1
data[1] => w_anode262w[2].IN0
data[1] => w_anode276w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode294w[2].IN1
eq[0] <= w_anode262w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode285w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode294w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad0|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad1|altsyncram:altsyncram_component
wren_a => altsyncram_2oe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oe1:auto_generated.data_a[0]
data_a[1] => altsyncram_2oe1:auto_generated.data_a[1]
data_a[2] => altsyncram_2oe1:auto_generated.data_a[2]
data_a[3] => altsyncram_2oe1:auto_generated.data_a[3]
data_a[4] => altsyncram_2oe1:auto_generated.data_a[4]
data_a[5] => altsyncram_2oe1:auto_generated.data_a[5]
data_a[6] => altsyncram_2oe1:auto_generated.data_a[6]
data_a[7] => altsyncram_2oe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oe1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oe1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oe1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oe1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oe1:auto_generated.clock0
clock1 => altsyncram_2oe1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2oe1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad1|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]
wren_a => decode_msa:decode3.enable
wren_a => ram_block1a0.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad1|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_msa:decode3
data[0] => w_anode224w[1].IN0
data[0] => w_anode237w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode253w[1].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode237w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode253w[2].IN1
enable => w_anode224w[1].IN0
enable => w_anode237w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode253w[1].IN0
eq[0] <= w_anode224w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode237w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode245w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode253w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad1|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode262w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode294w[1].IN1
data[1] => w_anode262w[2].IN0
data[1] => w_anode276w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode294w[2].IN1
eq[0] <= w_anode262w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode285w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode294w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad1|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad2|altsyncram:altsyncram_component
wren_a => altsyncram_2oe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oe1:auto_generated.data_a[0]
data_a[1] => altsyncram_2oe1:auto_generated.data_a[1]
data_a[2] => altsyncram_2oe1:auto_generated.data_a[2]
data_a[3] => altsyncram_2oe1:auto_generated.data_a[3]
data_a[4] => altsyncram_2oe1:auto_generated.data_a[4]
data_a[5] => altsyncram_2oe1:auto_generated.data_a[5]
data_a[6] => altsyncram_2oe1:auto_generated.data_a[6]
data_a[7] => altsyncram_2oe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oe1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oe1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oe1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oe1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oe1:auto_generated.clock0
clock1 => altsyncram_2oe1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2oe1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad2|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]
wren_a => decode_msa:decode3.enable
wren_a => ram_block1a0.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad2|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_msa:decode3
data[0] => w_anode224w[1].IN0
data[0] => w_anode237w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode253w[1].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode237w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode253w[2].IN1
enable => w_anode224w[1].IN0
enable => w_anode237w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode253w[1].IN0
eq[0] <= w_anode224w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode237w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode245w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode253w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad2|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode262w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode294w[1].IN1
data[1] => w_anode262w[2].IN0
data[1] => w_anode276w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode294w[2].IN1
eq[0] <= w_anode262w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode285w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode294w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad2|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad3|altsyncram:altsyncram_component
wren_a => altsyncram_2oe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oe1:auto_generated.data_a[0]
data_a[1] => altsyncram_2oe1:auto_generated.data_a[1]
data_a[2] => altsyncram_2oe1:auto_generated.data_a[2]
data_a[3] => altsyncram_2oe1:auto_generated.data_a[3]
data_a[4] => altsyncram_2oe1:auto_generated.data_a[4]
data_a[5] => altsyncram_2oe1:auto_generated.data_a[5]
data_a[6] => altsyncram_2oe1:auto_generated.data_a[6]
data_a[7] => altsyncram_2oe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oe1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oe1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oe1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oe1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oe1:auto_generated.address_a[4]
address_a[5] => altsyncram_2oe1:auto_generated.address_a[5]
address_a[6] => altsyncram_2oe1:auto_generated.address_a[6]
address_a[7] => altsyncram_2oe1:auto_generated.address_a[7]
address_a[8] => altsyncram_2oe1:auto_generated.address_a[8]
address_a[9] => altsyncram_2oe1:auto_generated.address_a[9]
address_a[10] => altsyncram_2oe1:auto_generated.address_a[10]
address_a[11] => altsyncram_2oe1:auto_generated.address_a[11]
address_a[12] => altsyncram_2oe1:auto_generated.address_a[12]
address_a[13] => altsyncram_2oe1:auto_generated.address_a[13]
address_a[14] => altsyncram_2oe1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oe1:auto_generated.clock0
clock1 => altsyncram_2oe1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2oe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2oe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2oe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2oe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2oe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2oe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2oe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2oe1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad3|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_6nb:mux2.result[0]
q_a[1] <= mux_6nb:mux2.result[1]
q_a[2] <= mux_6nb:mux2.result[2]
q_a[3] <= mux_6nb:mux2.result[3]
q_a[4] <= mux_6nb:mux2.result[4]
q_a[5] <= mux_6nb:mux2.result[5]
q_a[6] <= mux_6nb:mux2.result[6]
q_a[7] <= mux_6nb:mux2.result[7]
wren_a => decode_msa:decode3.enable
wren_a => ram_block1a0.IN0


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad3|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_msa:decode3
data[0] => w_anode224w[1].IN0
data[0] => w_anode237w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode253w[1].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode237w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode253w[2].IN1
enable => w_anode224w[1].IN0
enable => w_anode237w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode253w[1].IN0
eq[0] <= w_anode224w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode237w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode245w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode253w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad3|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode262w[1].IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode294w[1].IN1
data[1] => w_anode262w[2].IN0
data[1] => w_anode276w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode294w[2].IN1
eq[0] <= w_anode262w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode285w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode294w[2].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_1|vram:quad3|altsyncram:altsyncram_component|altsyncram_2oe1:auto_generated|mux_6nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|system_toplevel|engine_MUX:engine
ENG_SEL[0] => Mux0.IN1
ENG_SEL[0] => Mux1.IN1
ENG_SEL[0] => Mux2.IN1
ENG_SEL[0] => Mux3.IN1
ENG_SEL[0] => Mux4.IN1
ENG_SEL[0] => Mux5.IN1
ENG_SEL[0] => Mux6.IN1
ENG_SEL[0] => Mux7.IN1
ENG_SEL[0] => Mux8.IN1
ENG_SEL[0] => Mux9.IN1
ENG_SEL[0] => Mux10.IN1
ENG_SEL[0] => Mux11.IN1
ENG_SEL[0] => Mux12.IN1
ENG_SEL[0] => Mux13.IN1
ENG_SEL[0] => Mux14.IN1
ENG_SEL[0] => Mux15.IN1
ENG_SEL[0] => Mux16.IN1
ENG_SEL[0] => Mux17.IN1
ENG_SEL[0] => Mux18.IN1
ENG_SEL[0] => Mux19.IN1
ENG_SEL[0] => Mux20.IN1
ENG_SEL[0] => Mux21.IN1
ENG_SEL[0] => Mux22.IN1
ENG_SEL[0] => Mux23.IN1
ENG_SEL[0] => Mux24.IN1
ENG_SEL[0] => Mux25.IN1
ENG_SEL[0] => Mux26.IN1
ENG_SEL[1] => Mux0.IN0
ENG_SEL[1] => Mux1.IN0
ENG_SEL[1] => Mux2.IN0
ENG_SEL[1] => Mux3.IN0
ENG_SEL[1] => Mux4.IN0
ENG_SEL[1] => Mux5.IN0
ENG_SEL[1] => Mux6.IN0
ENG_SEL[1] => Mux7.IN0
ENG_SEL[1] => Mux8.IN0
ENG_SEL[1] => Mux9.IN0
ENG_SEL[1] => Mux10.IN0
ENG_SEL[1] => Mux11.IN0
ENG_SEL[1] => Mux12.IN0
ENG_SEL[1] => Mux13.IN0
ENG_SEL[1] => Mux14.IN0
ENG_SEL[1] => Mux15.IN0
ENG_SEL[1] => Mux16.IN0
ENG_SEL[1] => Mux17.IN0
ENG_SEL[1] => Mux18.IN0
ENG_SEL[1] => Mux19.IN0
ENG_SEL[1] => Mux20.IN0
ENG_SEL[1] => Mux21.IN0
ENG_SEL[1] => Mux22.IN0
ENG_SEL[1] => Mux23.IN0
ENG_SEL[1] => Mux24.IN0
ENG_SEL[1] => Mux25.IN0
ENG_SEL[1] => Mux26.IN0
ENV_PIXEL_DIN[0] => Mux7.IN2
ENV_PIXEL_DIN[1] => Mux6.IN2
ENV_PIXEL_DIN[2] => Mux5.IN2
ENV_PIXEL_DIN[3] => Mux4.IN2
ENV_PIXEL_DIN[4] => Mux3.IN2
ENV_PIXEL_DIN[5] => Mux2.IN2
ENV_PIXEL_DIN[6] => Mux1.IN2
ENV_PIXEL_DIN[7] => Mux0.IN2
ENV_PIXEL_X[0] => Mux16.IN2
ENV_PIXEL_X[1] => Mux15.IN2
ENV_PIXEL_X[2] => Mux14.IN2
ENV_PIXEL_X[3] => Mux13.IN2
ENV_PIXEL_X[4] => Mux12.IN2
ENV_PIXEL_X[5] => Mux11.IN2
ENV_PIXEL_X[6] => Mux10.IN2
ENV_PIXEL_X[7] => Mux9.IN2
ENV_PIXEL_X[8] => Mux8.IN2
ENV_PIXEL_Y[0] => Mux25.IN2
ENV_PIXEL_Y[1] => Mux24.IN2
ENV_PIXEL_Y[2] => Mux23.IN2
ENV_PIXEL_Y[3] => Mux22.IN2
ENV_PIXEL_Y[4] => Mux21.IN2
ENV_PIXEL_Y[5] => Mux20.IN2
ENV_PIXEL_Y[6] => Mux19.IN2
ENV_PIXEL_Y[7] => Mux18.IN2
ENV_PIXEL_Y[8] => Mux17.IN2
ENV_WE => Mux26.IN2
SPR_PIXEL_DIN[0] => Mux7.IN3
SPR_PIXEL_DIN[1] => Mux6.IN3
SPR_PIXEL_DIN[2] => Mux5.IN3
SPR_PIXEL_DIN[3] => Mux4.IN3
SPR_PIXEL_DIN[4] => Mux3.IN3
SPR_PIXEL_DIN[5] => Mux2.IN3
SPR_PIXEL_DIN[6] => Mux1.IN3
SPR_PIXEL_DIN[7] => Mux0.IN3
SPR_PIXEL_X[0] => Mux16.IN3
SPR_PIXEL_X[1] => Mux15.IN3
SPR_PIXEL_X[2] => Mux14.IN3
SPR_PIXEL_X[3] => Mux13.IN3
SPR_PIXEL_X[4] => Mux12.IN3
SPR_PIXEL_X[5] => Mux11.IN3
SPR_PIXEL_X[6] => Mux10.IN3
SPR_PIXEL_X[7] => Mux9.IN3
SPR_PIXEL_X[8] => Mux8.IN3
SPR_PIXEL_Y[0] => Mux25.IN3
SPR_PIXEL_Y[1] => Mux24.IN3
SPR_PIXEL_Y[2] => Mux23.IN3
SPR_PIXEL_Y[3] => Mux22.IN3
SPR_PIXEL_Y[4] => Mux21.IN3
SPR_PIXEL_Y[5] => Mux20.IN3
SPR_PIXEL_Y[6] => Mux19.IN3
SPR_PIXEL_Y[7] => Mux18.IN3
SPR_PIXEL_Y[8] => Mux17.IN3
SPR_WE => Mux26.IN3
G_O_PIXEL_DIN[0] => Mux7.IN4
G_O_PIXEL_DIN[1] => Mux6.IN4
G_O_PIXEL_DIN[2] => Mux5.IN4
G_O_PIXEL_DIN[3] => Mux4.IN4
G_O_PIXEL_DIN[4] => Mux3.IN4
G_O_PIXEL_DIN[5] => Mux2.IN4
G_O_PIXEL_DIN[6] => Mux1.IN4
G_O_PIXEL_DIN[7] => Mux0.IN4
G_O_PIXEL_X[0] => Mux16.IN4
G_O_PIXEL_X[1] => Mux15.IN4
G_O_PIXEL_X[2] => Mux14.IN4
G_O_PIXEL_X[3] => Mux13.IN4
G_O_PIXEL_X[4] => Mux12.IN4
G_O_PIXEL_X[5] => Mux11.IN4
G_O_PIXEL_X[6] => Mux10.IN4
G_O_PIXEL_X[7] => Mux9.IN4
G_O_PIXEL_X[8] => Mux8.IN4
G_O_PIXEL_Y[0] => Mux25.IN4
G_O_PIXEL_Y[1] => Mux24.IN4
G_O_PIXEL_Y[2] => Mux23.IN4
G_O_PIXEL_Y[3] => Mux22.IN4
G_O_PIXEL_Y[4] => Mux21.IN4
G_O_PIXEL_Y[5] => Mux20.IN4
G_O_PIXEL_Y[6] => Mux19.IN4
G_O_PIXEL_Y[7] => Mux18.IN4
G_O_PIXEL_Y[8] => Mux17.IN4
G_O_WE => Mux26.IN4
Y_W_PIXEL_DIN[0] => Mux7.IN5
Y_W_PIXEL_DIN[1] => Mux6.IN5
Y_W_PIXEL_DIN[2] => Mux5.IN5
Y_W_PIXEL_DIN[3] => Mux4.IN5
Y_W_PIXEL_DIN[4] => Mux3.IN5
Y_W_PIXEL_DIN[5] => Mux2.IN5
Y_W_PIXEL_DIN[6] => Mux1.IN5
Y_W_PIXEL_DIN[7] => Mux0.IN5
Y_W_PIXEL_X[0] => Mux16.IN5
Y_W_PIXEL_X[1] => Mux15.IN5
Y_W_PIXEL_X[2] => Mux14.IN5
Y_W_PIXEL_X[3] => Mux13.IN5
Y_W_PIXEL_X[4] => Mux12.IN5
Y_W_PIXEL_X[5] => Mux11.IN5
Y_W_PIXEL_X[6] => Mux10.IN5
Y_W_PIXEL_X[7] => Mux9.IN5
Y_W_PIXEL_X[8] => Mux8.IN5
Y_W_PIXEL_Y[0] => Mux25.IN5
Y_W_PIXEL_Y[1] => Mux24.IN5
Y_W_PIXEL_Y[2] => Mux23.IN5
Y_W_PIXEL_Y[3] => Mux22.IN5
Y_W_PIXEL_Y[4] => Mux21.IN5
Y_W_PIXEL_Y[5] => Mux20.IN5
Y_W_PIXEL_Y[6] => Mux19.IN5
Y_W_PIXEL_Y[7] => Mux18.IN5
Y_W_PIXEL_Y[8] => Mux17.IN5
Y_W_WE => Mux26.IN5
ENG_PIXEL_DOUT[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_DOUT[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_DOUT[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_DOUT[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_DOUT[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_DOUT[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_DOUT[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_DOUT[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_X[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[0] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[1] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[2] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[3] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[4] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[5] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[6] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[7] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ENG_PIXEL_Y[8] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ENG_WE <= Mux26.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys
CLOCK_50 => positionController:FSM.CLOCK_50
CLOCK_50 => position_buffer:entity_buffer.CLOCK_50
CLOCK_50 => user_control_system:player.CLOCK_50
CLOCK_50 => ai_control_system:enemy.CLOCK_50
CLOCK_50 => detect_collision:dc_comp.CLOCK_50
PS2_CLK => user_control_system:player.PS2_CLK
RESET_H => positionController:FSM.RESET_H
RESET_H => user_control_system:player.RESET_H
RESET_H => ai_control_system:enemy.RESET_H
RUN_POS_UPDATE => positionController:FSM.RUN_POS_UPDATE
PS2_DAT => user_control_system:player.PS2_DAT
SPRITE_ID[0] => SPRITE_ID[0].IN1
SPRITE_ID[1] => SPRITE_ID[1].IN1
TARGET_X[0] => TARGET_X[0].IN1
TARGET_X[1] => TARGET_X[1].IN1
TARGET_X[2] => TARGET_X[2].IN1
TARGET_X[3] => TARGET_X[3].IN1
TARGET_X[4] => TARGET_X[4].IN1
TARGET_X[5] => TARGET_X[5].IN1
TARGET_X[6] => TARGET_X[6].IN1
TARGET_X[7] => TARGET_X[7].IN1
TARGET_X[8] => TARGET_X[8].IN1
TARGET_Y[0] => TARGET_Y[0].IN1
TARGET_Y[1] => TARGET_Y[1].IN1
TARGET_Y[2] => TARGET_Y[2].IN1
TARGET_Y[3] => TARGET_Y[3].IN1
TARGET_Y[4] => TARGET_Y[4].IN1
TARGET_Y[5] => TARGET_Y[5].IN1
TARGET_Y[6] => TARGET_Y[6].IN1
TARGET_Y[7] => TARGET_Y[7].IN1
TARGET_Y[8] => TARGET_Y[8].IN1
STOP_ADDRESS[0] => positionController:FSM.STOP_ADDRESS[0]
STOP_ADDRESS[0] => detect_collision:dc_comp.STOP_ADDRESS[0]
STOP_ADDRESS[1] => positionController:FSM.STOP_ADDRESS[1]
STOP_ADDRESS[1] => detect_collision:dc_comp.STOP_ADDRESS[1]
STOP_ADDRESS[2] => positionController:FSM.STOP_ADDRESS[2]
STOP_ADDRESS[2] => detect_collision:dc_comp.STOP_ADDRESS[2]
POS_UPDATE_DONE <= positionController:FSM.POS_UPDATE_DONE
GAME_OVER <= positionController:FSM.GAME_OVER
YOU_WIN <= positionController:FSM.YOU_WIN
WE_reg <= positionController:FSM.WE_reg
ADDRESS[0] <= addr_MUX:addr_out_control.ADDR_OUT
ADDRESS[1] <= addr_MUX:addr_out_control.ADDR_OUT
SPRITE_ID_reg[0] <= buf_code[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID_reg[1] <= buf_code[1].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X_reg[0] <= position_buffer:entity_buffer.X_OUT[0]
TARGET_X_reg[1] <= position_buffer:entity_buffer.X_OUT[1]
TARGET_X_reg[2] <= position_buffer:entity_buffer.X_OUT[2]
TARGET_X_reg[3] <= position_buffer:entity_buffer.X_OUT[3]
TARGET_X_reg[4] <= position_buffer:entity_buffer.X_OUT[4]
TARGET_X_reg[5] <= position_buffer:entity_buffer.X_OUT[5]
TARGET_X_reg[6] <= position_buffer:entity_buffer.X_OUT[6]
TARGET_X_reg[7] <= position_buffer:entity_buffer.X_OUT[7]
TARGET_X_reg[8] <= position_buffer:entity_buffer.X_OUT[8]
TARGET_Y_reg[0] <= position_buffer:entity_buffer.Y_OUT[0]
TARGET_Y_reg[1] <= position_buffer:entity_buffer.Y_OUT[1]
TARGET_Y_reg[2] <= position_buffer:entity_buffer.Y_OUT[2]
TARGET_Y_reg[3] <= position_buffer:entity_buffer.Y_OUT[3]
TARGET_Y_reg[4] <= position_buffer:entity_buffer.Y_OUT[4]
TARGET_Y_reg[5] <= position_buffer:entity_buffer.Y_OUT[5]
TARGET_Y_reg[6] <= position_buffer:entity_buffer.Y_OUT[6]
TARGET_Y_reg[7] <= position_buffer:entity_buffer.Y_OUT[7]
TARGET_Y_reg[8] <= position_buffer:entity_buffer.Y_OUT[8]
HEX0[0] <= user_control_system:player.HEX0[0]
HEX0[1] <= user_control_system:player.HEX0[1]
HEX0[2] <= user_control_system:player.HEX0[2]
HEX0[3] <= user_control_system:player.HEX0[3]
HEX0[4] <= user_control_system:player.HEX0[4]
HEX0[5] <= user_control_system:player.HEX0[5]
HEX0[6] <= user_control_system:player.HEX0[6]
HEX1[0] <= user_control_system:player.HEX1[0]
HEX1[1] <= user_control_system:player.HEX1[1]
HEX1[2] <= user_control_system:player.HEX1[2]
HEX1[3] <= user_control_system:player.HEX1[3]
HEX1[4] <= user_control_system:player.HEX1[4]
HEX1[5] <= user_control_system:player.HEX1[5]
HEX1[6] <= user_control_system:player.HEX1[6]


|system_toplevel|position_subsystem:pos_sub_sys|positionController:FSM
CLOCK_50 => you_win.CLK
CLOCK_50 => game_over.CLK
CLOCK_50 => address[0].CLK
CLOCK_50 => address[1].CLK
CLOCK_50 => address[2].CLK
CLOCK_50 => State~1.DATAIN
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => address.OUTPUTSELECT
RESET_H => address.OUTPUTSELECT
RESET_H => address.OUTPUTSELECT
RESET_H => game_over.OUTPUTSELECT
RESET_H => you_win.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
RUN_POS_UPDATE => Next_state.OUTPUTSELECT
COLLISION_DONE => Selector7.IN3
COLLISION_DONE => Selector6.IN3
GAME_OVER_FLAG => game_over_in.OUTPUTSELECT
YOU_WIN_FLAG => you_win_in.OUTPUTSELECT
STOP_ADDRESS[0] => Equal0.IN2
STOP_ADDRESS[1] => Equal0.IN1
STOP_ADDRESS[2] => Equal0.IN0
ID_CODE[0] => Equal1.IN1
ID_CODE[0] => Equal2.IN0
ID_CODE[0] => Equal3.IN1
ID_CODE[0] => Equal4.IN1
ID_CODE[1] => Equal1.IN0
ID_CODE[1] => Equal2.IN1
ID_CODE[1] => Equal3.IN0
ID_CODE[1] => Equal4.IN0
POS_UPDATE_DONE <= POS_UPDATE_DONE.DB_MAX_OUTPUT_PORT_TYPE
GAME_OVER <= game_over.DB_MAX_OUTPUT_PORT_TYPE
YOU_WIN <= you_win.DB_MAX_OUTPUT_PORT_TYPE
GET_INPUT <= GET_INPUT.DB_MAX_OUTPUT_PORT_TYPE
TRIGGER_AI <= TRIGGER_AI.DB_MAX_OUTPUT_PORT_TYPE
BUFFER_LOAD <= BUFFER_LOAD.DB_MAX_OUTPUT_PORT_TYPE
RUN_COLLISION <= ADDR_MUX_SEL[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR_MUX_SEL[0] <= WE_reg.DB_MAX_OUTPUT_PORT_TYPE
ADDR_MUX_SEL[1] <= ADDR_MUX_SEL[1].DB_MAX_OUTPUT_PORT_TYPE
BUF_MUX_SEL <= BUF_MUX_SEL.DB_MAX_OUTPUT_PORT_TYPE
WE_reg <= WE_reg.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|addr_MUX:addr_out_control
SEL[0] => Equal0.IN0
SEL[0] => Equal1.IN1
SEL[1] => Equal0.IN1
SEL[1] => Equal1.IN0
ADDR_A[0] => ADDR_OUT.DATAA
ADDR_A[1] => ADDR_OUT.DATAA
ADDR_B[0] => ADDR_OUT.DATAB
ADDR_B[1] => ADDR_OUT.DATAB
ADDR_C[0] => ADDR_OUT.DATAB
ADDR_C[1] => ADDR_OUT.DATAB
ADDR_OUT[0] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|opcode_MUX:pos_buf_mux
SEL => ADDR_OUT.OUTPUTSELECT
SEL => ADDR_OUT.OUTPUTSELECT
SEL => ID_CODE_OUT.OUTPUTSELECT
SEL => ID_CODE_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
ADDR_A[0] => ADDR_OUT.DATAA
ADDR_A[1] => ADDR_OUT.DATAA
ID_CODE_A[0] => ID_CODE_OUT.DATAA
ID_CODE_A[1] => ID_CODE_OUT.DATAA
X_A[0] => X_OUT.DATAA
X_A[1] => X_OUT.DATAA
X_A[2] => X_OUT.DATAA
X_A[3] => X_OUT.DATAA
X_A[4] => X_OUT.DATAA
X_A[5] => X_OUT.DATAA
X_A[6] => X_OUT.DATAA
X_A[7] => X_OUT.DATAA
X_A[8] => X_OUT.DATAA
Y_A[0] => Y_OUT.DATAA
Y_A[1] => Y_OUT.DATAA
Y_A[2] => Y_OUT.DATAA
Y_A[3] => Y_OUT.DATAA
Y_A[4] => Y_OUT.DATAA
Y_A[5] => Y_OUT.DATAA
Y_A[6] => Y_OUT.DATAA
Y_A[7] => Y_OUT.DATAA
Y_A[8] => Y_OUT.DATAA
ADDR_B[0] => ADDR_OUT.DATAB
ADDR_B[1] => ADDR_OUT.DATAB
ID_CODE_B[0] => ID_CODE_OUT.DATAB
ID_CODE_B[1] => ID_CODE_OUT.DATAB
X_B[0] => X_OUT.DATAB
X_B[1] => X_OUT.DATAB
X_B[2] => X_OUT.DATAB
X_B[3] => X_OUT.DATAB
X_B[4] => X_OUT.DATAB
X_B[5] => X_OUT.DATAB
X_B[6] => X_OUT.DATAB
X_B[7] => X_OUT.DATAB
X_B[8] => X_OUT.DATAB
Y_B[0] => Y_OUT.DATAB
Y_B[1] => Y_OUT.DATAB
Y_B[2] => Y_OUT.DATAB
Y_B[3] => Y_OUT.DATAB
Y_B[4] => Y_OUT.DATAB
Y_B[5] => Y_OUT.DATAB
Y_B[6] => Y_OUT.DATAB
Y_B[7] => Y_OUT.DATAB
Y_B[8] => Y_OUT.DATAB
ADDR_OUT[0] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ID_CODE_OUT[0] <= ID_CODE_OUT.DB_MAX_OUTPUT_PORT_TYPE
ID_CODE_OUT[1] <= ID_CODE_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[0] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[1] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[2] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[3] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[4] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[5] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[6] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[7] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[8] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[0] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[1] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[2] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[3] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[4] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[5] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[6] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[7] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[8] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|position_buffer:entity_buffer
CLOCK_50 => y[0].CLK
CLOCK_50 => y[1].CLK
CLOCK_50 => y[2].CLK
CLOCK_50 => y[3].CLK
CLOCK_50 => y[4].CLK
CLOCK_50 => y[5].CLK
CLOCK_50 => y[6].CLK
CLOCK_50 => y[7].CLK
CLOCK_50 => y[8].CLK
CLOCK_50 => x[0].CLK
CLOCK_50 => x[1].CLK
CLOCK_50 => x[2].CLK
CLOCK_50 => x[3].CLK
CLOCK_50 => x[4].CLK
CLOCK_50 => x[5].CLK
CLOCK_50 => x[6].CLK
CLOCK_50 => x[7].CLK
CLOCK_50 => x[8].CLK
CLOCK_50 => id_code[0].CLK
CLOCK_50 => id_code[1].CLK
CLOCK_50 => addr[0].CLK
CLOCK_50 => addr[1].CLK
BUFFER_LOAD => y[0].ENA
BUFFER_LOAD => y[1].ENA
BUFFER_LOAD => y[2].ENA
BUFFER_LOAD => y[3].ENA
BUFFER_LOAD => y[4].ENA
BUFFER_LOAD => y[5].ENA
BUFFER_LOAD => y[6].ENA
BUFFER_LOAD => y[7].ENA
BUFFER_LOAD => y[8].ENA
BUFFER_LOAD => x[0].ENA
BUFFER_LOAD => x[1].ENA
BUFFER_LOAD => x[2].ENA
BUFFER_LOAD => x[3].ENA
BUFFER_LOAD => x[4].ENA
BUFFER_LOAD => x[5].ENA
BUFFER_LOAD => x[6].ENA
BUFFER_LOAD => x[7].ENA
BUFFER_LOAD => x[8].ENA
BUFFER_LOAD => id_code[0].ENA
BUFFER_LOAD => id_code[1].ENA
BUFFER_LOAD => addr[0].ENA
BUFFER_LOAD => addr[1].ENA
ADDR_IN[0] => addr[0].DATAIN
ADDR_IN[1] => addr[1].DATAIN
ID_CODE_IN[0] => id_code[0].DATAIN
ID_CODE_IN[1] => id_code[1].DATAIN
X_IN[0] => x[0].DATAIN
X_IN[1] => x[1].DATAIN
X_IN[2] => x[2].DATAIN
X_IN[3] => x[3].DATAIN
X_IN[4] => x[4].DATAIN
X_IN[5] => x[5].DATAIN
X_IN[6] => x[6].DATAIN
X_IN[7] => x[7].DATAIN
X_IN[8] => x[8].DATAIN
Y_IN[0] => y[0].DATAIN
Y_IN[1] => y[1].DATAIN
Y_IN[2] => y[2].DATAIN
Y_IN[3] => y[3].DATAIN
Y_IN[4] => y[4].DATAIN
Y_IN[5] => y[5].DATAIN
Y_IN[6] => y[6].DATAIN
Y_IN[7] => y[7].DATAIN
Y_IN[8] => y[8].DATAIN
ADDR_OUT[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
ID_CODE_OUT[0] <= id_code[0].DB_MAX_OUTPUT_PORT_TYPE
ID_CODE_OUT[1] <= id_code[1].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[8] <= y[8].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player
CLOCK_50 => kbPS2:HID.CLOCK_50
CLOCK_50 => get_keypress:capture_routine.CLOCK_50
PS2_CLK => kbPS2:HID.PS2_CLK
RESET_H => kbPS2:HID.RESET_H
GET_INPUT => get_keypress:capture_routine.GET_INPUT
PS2_DAT => kbPS2:HID.PS2_DAT
CURR_POS_X[0] => CURR_POS_X[0].IN1
CURR_POS_X[1] => CURR_POS_X[1].IN1
CURR_POS_X[2] => CURR_POS_X[2].IN1
CURR_POS_X[3] => CURR_POS_X[3].IN1
CURR_POS_X[4] => CURR_POS_X[4].IN1
CURR_POS_X[5] => CURR_POS_X[5].IN1
CURR_POS_X[6] => CURR_POS_X[6].IN1
CURR_POS_X[7] => CURR_POS_X[7].IN1
CURR_POS_X[8] => CURR_POS_X[8].IN1
CURR_POS_Y[0] => CURR_POS_Y[0].IN1
CURR_POS_Y[1] => CURR_POS_Y[1].IN1
CURR_POS_Y[2] => CURR_POS_Y[2].IN1
CURR_POS_Y[3] => CURR_POS_Y[3].IN1
CURR_POS_Y[4] => CURR_POS_Y[4].IN1
CURR_POS_Y[5] => CURR_POS_Y[5].IN1
CURR_POS_Y[6] => CURR_POS_Y[6].IN1
CURR_POS_Y[7] => CURR_POS_Y[7].IN1
CURR_POS_Y[8] => CURR_POS_Y[8].IN1
HERO_NEW_X[0] <= motion:motion_comp.next_pos_x
HERO_NEW_X[1] <= motion:motion_comp.next_pos_x
HERO_NEW_X[2] <= motion:motion_comp.next_pos_x
HERO_NEW_X[3] <= motion:motion_comp.next_pos_x
HERO_NEW_X[4] <= motion:motion_comp.next_pos_x
HERO_NEW_X[5] <= motion:motion_comp.next_pos_x
HERO_NEW_X[6] <= motion:motion_comp.next_pos_x
HERO_NEW_X[7] <= motion:motion_comp.next_pos_x
HERO_NEW_X[8] <= motion:motion_comp.next_pos_x
HERO_NEW_Y[0] <= motion:motion_comp.next_pos_y
HERO_NEW_Y[1] <= motion:motion_comp.next_pos_y
HERO_NEW_Y[2] <= motion:motion_comp.next_pos_y
HERO_NEW_Y[3] <= motion:motion_comp.next_pos_y
HERO_NEW_Y[4] <= motion:motion_comp.next_pos_y
HERO_NEW_Y[5] <= motion:motion_comp.next_pos_y
HERO_NEW_Y[6] <= motion:motion_comp.next_pos_y
HERO_NEW_Y[7] <= motion:motion_comp.next_pos_y
HERO_NEW_Y[8] <= motion:motion_comp.next_pos_y
HEX0[0] <= kbPS2:HID.HEX0[0]
HEX0[1] <= kbPS2:HID.HEX0[1]
HEX0[2] <= kbPS2:HID.HEX0[2]
HEX0[3] <= kbPS2:HID.HEX0[3]
HEX0[4] <= kbPS2:HID.HEX0[4]
HEX0[5] <= kbPS2:HID.HEX0[5]
HEX0[6] <= kbPS2:HID.HEX0[6]
HEX1[0] <= kbPS2:HID.HEX1[0]
HEX1[1] <= kbPS2:HID.HEX1[1]
HEX1[2] <= kbPS2:HID.HEX1[2]
HEX1[3] <= kbPS2:HID.HEX1[3]
HEX1[4] <= kbPS2:HID.HEX1[4]
HEX1[5] <= kbPS2:HID.HEX1[5]
HEX1[6] <= kbPS2:HID.HEX1[6]


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|kbPS2:HID
CLOCK_50 => CLOCK_50.IN1
PS2_CLK => PS2_CLK.IN1
PS2_DAT => PS2_DAT.IN1
RESET_H => RESET_H.IN1
KEYCODE[0] <= kc[0].DB_MAX_OUTPUT_PORT_TYPE
KEYCODE[1] <= kc[1].DB_MAX_OUTPUT_PORT_TYPE
KEYCODE[2] <= kc[2].DB_MAX_OUTPUT_PORT_TYPE
KEYCODE[3] <= kc[3].DB_MAX_OUTPUT_PORT_TYPE
KEYCODE[4] <= kc[4].DB_MAX_OUTPUT_PORT_TYPE
KEYCODE[5] <= kc[5].DB_MAX_OUTPUT_PORT_TYPE
KEYCODE[6] <= kc[6].DB_MAX_OUTPUT_PORT_TYPE
KEYCODE[7] <= kc[7].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HexDriver:hex_inst_0.port1
HEX0[1] <= HexDriver:hex_inst_0.port1
HEX0[2] <= HexDriver:hex_inst_0.port1
HEX0[3] <= HexDriver:hex_inst_0.port1
HEX0[4] <= HexDriver:hex_inst_0.port1
HEX0[5] <= HexDriver:hex_inst_0.port1
HEX0[6] <= HexDriver:hex_inst_0.port1
HEX1[0] <= HexDriver:hex_inst_1.port1
HEX1[1] <= HexDriver:hex_inst_1.port1
HEX1[2] <= HexDriver:hex_inst_1.port1
HEX1[3] <= HexDriver:hex_inst_1.port1
HEX1[4] <= HexDriver:hex_inst_1.port1
HEX1[5] <= HexDriver:hex_inst_1.port1
HEX1[6] <= HexDriver:hex_inst_1.port1


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|kbPS2:HID|keyboard:kb_device
Clk => Dreg:Dreg_instance1.Clk
Clk => Dreg:Dreg_instance2.Clk
Clk => Typematic_Keycode[0].CLK
Clk => Typematic_Keycode[1].CLK
Clk => Typematic_Keycode[2].CLK
Clk => Typematic_Keycode[3].CLK
Clk => Typematic_Keycode[4].CLK
Clk => Typematic_Keycode[5].CLK
Clk => Typematic_Keycode[6].CLK
Clk => Typematic_Keycode[7].CLK
Clk => Press.CLK
Clk => Data[0].CLK
Clk => Data[1].CLK
Clk => Data[2].CLK
Clk => Data[3].CLK
Clk => Data[4].CLK
Clk => Data[5].CLK
Clk => Data[6].CLK
Clk => Data[7].CLK
Clk => en.CLK
Clk => Count[0].CLK
Clk => Count[1].CLK
Clk => Count[2].CLK
Clk => Count[3].CLK
Clk => Count[4].CLK
Clk => enable.CLK
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Clk => counter[4].CLK
Clk => counter[5].CLK
Clk => counter[6].CLK
Clk => counter[7].CLK
Clk => counter[8].CLK
Clk => counter[9].CLK
psClk => psClk.IN2
psData => psData.IN1
reset => reset.IN2
keyCode[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
keyCode[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
keyCode[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
keyCode[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
keyCode[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
keyCode[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
keyCode[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
keyCode[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
press <= Press.DB_MAX_OUTPUT_PORT_TYPE
kbBYTE1[0] <= reg_11:reg_A.Data_Out
kbBYTE1[1] <= reg_11:reg_A.Data_Out
kbBYTE1[2] <= reg_11:reg_A.Data_Out
kbBYTE1[3] <= reg_11:reg_A.Data_Out
kbBYTE1[4] <= reg_11:reg_A.Data_Out
kbBYTE1[5] <= reg_11:reg_A.Data_Out
kbBYTE1[6] <= reg_11:reg_A.Data_Out
kbBYTE1[7] <= reg_11:reg_A.Data_Out
kbBYTE2[0] <= reg_11:reg_B.Data_Out
kbBYTE2[1] <= reg_11:reg_B.Data_Out
kbBYTE2[2] <= reg_11:reg_B.Data_Out
kbBYTE2[3] <= reg_11:reg_B.Data_Out
kbBYTE2[4] <= reg_11:reg_B.Data_Out
kbBYTE2[5] <= reg_11:reg_B.Data_Out
kbBYTE2[6] <= reg_11:reg_B.Data_Out
kbBYTE2[7] <= reg_11:reg_B.Data_Out


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|kbPS2:HID|keyboard:kb_device|Dreg:Dreg_instance1
Clk => Q~reg0.CLK
Load => Q~reg0.ENA
Reset => Q~reg0.ACLR
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|kbPS2:HID|keyboard:kb_device|Dreg:Dreg_instance2
Clk => Q~reg0.CLK
Load => Q~reg0.ENA
Reset => Q~reg0.ACLR
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|kbPS2:HID|keyboard:kb_device|reg_11:reg_B
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Reset => Data_Out[8]~reg0.ACLR
Reset => Data_Out[9]~reg0.ACLR
Reset => Data_Out[10]~reg0.ACLR
Reset => Data_Out[0].IN0
Shift_In => Data_Out[10]~reg0.DATAIN
Load => Data_Out[0].IN1
Shift_En => Data_Out[10]~reg0.ENA
Shift_En => Data_Out[9]~reg0.ENA
Shift_En => Data_Out[8]~reg0.ENA
Shift_En => Data_Out[7]~reg0.ENA
Shift_En => Data_Out[6]~reg0.ENA
Shift_En => Data_Out[5]~reg0.ENA
Shift_En => Data_Out[4]~reg0.ENA
Shift_En => Data_Out[3]~reg0.ENA
Shift_En => Data_Out[2]~reg0.ENA
Shift_En => Data_Out[1]~reg0.ENA
Shift_En => Data_Out[0]~reg0.ENA
D[0] => Data_Out[0]~reg0.ADATA
D[1] => Data_Out[1]~reg0.ADATA
D[2] => Data_Out[2]~reg0.ADATA
D[3] => Data_Out[3]~reg0.ADATA
D[4] => Data_Out[4]~reg0.ADATA
D[5] => Data_Out[5]~reg0.ADATA
D[6] => Data_Out[6]~reg0.ADATA
D[7] => Data_Out[7]~reg0.ADATA
D[8] => Data_Out[8]~reg0.ADATA
D[9] => Data_Out[9]~reg0.ADATA
D[10] => Data_Out[10]~reg0.ADATA
Shift_Out <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|kbPS2:HID|keyboard:kb_device|reg_11:reg_A
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Reset => Data_Out[8]~reg0.ACLR
Reset => Data_Out[9]~reg0.ACLR
Reset => Data_Out[10]~reg0.ACLR
Reset => Data_Out[0].IN0
Shift_In => Data_Out[10]~reg0.DATAIN
Load => Data_Out[0].IN1
Shift_En => Data_Out[10]~reg0.ENA
Shift_En => Data_Out[9]~reg0.ENA
Shift_En => Data_Out[8]~reg0.ENA
Shift_En => Data_Out[7]~reg0.ENA
Shift_En => Data_Out[6]~reg0.ENA
Shift_En => Data_Out[5]~reg0.ENA
Shift_En => Data_Out[4]~reg0.ENA
Shift_En => Data_Out[3]~reg0.ENA
Shift_En => Data_Out[2]~reg0.ENA
Shift_En => Data_Out[1]~reg0.ENA
Shift_En => Data_Out[0]~reg0.ENA
D[0] => Data_Out[0]~reg0.ADATA
D[1] => Data_Out[1]~reg0.ADATA
D[2] => Data_Out[2]~reg0.ADATA
D[3] => Data_Out[3]~reg0.ADATA
D[4] => Data_Out[4]~reg0.ADATA
D[5] => Data_Out[5]~reg0.ADATA
D[6] => Data_Out[6]~reg0.ADATA
D[7] => Data_Out[7]~reg0.ADATA
D[8] => Data_Out[8]~reg0.ADATA
D[9] => Data_Out[9]~reg0.ADATA
D[10] => Data_Out[10]~reg0.ADATA
Shift_Out <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|kbPS2:HID|HexDriver:hex_inst_0
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|kbPS2:HID|HexDriver:hex_inst_1
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|get_keypress:capture_routine
CLOCK_50 => keycode[0].CLK
CLOCK_50 => keycode[1].CLK
CLOCK_50 => keycode[2].CLK
CLOCK_50 => keycode[3].CLK
CLOCK_50 => keycode[4].CLK
CLOCK_50 => keycode[5].CLK
CLOCK_50 => keycode[6].CLK
CLOCK_50 => keycode[7].CLK
KEYCODE[0] => keycode[0].DATAIN
KEYCODE[1] => keycode[1].DATAIN
KEYCODE[2] => keycode[2].DATAIN
KEYCODE[3] => keycode[3].DATAIN
KEYCODE[4] => keycode[4].DATAIN
KEYCODE[5] => keycode[5].DATAIN
KEYCODE[6] => keycode[6].DATAIN
KEYCODE[7] => keycode[7].DATAIN
GET_INPUT => keycode[7].ENA
GET_INPUT => keycode[6].ENA
GET_INPUT => keycode[5].ENA
GET_INPUT => keycode[4].ENA
GET_INPUT => keycode[3].ENA
GET_INPUT => keycode[2].ENA
GET_INPUT => keycode[1].ENA
GET_INPUT => keycode[0].ENA
USER_INPUT[0] <= USER_INPUT[0].DB_MAX_OUTPUT_PORT_TYPE
USER_INPUT[1] <= USER_INPUT[1].DB_MAX_OUTPUT_PORT_TYPE
USER_INPUT[2] <= USER_INPUT[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HexDriver:hex_inst_0.port1
HEX0[1] <= HexDriver:hex_inst_0.port1
HEX0[2] <= HexDriver:hex_inst_0.port1
HEX0[3] <= HexDriver:hex_inst_0.port1
HEX0[4] <= HexDriver:hex_inst_0.port1
HEX0[5] <= HexDriver:hex_inst_0.port1
HEX0[6] <= HexDriver:hex_inst_0.port1
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|get_keypress:capture_routine|HexDriver:hex_inst_0
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp
USER_INPUT[0] => Mux0.IN4
USER_INPUT[0] => Mux1.IN4
USER_INPUT[0] => Mux2.IN4
USER_INPUT[0] => Mux3.IN4
USER_INPUT[0] => Mux4.IN4
USER_INPUT[0] => Mux5.IN4
USER_INPUT[0] => Mux6.IN4
USER_INPUT[0] => Mux7.IN4
USER_INPUT[0] => Mux8.IN4
USER_INPUT[0] => Mux9.IN4
USER_INPUT[0] => Mux10.IN4
USER_INPUT[0] => Mux11.IN4
USER_INPUT[0] => Mux12.IN4
USER_INPUT[0] => Mux13.IN4
USER_INPUT[0] => Mux14.IN4
USER_INPUT[0] => Mux15.IN4
USER_INPUT[1] => Mux0.IN3
USER_INPUT[1] => Mux1.IN3
USER_INPUT[1] => Mux2.IN3
USER_INPUT[1] => Mux3.IN3
USER_INPUT[1] => Mux4.IN3
USER_INPUT[1] => Mux5.IN3
USER_INPUT[1] => Mux6.IN3
USER_INPUT[1] => Mux7.IN3
USER_INPUT[1] => Mux8.IN3
USER_INPUT[1] => Mux9.IN3
USER_INPUT[1] => Mux10.IN3
USER_INPUT[1] => Mux11.IN3
USER_INPUT[1] => Mux12.IN3
USER_INPUT[1] => Mux13.IN3
USER_INPUT[1] => Mux14.IN3
USER_INPUT[1] => Mux15.IN3
USER_INPUT[2] => Mux0.IN2
USER_INPUT[2] => Mux1.IN2
USER_INPUT[2] => Mux2.IN2
USER_INPUT[2] => Mux3.IN2
USER_INPUT[2] => Mux4.IN2
USER_INPUT[2] => Mux5.IN2
USER_INPUT[2] => Mux6.IN2
USER_INPUT[2] => Mux7.IN2
USER_INPUT[2] => Mux8.IN2
USER_INPUT[2] => Mux9.IN2
USER_INPUT[2] => Mux10.IN2
USER_INPUT[2] => Mux11.IN2
USER_INPUT[2] => Mux12.IN2
USER_INPUT[2] => Mux13.IN2
USER_INPUT[2] => Mux14.IN2
USER_INPUT[2] => Mux15.IN2
current_pos_x[0] => next_pos_x[0].DATAIN
current_pos_x[1] => Add1.IN16
current_pos_x[1] => Add3.IN16
current_pos_x[1] => Mux7.IN5
current_pos_x[1] => Mux7.IN6
current_pos_x[1] => Mux7.IN7
current_pos_x[1] => Mux7.IN8
current_pos_x[1] => Mux7.IN9
current_pos_x[1] => Mux7.IN10
current_pos_x[2] => Add1.IN15
current_pos_x[2] => Add3.IN15
current_pos_x[2] => Mux6.IN5
current_pos_x[2] => Mux6.IN6
current_pos_x[2] => Mux6.IN7
current_pos_x[2] => Mux6.IN8
current_pos_x[2] => Mux6.IN9
current_pos_x[2] => Mux6.IN10
current_pos_x[3] => Add1.IN14
current_pos_x[3] => Add3.IN14
current_pos_x[3] => Mux5.IN5
current_pos_x[3] => Mux5.IN6
current_pos_x[3] => Mux5.IN7
current_pos_x[3] => Mux5.IN8
current_pos_x[3] => Mux5.IN9
current_pos_x[3] => Mux5.IN10
current_pos_x[4] => Add1.IN13
current_pos_x[4] => Add3.IN13
current_pos_x[4] => Mux4.IN5
current_pos_x[4] => Mux4.IN6
current_pos_x[4] => Mux4.IN7
current_pos_x[4] => Mux4.IN8
current_pos_x[4] => Mux4.IN9
current_pos_x[4] => Mux4.IN10
current_pos_x[5] => Add1.IN12
current_pos_x[5] => Add3.IN12
current_pos_x[5] => Mux3.IN5
current_pos_x[5] => Mux3.IN6
current_pos_x[5] => Mux3.IN7
current_pos_x[5] => Mux3.IN8
current_pos_x[5] => Mux3.IN9
current_pos_x[5] => Mux3.IN10
current_pos_x[6] => Add1.IN11
current_pos_x[6] => Add3.IN11
current_pos_x[6] => Mux2.IN5
current_pos_x[6] => Mux2.IN6
current_pos_x[6] => Mux2.IN7
current_pos_x[6] => Mux2.IN8
current_pos_x[6] => Mux2.IN9
current_pos_x[6] => Mux2.IN10
current_pos_x[7] => Add1.IN10
current_pos_x[7] => Add3.IN10
current_pos_x[7] => Mux1.IN5
current_pos_x[7] => Mux1.IN6
current_pos_x[7] => Mux1.IN7
current_pos_x[7] => Mux1.IN8
current_pos_x[7] => Mux1.IN9
current_pos_x[7] => Mux1.IN10
current_pos_x[8] => Add1.IN9
current_pos_x[8] => Add3.IN9
current_pos_x[8] => Mux0.IN5
current_pos_x[8] => Mux0.IN6
current_pos_x[8] => Mux0.IN7
current_pos_x[8] => Mux0.IN8
current_pos_x[8] => Mux0.IN9
current_pos_x[8] => Mux0.IN10
current_pos_y[0] => next_pos_y[0].DATAIN
current_pos_y[1] => Add0.IN16
current_pos_y[1] => Add2.IN16
current_pos_y[1] => Mux15.IN5
current_pos_y[1] => Mux15.IN6
current_pos_y[1] => Mux15.IN7
current_pos_y[1] => Mux15.IN8
current_pos_y[1] => Mux15.IN9
current_pos_y[1] => Mux15.IN10
current_pos_y[2] => Add0.IN15
current_pos_y[2] => Add2.IN15
current_pos_y[2] => Mux14.IN5
current_pos_y[2] => Mux14.IN6
current_pos_y[2] => Mux14.IN7
current_pos_y[2] => Mux14.IN8
current_pos_y[2] => Mux14.IN9
current_pos_y[2] => Mux14.IN10
current_pos_y[3] => Add0.IN14
current_pos_y[3] => Add2.IN14
current_pos_y[3] => Mux13.IN5
current_pos_y[3] => Mux13.IN6
current_pos_y[3] => Mux13.IN7
current_pos_y[3] => Mux13.IN8
current_pos_y[3] => Mux13.IN9
current_pos_y[3] => Mux13.IN10
current_pos_y[4] => Add0.IN13
current_pos_y[4] => Add2.IN13
current_pos_y[4] => Mux12.IN5
current_pos_y[4] => Mux12.IN6
current_pos_y[4] => Mux12.IN7
current_pos_y[4] => Mux12.IN8
current_pos_y[4] => Mux12.IN9
current_pos_y[4] => Mux12.IN10
current_pos_y[5] => Add0.IN12
current_pos_y[5] => Add2.IN12
current_pos_y[5] => Mux11.IN5
current_pos_y[5] => Mux11.IN6
current_pos_y[5] => Mux11.IN7
current_pos_y[5] => Mux11.IN8
current_pos_y[5] => Mux11.IN9
current_pos_y[5] => Mux11.IN10
current_pos_y[6] => Add0.IN11
current_pos_y[6] => Add2.IN11
current_pos_y[6] => Mux10.IN5
current_pos_y[6] => Mux10.IN6
current_pos_y[6] => Mux10.IN7
current_pos_y[6] => Mux10.IN8
current_pos_y[6] => Mux10.IN9
current_pos_y[6] => Mux10.IN10
current_pos_y[7] => Add0.IN10
current_pos_y[7] => Add2.IN10
current_pos_y[7] => Mux9.IN5
current_pos_y[7] => Mux9.IN6
current_pos_y[7] => Mux9.IN7
current_pos_y[7] => Mux9.IN8
current_pos_y[7] => Mux9.IN9
current_pos_y[7] => Mux9.IN10
current_pos_y[8] => Add0.IN9
current_pos_y[8] => Add2.IN9
current_pos_y[8] => Mux8.IN5
current_pos_y[8] => Mux8.IN6
current_pos_y[8] => Mux8.IN7
current_pos_y[8] => Mux8.IN8
current_pos_y[8] => Mux8.IN9
current_pos_y[8] => Mux8.IN10
next_pos_x[0] <= current_pos_x[0].DB_MAX_OUTPUT_PORT_TYPE
next_pos_x[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
next_pos_x[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
next_pos_x[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
next_pos_x[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
next_pos_x[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
next_pos_x[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
next_pos_x[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
next_pos_x[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[0] <= current_pos_y[0].DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
next_pos_y[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy
CLOCK_50 => player_y[0].CLK
CLOCK_50 => player_y[1].CLK
CLOCK_50 => player_y[2].CLK
CLOCK_50 => player_y[3].CLK
CLOCK_50 => player_y[4].CLK
CLOCK_50 => player_y[5].CLK
CLOCK_50 => player_y[6].CLK
CLOCK_50 => player_y[7].CLK
CLOCK_50 => player_y[8].CLK
CLOCK_50 => player_y[9].CLK
CLOCK_50 => player_x[0].CLK
CLOCK_50 => player_x[1].CLK
CLOCK_50 => player_x[2].CLK
CLOCK_50 => player_x[3].CLK
CLOCK_50 => player_x[4].CLK
CLOCK_50 => player_x[5].CLK
CLOCK_50 => player_x[6].CLK
CLOCK_50 => player_x[7].CLK
CLOCK_50 => player_x[8].CLK
CLOCK_50 => player_x[9].CLK
RESET_H => new_player_x[9].OUTPUTSELECT
RESET_H => new_player_x[8].OUTPUTSELECT
RESET_H => new_player_x[7].OUTPUTSELECT
RESET_H => new_player_x[6].OUTPUTSELECT
RESET_H => new_player_x[5].OUTPUTSELECT
RESET_H => new_player_x[4].OUTPUTSELECT
RESET_H => new_player_x[3].OUTPUTSELECT
RESET_H => new_player_x[2].OUTPUTSELECT
RESET_H => new_player_x[1].OUTPUTSELECT
RESET_H => new_player_x[0].OUTPUTSELECT
RESET_H => new_player_y[9].OUTPUTSELECT
RESET_H => new_player_y[8].OUTPUTSELECT
RESET_H => new_player_y[7].OUTPUTSELECT
RESET_H => new_player_y[6].OUTPUTSELECT
RESET_H => new_player_y[5].OUTPUTSELECT
RESET_H => new_player_y[4].OUTPUTSELECT
RESET_H => new_player_y[3].OUTPUTSELECT
RESET_H => new_player_y[2].OUTPUTSELECT
RESET_H => new_player_y[1].OUTPUTSELECT
RESET_H => new_player_y[0].OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_x.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
GET_PLAYER_POS => new_player_y.OUTPUTSELECT
RUN_AI => ~NO_FANOUT~
PLAYER_X[0] => new_player_x.DATAB
PLAYER_X[1] => new_player_x.DATAB
PLAYER_X[2] => new_player_x.DATAB
PLAYER_X[3] => new_player_x.DATAB
PLAYER_X[4] => new_player_x.DATAB
PLAYER_X[5] => new_player_x.DATAB
PLAYER_X[6] => new_player_x.DATAB
PLAYER_X[7] => new_player_x.DATAB
PLAYER_X[8] => new_player_x.DATAB
PLAYER_Y[0] => new_player_y.DATAB
PLAYER_Y[1] => new_player_y.DATAB
PLAYER_Y[2] => new_player_y.DATAB
PLAYER_Y[3] => new_player_y.DATAB
PLAYER_Y[4] => new_player_y.DATAB
PLAYER_Y[5] => new_player_y.DATAB
PLAYER_Y[6] => new_player_y.DATAB
PLAYER_Y[7] => new_player_y.DATAB
PLAYER_Y[8] => new_player_y.DATAB
TARGET_X[0] => Add6.IN18
TARGET_X[0] => Add7.IN18
TARGET_X[0] => NEW_ENEMY_X.DATAA
TARGET_X[0] => NEW_ENEMY_X.DATAB
TARGET_X[0] => Add0.IN10
TARGET_X[1] => Add6.IN17
TARGET_X[1] => Add7.IN17
TARGET_X[1] => NEW_ENEMY_X.DATAA
TARGET_X[1] => NEW_ENEMY_X.DATAB
TARGET_X[1] => Add0.IN9
TARGET_X[2] => Add6.IN16
TARGET_X[2] => Add7.IN16
TARGET_X[2] => NEW_ENEMY_X.DATAA
TARGET_X[2] => NEW_ENEMY_X.DATAB
TARGET_X[2] => Add0.IN8
TARGET_X[3] => Add6.IN15
TARGET_X[3] => Add7.IN15
TARGET_X[3] => NEW_ENEMY_X.DATAA
TARGET_X[3] => NEW_ENEMY_X.DATAB
TARGET_X[3] => Add0.IN7
TARGET_X[4] => Add6.IN14
TARGET_X[4] => Add7.IN14
TARGET_X[4] => NEW_ENEMY_X.DATAA
TARGET_X[4] => NEW_ENEMY_X.DATAB
TARGET_X[4] => Add0.IN6
TARGET_X[5] => Add6.IN13
TARGET_X[5] => Add7.IN13
TARGET_X[5] => NEW_ENEMY_X.DATAA
TARGET_X[5] => NEW_ENEMY_X.DATAB
TARGET_X[5] => Add0.IN5
TARGET_X[6] => Add6.IN12
TARGET_X[6] => Add7.IN12
TARGET_X[6] => NEW_ENEMY_X.DATAA
TARGET_X[6] => NEW_ENEMY_X.DATAB
TARGET_X[6] => Add0.IN4
TARGET_X[7] => Add6.IN11
TARGET_X[7] => Add7.IN11
TARGET_X[7] => NEW_ENEMY_X.DATAA
TARGET_X[7] => NEW_ENEMY_X.DATAB
TARGET_X[7] => Add0.IN3
TARGET_X[8] => Add6.IN10
TARGET_X[8] => Add7.IN10
TARGET_X[8] => NEW_ENEMY_X.DATAA
TARGET_X[8] => NEW_ENEMY_X.DATAB
TARGET_X[8] => Add0.IN2
TARGET_Y[0] => Add4.IN18
TARGET_Y[0] => Add5.IN18
TARGET_Y[0] => NEW_ENEMY_Y.DATAA
TARGET_Y[0] => Add1.IN10
TARGET_Y[1] => Add4.IN17
TARGET_Y[1] => Add5.IN17
TARGET_Y[1] => NEW_ENEMY_Y.DATAA
TARGET_Y[1] => Add1.IN9
TARGET_Y[2] => Add4.IN16
TARGET_Y[2] => Add5.IN16
TARGET_Y[2] => NEW_ENEMY_Y.DATAA
TARGET_Y[2] => Add1.IN8
TARGET_Y[3] => Add4.IN15
TARGET_Y[3] => Add5.IN15
TARGET_Y[3] => NEW_ENEMY_Y.DATAA
TARGET_Y[3] => Add1.IN7
TARGET_Y[4] => Add4.IN14
TARGET_Y[4] => Add5.IN14
TARGET_Y[4] => NEW_ENEMY_Y.DATAA
TARGET_Y[4] => Add1.IN6
TARGET_Y[5] => Add4.IN13
TARGET_Y[5] => Add5.IN13
TARGET_Y[5] => NEW_ENEMY_Y.DATAA
TARGET_Y[5] => Add1.IN5
TARGET_Y[6] => Add4.IN12
TARGET_Y[6] => Add5.IN12
TARGET_Y[6] => NEW_ENEMY_Y.DATAA
TARGET_Y[6] => Add1.IN4
TARGET_Y[7] => Add4.IN11
TARGET_Y[7] => Add5.IN11
TARGET_Y[7] => NEW_ENEMY_Y.DATAA
TARGET_Y[7] => Add1.IN3
TARGET_Y[8] => Add4.IN10
TARGET_Y[8] => Add5.IN10
TARGET_Y[8] => NEW_ENEMY_Y.DATAA
TARGET_Y[8] => Add1.IN2
NEW_ENEMY_X[0] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_X[1] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_X[2] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_X[3] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_X[4] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_X[5] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_X[6] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_X[7] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_X[8] <= NEW_ENEMY_X.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[0] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[1] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[2] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[3] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[4] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[5] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[6] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[7] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE
NEW_ENEMY_Y[8] <= NEW_ENEMY_Y.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|opcode_MUX:collision_mux
SEL => ADDR_OUT.OUTPUTSELECT
SEL => ADDR_OUT.OUTPUTSELECT
SEL => ID_CODE_OUT.OUTPUTSELECT
SEL => ID_CODE_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => X_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
SEL => Y_OUT.OUTPUTSELECT
ADDR_A[0] => ADDR_OUT.DATAA
ADDR_A[1] => ADDR_OUT.DATAA
ID_CODE_A[0] => ID_CODE_OUT.DATAA
ID_CODE_A[1] => ID_CODE_OUT.DATAA
X_A[0] => X_OUT.DATAA
X_A[1] => X_OUT.DATAA
X_A[2] => X_OUT.DATAA
X_A[3] => X_OUT.DATAA
X_A[4] => X_OUT.DATAA
X_A[5] => X_OUT.DATAA
X_A[6] => X_OUT.DATAA
X_A[7] => X_OUT.DATAA
X_A[8] => X_OUT.DATAA
Y_A[0] => Y_OUT.DATAA
Y_A[1] => Y_OUT.DATAA
Y_A[2] => Y_OUT.DATAA
Y_A[3] => Y_OUT.DATAA
Y_A[4] => Y_OUT.DATAA
Y_A[5] => Y_OUT.DATAA
Y_A[6] => Y_OUT.DATAA
Y_A[7] => Y_OUT.DATAA
Y_A[8] => Y_OUT.DATAA
ADDR_B[0] => ADDR_OUT.DATAB
ADDR_B[1] => ADDR_OUT.DATAB
ID_CODE_B[0] => ID_CODE_OUT.DATAB
ID_CODE_B[1] => ID_CODE_OUT.DATAB
X_B[0] => X_OUT.DATAB
X_B[1] => X_OUT.DATAB
X_B[2] => X_OUT.DATAB
X_B[3] => X_OUT.DATAB
X_B[4] => X_OUT.DATAB
X_B[5] => X_OUT.DATAB
X_B[6] => X_OUT.DATAB
X_B[7] => X_OUT.DATAB
X_B[8] => X_OUT.DATAB
Y_B[0] => Y_OUT.DATAB
Y_B[1] => Y_OUT.DATAB
Y_B[2] => Y_OUT.DATAB
Y_B[3] => Y_OUT.DATAB
Y_B[4] => Y_OUT.DATAB
Y_B[5] => Y_OUT.DATAB
Y_B[6] => Y_OUT.DATAB
Y_B[7] => Y_OUT.DATAB
Y_B[8] => Y_OUT.DATAB
ADDR_OUT[0] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= ADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
ID_CODE_OUT[0] <= ID_CODE_OUT.DB_MAX_OUTPUT_PORT_TYPE
ID_CODE_OUT[1] <= ID_CODE_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[0] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[1] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[2] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[3] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[4] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[5] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[6] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[7] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
X_OUT[8] <= X_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[0] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[1] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[2] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[3] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[4] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[5] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[6] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[7] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE
Y_OUT[8] <= Y_OUT.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|position_subsystem:pos_sub_sys|detect_collision:dc_comp
CLOCK_50 => obj_addr[0].CLK
CLOCK_50 => obj_addr[1].CLK
CLOCK_50 => obj_addr[2].CLK
RUN_COLLISION => obj_addr.OUTPUTSELECT
RUN_COLLISION => obj_addr.OUTPUTSELECT
RUN_COLLISION => obj_addr.OUTPUTSELECT
STOP_ADDRESS[0] => Equal0.IN2
STOP_ADDRESS[1] => Equal0.IN1
STOP_ADDRESS[2] => Equal0.IN0
MOVER_ID[0] => Equal1.IN1
MOVER_ID[0] => ID_CODE[0].DATAIN
MOVER_ID[1] => Equal1.IN0
MOVER_ID[1] => ID_CODE[1].DATAIN
OLD_X[0] => FINAL_X.DATAB
OLD_X[1] => FINAL_X.DATAB
OLD_X[2] => FINAL_X.DATAB
OLD_X[3] => FINAL_X.DATAB
OLD_X[4] => FINAL_X.DATAB
OLD_X[5] => FINAL_X.DATAB
OLD_X[6] => FINAL_X.DATAB
OLD_X[7] => FINAL_X.DATAB
OLD_X[8] => FINAL_X.DATAB
OLD_Y[0] => FINAL_Y.DATAB
OLD_Y[1] => FINAL_Y.DATAB
OLD_Y[2] => FINAL_Y.DATAB
OLD_Y[3] => FINAL_Y.DATAB
OLD_Y[4] => FINAL_Y.DATAB
OLD_Y[5] => FINAL_Y.DATAB
OLD_Y[6] => FINAL_Y.DATAB
OLD_Y[7] => FINAL_Y.DATAB
OLD_Y[8] => FINAL_Y.DATAB
NEW_X[0] => LessThan4.IN18
NEW_X[0] => LessThan5.IN18
NEW_X[0] => FINAL_X.DATAA
NEW_X[0] => Add1.IN20
NEW_X[1] => LessThan4.IN17
NEW_X[1] => LessThan5.IN17
NEW_X[1] => FINAL_X.DATAA
NEW_X[1] => Add1.IN19
NEW_X[2] => LessThan4.IN16
NEW_X[2] => LessThan5.IN16
NEW_X[2] => FINAL_X.DATAA
NEW_X[2] => Add1.IN18
NEW_X[3] => LessThan4.IN15
NEW_X[3] => LessThan5.IN15
NEW_X[3] => FINAL_X.DATAA
NEW_X[3] => Add1.IN17
NEW_X[4] => LessThan4.IN14
NEW_X[4] => LessThan5.IN14
NEW_X[4] => FINAL_X.DATAA
NEW_X[4] => Add1.IN16
NEW_X[5] => LessThan4.IN13
NEW_X[5] => LessThan5.IN13
NEW_X[5] => FINAL_X.DATAA
NEW_X[5] => Add1.IN15
NEW_X[6] => LessThan4.IN12
NEW_X[6] => LessThan5.IN12
NEW_X[6] => FINAL_X.DATAA
NEW_X[6] => Add1.IN14
NEW_X[7] => LessThan4.IN11
NEW_X[7] => LessThan5.IN11
NEW_X[7] => FINAL_X.DATAA
NEW_X[7] => Add1.IN13
NEW_X[8] => LessThan4.IN10
NEW_X[8] => LessThan5.IN10
NEW_X[8] => FINAL_X.DATAA
NEW_X[8] => Add1.IN12
NEW_Y[0] => LessThan6.IN18
NEW_Y[0] => LessThan7.IN18
NEW_Y[0] => FINAL_Y.DATAA
NEW_Y[0] => Add2.IN20
NEW_Y[1] => LessThan6.IN17
NEW_Y[1] => LessThan7.IN17
NEW_Y[1] => FINAL_Y.DATAA
NEW_Y[1] => Add2.IN19
NEW_Y[2] => LessThan6.IN16
NEW_Y[2] => LessThan7.IN16
NEW_Y[2] => FINAL_Y.DATAA
NEW_Y[2] => Add2.IN18
NEW_Y[3] => LessThan6.IN15
NEW_Y[3] => LessThan7.IN15
NEW_Y[3] => FINAL_Y.DATAA
NEW_Y[3] => Add2.IN17
NEW_Y[4] => LessThan6.IN14
NEW_Y[4] => LessThan7.IN14
NEW_Y[4] => FINAL_Y.DATAA
NEW_Y[4] => Add2.IN16
NEW_Y[5] => LessThan6.IN13
NEW_Y[5] => LessThan7.IN13
NEW_Y[5] => FINAL_Y.DATAA
NEW_Y[5] => Add2.IN15
NEW_Y[6] => LessThan6.IN12
NEW_Y[6] => LessThan7.IN12
NEW_Y[6] => FINAL_Y.DATAA
NEW_Y[6] => Add2.IN14
NEW_Y[7] => LessThan6.IN11
NEW_Y[7] => LessThan7.IN11
NEW_Y[7] => FINAL_Y.DATAA
NEW_Y[7] => Add2.IN13
NEW_Y[8] => LessThan6.IN10
NEW_Y[8] => LessThan7.IN10
NEW_Y[8] => FINAL_Y.DATAA
NEW_Y[8] => Add2.IN12
OBJ_ID[0] => Equal1.IN3
OBJ_ID[0] => Equal2.IN1
OBJ_ID[0] => Equal3.IN1
OBJ_ID[1] => Equal1.IN2
OBJ_ID[1] => Equal2.IN0
OBJ_ID[1] => Equal3.IN0
OBJ_X[0] => Add1.IN11
OBJ_X[1] => Add1.IN10
OBJ_X[2] => Add1.IN9
OBJ_X[3] => Add1.IN8
OBJ_X[4] => Add1.IN7
OBJ_X[5] => Add1.IN6
OBJ_X[6] => Add1.IN5
OBJ_X[7] => Add1.IN4
OBJ_X[8] => Add1.IN3
OBJ_Y[0] => Add2.IN11
OBJ_Y[1] => Add2.IN10
OBJ_Y[2] => Add2.IN9
OBJ_Y[3] => Add2.IN8
OBJ_Y[4] => Add2.IN7
OBJ_Y[5] => Add2.IN6
OBJ_Y[6] => Add2.IN5
OBJ_Y[7] => Add2.IN4
OBJ_Y[8] => Add2.IN3
COLLISION_DONE <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
GAME_OVER_FLAG <= always2.DB_MAX_OUTPUT_PORT_TYPE
YOU_WIN_FLAG <= always2.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= obj_addr[0].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= obj_addr[1].DB_MAX_OUTPUT_PORT_TYPE
ID_CODE[0] <= MOVER_ID[0].DB_MAX_OUTPUT_PORT_TYPE
ID_CODE[1] <= MOVER_ID[1].DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[0] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[1] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[2] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[3] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[4] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[5] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[6] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[7] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_X[8] <= FINAL_X.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[0] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[1] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[2] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[3] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[4] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[5] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[6] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[7] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE
FINAL_Y[8] <= FINAL_Y.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|sprite_subsystem:spr_sub_sys
CLOCK_50 => sprite_queue:sq.CLOCK_50
CLOCK_50 => sprite_engine:se.CLOCK_50
CLOCK_50 => spriteROM:sr.CLOCK_50
RESET_H => sprite_queue:sq.RESET_H
RESET_H => sprite_engine:se.RESET_H
RESET_H => spriteROM:sr.RESET_H
RUN => sprite_queue:sq.RUN_QUEUE
SPRITE_ID[0] => sprite_queue:sq.ID_CODE[0]
SPRITE_ID[1] => sprite_queue:sq.ID_CODE[1]
TARGET_X[0] => sprite_queue:sq.X_COORD[0]
TARGET_X[1] => sprite_queue:sq.X_COORD[1]
TARGET_X[2] => sprite_queue:sq.X_COORD[2]
TARGET_X[3] => sprite_queue:sq.X_COORD[3]
TARGET_X[4] => sprite_queue:sq.X_COORD[4]
TARGET_X[5] => sprite_queue:sq.X_COORD[5]
TARGET_X[6] => sprite_queue:sq.X_COORD[6]
TARGET_X[7] => sprite_queue:sq.X_COORD[7]
TARGET_X[8] => sprite_queue:sq.X_COORD[8]
TARGET_Y[0] => sprite_queue:sq.Y_COORD[0]
TARGET_Y[1] => sprite_queue:sq.Y_COORD[1]
TARGET_Y[2] => sprite_queue:sq.Y_COORD[2]
TARGET_Y[3] => sprite_queue:sq.Y_COORD[3]
TARGET_Y[4] => sprite_queue:sq.Y_COORD[4]
TARGET_Y[5] => sprite_queue:sq.Y_COORD[5]
TARGET_Y[6] => sprite_queue:sq.Y_COORD[6]
TARGET_Y[7] => sprite_queue:sq.Y_COORD[7]
TARGET_Y[8] => sprite_queue:sq.Y_COORD[8]
STOP_ADDRESS[0] => sprite_queue:sq.STOP_ADDRESS[0]
STOP_ADDRESS[1] => sprite_queue:sq.STOP_ADDRESS[1]
STOP_ADDRESS[2] => sprite_queue:sq.STOP_ADDRESS[2]
PIXEL_DOUT[0] <= sprite_engine:se.PIXEL_DOUT[0]
PIXEL_DOUT[1] <= sprite_engine:se.PIXEL_DOUT[1]
PIXEL_DOUT[2] <= sprite_engine:se.PIXEL_DOUT[2]
PIXEL_DOUT[3] <= sprite_engine:se.PIXEL_DOUT[3]
PIXEL_DOUT[4] <= sprite_engine:se.PIXEL_DOUT[4]
PIXEL_DOUT[5] <= sprite_engine:se.PIXEL_DOUT[5]
PIXEL_DOUT[6] <= sprite_engine:se.PIXEL_DOUT[6]
PIXEL_DOUT[7] <= sprite_engine:se.PIXEL_DOUT[7]
PIXEL_X[0] <= sprite_engine:se.PIXEL_X[0]
PIXEL_X[1] <= sprite_engine:se.PIXEL_X[1]
PIXEL_X[2] <= sprite_engine:se.PIXEL_X[2]
PIXEL_X[3] <= sprite_engine:se.PIXEL_X[3]
PIXEL_X[4] <= sprite_engine:se.PIXEL_X[4]
PIXEL_X[5] <= sprite_engine:se.PIXEL_X[5]
PIXEL_X[6] <= sprite_engine:se.PIXEL_X[6]
PIXEL_X[7] <= sprite_engine:se.PIXEL_X[7]
PIXEL_X[8] <= sprite_engine:se.PIXEL_X[8]
PIXEL_Y[0] <= sprite_engine:se.PIXEL_Y[0]
PIXEL_Y[1] <= sprite_engine:se.PIXEL_Y[1]
PIXEL_Y[2] <= sprite_engine:se.PIXEL_Y[2]
PIXEL_Y[3] <= sprite_engine:se.PIXEL_Y[3]
PIXEL_Y[4] <= sprite_engine:se.PIXEL_Y[4]
PIXEL_Y[5] <= sprite_engine:se.PIXEL_Y[5]
PIXEL_Y[6] <= sprite_engine:se.PIXEL_Y[6]
PIXEL_Y[7] <= sprite_engine:se.PIXEL_Y[7]
PIXEL_Y[8] <= sprite_engine:se.PIXEL_Y[8]
ADDRESS[0] <= sprite_queue:sq.ADDRESS[0]
ADDRESS[1] <= sprite_queue:sq.ADDRESS[1]
WE <= sprite_engine:se.WE
QUEUE_DONE <= sprite_queue:sq.QUEUE_DONE


|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_queue:sq
CLOCK_50 => address[0].CLK
CLOCK_50 => address[1].CLK
CLOCK_50 => address[2].CLK
CLOCK_50 => State~1.DATAIN
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => State.OUTPUTSELECT
RESET_H => always1.IN0
RUN_QUEUE => Next_state.OUTPUTSELECT
RUN_QUEUE => Next_state.OUTPUTSELECT
RUN_QUEUE => Next_state.OUTPUTSELECT
RUN_QUEUE => Next_state.OUTPUTSELECT
RUN_QUEUE => Next_state.OUTPUTSELECT
RUN_QUEUE => always1.IN1
ENG_DONE => Next_state.OUTPUTSELECT
ENG_DONE => Next_state.OUTPUTSELECT
ENG_DONE => Next_state.OUTPUTSELECT
ENG_DONE => Next_state.OUTPUTSELECT
ENG_DONE => Next_state.OUTPUTSELECT
ENG_DONE => always4.IN1
STOP_ADDRESS[0] => Equal0.IN2
STOP_ADDRESS[1] => Equal0.IN1
STOP_ADDRESS[2] => Equal0.IN0
ID_CODE[0] => SPRITE_ID[0].DATAIN
ID_CODE[0] => Equal1.IN1
ID_CODE[1] => SPRITE_ID[1].DATAIN
ID_CODE[1] => Equal1.IN0
X_COORD[0] => TARGET_X[0].DATAIN
X_COORD[1] => TARGET_X[1].DATAIN
X_COORD[2] => TARGET_X[2].DATAIN
X_COORD[3] => TARGET_X[3].DATAIN
X_COORD[4] => TARGET_X[4].DATAIN
X_COORD[5] => TARGET_X[5].DATAIN
X_COORD[6] => TARGET_X[6].DATAIN
X_COORD[7] => TARGET_X[7].DATAIN
X_COORD[8] => TARGET_X[8].DATAIN
Y_COORD[0] => TARGET_Y[0].DATAIN
Y_COORD[1] => TARGET_Y[1].DATAIN
Y_COORD[2] => TARGET_Y[2].DATAIN
Y_COORD[3] => TARGET_Y[3].DATAIN
Y_COORD[4] => TARGET_Y[4].DATAIN
Y_COORD[5] => TARGET_Y[5].DATAIN
Y_COORD[6] => TARGET_Y[6].DATAIN
Y_COORD[7] => TARGET_Y[7].DATAIN
Y_COORD[8] => TARGET_Y[8].DATAIN
QUEUE_DONE <= QUEUE_DONE.DB_MAX_OUTPUT_PORT_TYPE
UPDATE <= UPDATE.DB_MAX_OUTPUT_PORT_TYPE
RUN_ENG <= RUN_ENG.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[0] <= ID_CODE[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[1] <= ID_CODE[1].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[0] <= X_COORD[0].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[1] <= X_COORD[1].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[2] <= X_COORD[2].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[3] <= X_COORD[3].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[4] <= X_COORD[4].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[5] <= X_COORD[5].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[6] <= X_COORD[6].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[7] <= X_COORD[7].DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[8] <= X_COORD[8].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[0] <= Y_COORD[0].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[1] <= Y_COORD[1].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[2] <= Y_COORD[2].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[3] <= Y_COORD[3].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[4] <= Y_COORD[4].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[5] <= Y_COORD[5].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[6] <= Y_COORD[6].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[7] <= Y_COORD[7].DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[8] <= Y_COORD[8].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se
CLOCK_50 => SPR_DONE~reg0.CLK
CLOCK_50 => pixel_y_sync[0].CLK
CLOCK_50 => pixel_y_sync[1].CLK
CLOCK_50 => pixel_y_sync[2].CLK
CLOCK_50 => pixel_y_sync[3].CLK
CLOCK_50 => pixel_y_sync[4].CLK
CLOCK_50 => pixel_y_sync[5].CLK
CLOCK_50 => pixel_y_sync[6].CLK
CLOCK_50 => pixel_y_sync[7].CLK
CLOCK_50 => pixel_y_sync[8].CLK
CLOCK_50 => pixel_x_sync[0].CLK
CLOCK_50 => pixel_x_sync[1].CLK
CLOCK_50 => pixel_x_sync[2].CLK
CLOCK_50 => pixel_x_sync[3].CLK
CLOCK_50 => pixel_x_sync[4].CLK
CLOCK_50 => pixel_x_sync[5].CLK
CLOCK_50 => pixel_x_sync[6].CLK
CLOCK_50 => pixel_x_sync[7].CLK
CLOCK_50 => pixel_x_sync[8].CLK
CLOCK_50 => pixel_y[0].CLK
CLOCK_50 => pixel_y[1].CLK
CLOCK_50 => pixel_y[2].CLK
CLOCK_50 => pixel_y[3].CLK
CLOCK_50 => pixel_y[4].CLK
CLOCK_50 => pixel_y[5].CLK
CLOCK_50 => pixel_y[6].CLK
CLOCK_50 => pixel_y[7].CLK
CLOCK_50 => pixel_y[8].CLK
CLOCK_50 => pixel_y[9].CLK
CLOCK_50 => pixel_y[10].CLK
CLOCK_50 => pixel_y[11].CLK
CLOCK_50 => pixel_y[12].CLK
CLOCK_50 => pixel_y[13].CLK
CLOCK_50 => pixel_y[14].CLK
CLOCK_50 => pixel_y[15].CLK
CLOCK_50 => pixel_y[16].CLK
CLOCK_50 => pixel_y[17].CLK
CLOCK_50 => pixel_y[18].CLK
CLOCK_50 => pixel_y[19].CLK
CLOCK_50 => pixel_y[20].CLK
CLOCK_50 => pixel_y[21].CLK
CLOCK_50 => pixel_y[22].CLK
CLOCK_50 => pixel_y[23].CLK
CLOCK_50 => pixel_y[24].CLK
CLOCK_50 => pixel_y[25].CLK
CLOCK_50 => pixel_y[26].CLK
CLOCK_50 => pixel_y[27].CLK
CLOCK_50 => pixel_y[28].CLK
CLOCK_50 => pixel_y[29].CLK
CLOCK_50 => pixel_y[30].CLK
CLOCK_50 => pixel_y[31].CLK
CLOCK_50 => pixel_x[0].CLK
CLOCK_50 => pixel_x[1].CLK
CLOCK_50 => pixel_x[2].CLK
CLOCK_50 => pixel_x[3].CLK
CLOCK_50 => pixel_x[4].CLK
CLOCK_50 => pixel_x[5].CLK
CLOCK_50 => pixel_x[6].CLK
CLOCK_50 => pixel_x[7].CLK
CLOCK_50 => pixel_x[8].CLK
CLOCK_50 => pixel_x[9].CLK
CLOCK_50 => pixel_x[10].CLK
CLOCK_50 => pixel_x[11].CLK
CLOCK_50 => pixel_x[12].CLK
CLOCK_50 => pixel_x[13].CLK
CLOCK_50 => pixel_x[14].CLK
CLOCK_50 => pixel_x[15].CLK
CLOCK_50 => pixel_x[16].CLK
CLOCK_50 => pixel_x[17].CLK
CLOCK_50 => pixel_x[18].CLK
CLOCK_50 => pixel_x[19].CLK
CLOCK_50 => pixel_x[20].CLK
CLOCK_50 => pixel_x[21].CLK
CLOCK_50 => pixel_x[22].CLK
CLOCK_50 => pixel_x[23].CLK
CLOCK_50 => pixel_x[24].CLK
CLOCK_50 => pixel_x[25].CLK
CLOCK_50 => pixel_x[26].CLK
CLOCK_50 => pixel_x[27].CLK
CLOCK_50 => pixel_x[28].CLK
CLOCK_50 => pixel_x[29].CLK
CLOCK_50 => pixel_x[30].CLK
CLOCK_50 => pixel_x[31].CLK
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_x.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RESET_H => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_x.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => pixel_y.OUTPUTSELECT
RUN_SPR => PIXEL_DOUT.OUTPUTSELECT
RUN_SPR => PIXEL_DOUT.OUTPUTSELECT
RUN_SPR => PIXEL_DOUT.OUTPUTSELECT
RUN_SPR => PIXEL_DOUT.OUTPUTSELECT
RUN_SPR => PIXEL_DOUT.OUTPUTSELECT
RUN_SPR => PIXEL_DOUT.OUTPUTSELECT
RUN_SPR => PIXEL_DOUT.OUTPUTSELECT
RUN_SPR => PIXEL_DOUT.OUTPUTSELECT
RUN_SPR => WE.OUTPUTSELECT
RUN_SPR => RE.DATAIN
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_x.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
UPDATE => pixel_y.OUTPUTSELECT
SPRITE_ID_IN[0] => SPRITE_ID[0].DATAIN
SPRITE_ID_IN[1] => SPRITE_ID[1].DATAIN
PIXEL_DIN[0] => PIXEL_DOUT.DATAB
PIXEL_DIN[0] => Equal2.IN4
PIXEL_DIN[1] => PIXEL_DOUT.DATAB
PIXEL_DIN[1] => Equal2.IN3
PIXEL_DIN[2] => PIXEL_DOUT.DATAB
PIXEL_DIN[2] => Equal2.IN7
PIXEL_DIN[3] => PIXEL_DOUT.DATAB
PIXEL_DIN[3] => Equal2.IN6
PIXEL_DIN[4] => PIXEL_DOUT.DATAB
PIXEL_DIN[4] => Equal2.IN5
PIXEL_DIN[5] => PIXEL_DOUT.DATAB
PIXEL_DIN[5] => Equal2.IN2
PIXEL_DIN[6] => PIXEL_DOUT.DATAB
PIXEL_DIN[6] => Equal2.IN1
PIXEL_DIN[7] => PIXEL_DOUT.DATAB
PIXEL_DIN[7] => Equal2.IN0
TARGET_X[0] => pixel_x.DATAB
TARGET_X[0] => pixel_x_update[0].DATAB
TARGET_X[0] => Add0.IN32
TARGET_X[1] => pixel_x.DATAB
TARGET_X[1] => pixel_x_update[1].DATAB
TARGET_X[1] => Add0.IN31
TARGET_X[2] => pixel_x.DATAB
TARGET_X[2] => pixel_x_update[2].DATAB
TARGET_X[2] => Add0.IN30
TARGET_X[3] => pixel_x.DATAB
TARGET_X[3] => pixel_x_update[3].DATAB
TARGET_X[3] => Add0.IN29
TARGET_X[4] => pixel_x.DATAB
TARGET_X[4] => pixel_x_update[4].DATAB
TARGET_X[4] => Add0.IN28
TARGET_X[5] => pixel_x.DATAB
TARGET_X[5] => pixel_x_update[5].DATAB
TARGET_X[5] => Add0.IN27
TARGET_X[6] => pixel_x.DATAB
TARGET_X[6] => pixel_x_update[6].DATAB
TARGET_X[6] => Add0.IN26
TARGET_X[7] => pixel_x.DATAB
TARGET_X[7] => pixel_x_update[7].DATAB
TARGET_X[7] => Add0.IN25
TARGET_X[8] => pixel_x.DATAB
TARGET_X[8] => pixel_x_update[8].DATAB
TARGET_X[8] => Add0.IN24
TARGET_Y[0] => pixel_y.DATAB
TARGET_Y[0] => pixel_y_update.DATAB
TARGET_Y[0] => Add1.IN32
TARGET_Y[1] => pixel_y.DATAB
TARGET_Y[1] => pixel_y_update.DATAB
TARGET_Y[1] => Add1.IN31
TARGET_Y[2] => pixel_y.DATAB
TARGET_Y[2] => pixel_y_update.DATAB
TARGET_Y[2] => Add1.IN30
TARGET_Y[3] => pixel_y.DATAB
TARGET_Y[3] => pixel_y_update.DATAB
TARGET_Y[3] => Add1.IN29
TARGET_Y[4] => pixel_y.DATAB
TARGET_Y[4] => pixel_y_update.DATAB
TARGET_Y[4] => Add1.IN28
TARGET_Y[5] => pixel_y.DATAB
TARGET_Y[5] => pixel_y_update.DATAB
TARGET_Y[5] => Add1.IN27
TARGET_Y[6] => pixel_y.DATAB
TARGET_Y[6] => pixel_y_update.DATAB
TARGET_Y[6] => Add1.IN26
TARGET_Y[7] => pixel_y.DATAB
TARGET_Y[7] => pixel_y_update.DATAB
TARGET_Y[7] => Add1.IN25
TARGET_Y[8] => pixel_y.DATAB
TARGET_Y[8] => pixel_y_update.DATAB
TARGET_Y[8] => Add1.IN24
PIXEL_DOUT[0] <= PIXEL_DOUT.DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[1] <= PIXEL_DOUT.DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[2] <= PIXEL_DOUT.DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[3] <= PIXEL_DOUT.DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[4] <= PIXEL_DOUT.DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[5] <= PIXEL_DOUT.DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[6] <= PIXEL_DOUT.DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[7] <= PIXEL_DOUT.DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[0] <= pixel_x_sync[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[1] <= pixel_x_sync[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[2] <= pixel_x_sync[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[3] <= pixel_x_sync[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[4] <= pixel_x_sync[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[5] <= pixel_x_sync[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[6] <= pixel_x_sync[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[7] <= pixel_x_sync[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[8] <= pixel_x_sync[8].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[0] <= pixel_y_sync[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[1] <= pixel_y_sync[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[2] <= pixel_y_sync[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[3] <= pixel_y_sync[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[4] <= pixel_y_sync[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[5] <= pixel_y_sync[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[6] <= pixel_y_sync[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[7] <= pixel_y_sync[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[8] <= pixel_y_sync[8].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[0] <= SPRITE_ID_IN[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[1] <= SPRITE_ID_IN[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SPR_DONE <= SPR_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE <= WE.DB_MAX_OUTPUT_PORT_TYPE
RE <= RUN_SPR.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|sprite_subsystem:spr_sub_sys|spriteROM:sr
CLOCK_50 => pout[0].CLK
CLOCK_50 => pout[1].CLK
CLOCK_50 => pout[2].CLK
CLOCK_50 => pout[3].CLK
CLOCK_50 => pout[4].CLK
CLOCK_50 => pout[5].CLK
CLOCK_50 => pout[6].CLK
CLOCK_50 => pout[7].CLK
RESET_H => ~NO_FANOUT~
R_SPR => pout.OUTPUTSELECT
R_SPR => pout.OUTPUTSELECT
R_SPR => pout.OUTPUTSELECT
R_SPR => pout.OUTPUTSELECT
R_SPR => pout.OUTPUTSELECT
R_SPR => pout.OUTPUTSELECT
R_SPR => pout.OUTPUTSELECT
R_SPR => pout.OUTPUTSELECT
SPRITE_ID[0] => Add8.IN52
SPRITE_ID[1] => Add8.IN51
SPRITE_X[0] => Mux0.IN263
SPRITE_X[0] => Mux1.IN263
SPRITE_X[0] => Mux2.IN263
SPRITE_X[0] => Mux3.IN263
SPRITE_X[0] => Mux4.IN263
SPRITE_X[0] => Mux5.IN263
SPRITE_X[0] => Mux6.IN263
SPRITE_X[0] => Mux7.IN263
SPRITE_X[0] => Mux8.IN263
SPRITE_X[0] => Mux9.IN263
SPRITE_X[0] => Mux10.IN263
SPRITE_X[0] => Mux11.IN263
SPRITE_X[0] => Mux12.IN263
SPRITE_X[0] => Mux13.IN263
SPRITE_X[0] => Mux14.IN263
SPRITE_X[0] => Mux15.IN263
SPRITE_X[0] => Mux16.IN263
SPRITE_X[0] => Mux17.IN263
SPRITE_X[0] => Mux18.IN263
SPRITE_X[0] => Mux19.IN263
SPRITE_X[0] => Mux20.IN263
SPRITE_X[0] => Mux21.IN263
SPRITE_X[0] => Mux22.IN263
SPRITE_X[0] => Mux23.IN263
SPRITE_X[0] => Mux24.IN263
SPRITE_X[0] => Mux25.IN263
SPRITE_X[0] => Mux26.IN263
SPRITE_X[0] => Mux27.IN263
SPRITE_X[0] => Mux28.IN263
SPRITE_X[0] => Mux29.IN263
SPRITE_X[0] => Mux30.IN263
SPRITE_X[0] => Mux31.IN263
SPRITE_X[0] => Mux32.IN263
SPRITE_X[0] => Mux33.IN263
SPRITE_X[0] => Mux34.IN263
SPRITE_X[0] => Mux35.IN263
SPRITE_X[0] => Mux36.IN263
SPRITE_X[0] => Mux37.IN263
SPRITE_X[0] => Mux38.IN263
SPRITE_X[0] => Mux39.IN263
SPRITE_X[0] => Mux40.IN263
SPRITE_X[0] => Mux41.IN263
SPRITE_X[0] => Mux42.IN263
SPRITE_X[0] => Mux43.IN263
SPRITE_X[0] => Mux44.IN263
SPRITE_X[0] => Mux45.IN263
SPRITE_X[0] => Mux46.IN263
SPRITE_X[0] => Mux47.IN263
SPRITE_X[0] => Mux48.IN263
SPRITE_X[0] => Mux49.IN263
SPRITE_X[0] => Mux50.IN263
SPRITE_X[0] => Mux51.IN263
SPRITE_X[0] => Mux52.IN263
SPRITE_X[0] => Mux53.IN263
SPRITE_X[0] => Mux54.IN263
SPRITE_X[0] => Mux55.IN263
SPRITE_X[0] => Add0.IN64
SPRITE_X[0] => Add1.IN62
SPRITE_X[0] => Add2.IN64
SPRITE_X[0] => Add3.IN60
SPRITE_X[0] => Add4.IN64
SPRITE_X[0] => Add5.IN62
SPRITE_X[0] => Add6.IN64
SPRITE_X[0] => Add7.IN64
SPRITE_X[1] => Mux0.IN262
SPRITE_X[1] => Mux1.IN262
SPRITE_X[1] => Mux2.IN262
SPRITE_X[1] => Mux3.IN262
SPRITE_X[1] => Mux4.IN262
SPRITE_X[1] => Mux5.IN262
SPRITE_X[1] => Mux6.IN262
SPRITE_X[1] => Mux7.IN262
SPRITE_X[1] => Mux8.IN262
SPRITE_X[1] => Mux9.IN262
SPRITE_X[1] => Mux10.IN262
SPRITE_X[1] => Mux11.IN262
SPRITE_X[1] => Mux12.IN262
SPRITE_X[1] => Mux13.IN262
SPRITE_X[1] => Mux14.IN262
SPRITE_X[1] => Mux15.IN262
SPRITE_X[1] => Mux16.IN262
SPRITE_X[1] => Mux17.IN262
SPRITE_X[1] => Mux18.IN262
SPRITE_X[1] => Mux19.IN262
SPRITE_X[1] => Mux20.IN262
SPRITE_X[1] => Mux21.IN262
SPRITE_X[1] => Mux22.IN262
SPRITE_X[1] => Mux23.IN262
SPRITE_X[1] => Mux24.IN262
SPRITE_X[1] => Mux25.IN262
SPRITE_X[1] => Mux26.IN262
SPRITE_X[1] => Mux27.IN262
SPRITE_X[1] => Mux28.IN262
SPRITE_X[1] => Mux29.IN262
SPRITE_X[1] => Mux30.IN262
SPRITE_X[1] => Mux31.IN262
SPRITE_X[1] => Mux32.IN262
SPRITE_X[1] => Mux33.IN262
SPRITE_X[1] => Mux34.IN262
SPRITE_X[1] => Mux35.IN262
SPRITE_X[1] => Mux36.IN262
SPRITE_X[1] => Mux37.IN262
SPRITE_X[1] => Mux38.IN262
SPRITE_X[1] => Mux39.IN262
SPRITE_X[1] => Mux40.IN262
SPRITE_X[1] => Mux41.IN262
SPRITE_X[1] => Mux42.IN262
SPRITE_X[1] => Mux43.IN262
SPRITE_X[1] => Mux44.IN262
SPRITE_X[1] => Mux45.IN262
SPRITE_X[1] => Mux46.IN262
SPRITE_X[1] => Mux47.IN262
SPRITE_X[1] => Mux48.IN262
SPRITE_X[1] => Mux49.IN262
SPRITE_X[1] => Mux50.IN262
SPRITE_X[1] => Mux51.IN262
SPRITE_X[1] => Mux52.IN262
SPRITE_X[1] => Mux53.IN262
SPRITE_X[1] => Mux54.IN262
SPRITE_X[1] => Mux55.IN262
SPRITE_X[1] => Add0.IN63
SPRITE_X[1] => Add1.IN61
SPRITE_X[1] => Add2.IN63
SPRITE_X[1] => Add3.IN59
SPRITE_X[1] => Add4.IN63
SPRITE_X[1] => Add5.IN61
SPRITE_X[1] => Add6.IN63
SPRITE_X[1] => Add7.IN63
SPRITE_X[2] => Mux0.IN261
SPRITE_X[2] => Mux1.IN261
SPRITE_X[2] => Mux2.IN261
SPRITE_X[2] => Mux3.IN261
SPRITE_X[2] => Mux4.IN261
SPRITE_X[2] => Mux5.IN261
SPRITE_X[2] => Mux6.IN261
SPRITE_X[2] => Mux7.IN261
SPRITE_X[2] => Mux8.IN261
SPRITE_X[2] => Mux9.IN261
SPRITE_X[2] => Mux10.IN261
SPRITE_X[2] => Mux11.IN261
SPRITE_X[2] => Mux12.IN261
SPRITE_X[2] => Mux13.IN261
SPRITE_X[2] => Mux14.IN261
SPRITE_X[2] => Mux15.IN261
SPRITE_X[2] => Mux16.IN261
SPRITE_X[2] => Mux17.IN261
SPRITE_X[2] => Mux18.IN261
SPRITE_X[2] => Mux19.IN261
SPRITE_X[2] => Mux20.IN261
SPRITE_X[2] => Mux21.IN261
SPRITE_X[2] => Mux22.IN261
SPRITE_X[2] => Mux23.IN261
SPRITE_X[2] => Mux24.IN261
SPRITE_X[2] => Mux25.IN261
SPRITE_X[2] => Mux26.IN261
SPRITE_X[2] => Mux27.IN261
SPRITE_X[2] => Mux28.IN261
SPRITE_X[2] => Mux29.IN261
SPRITE_X[2] => Mux30.IN261
SPRITE_X[2] => Mux31.IN261
SPRITE_X[2] => Mux32.IN261
SPRITE_X[2] => Mux33.IN261
SPRITE_X[2] => Mux34.IN261
SPRITE_X[2] => Mux35.IN261
SPRITE_X[2] => Mux36.IN261
SPRITE_X[2] => Mux37.IN261
SPRITE_X[2] => Mux38.IN261
SPRITE_X[2] => Mux39.IN261
SPRITE_X[2] => Mux40.IN261
SPRITE_X[2] => Mux41.IN261
SPRITE_X[2] => Mux42.IN261
SPRITE_X[2] => Mux43.IN261
SPRITE_X[2] => Mux44.IN261
SPRITE_X[2] => Mux45.IN261
SPRITE_X[2] => Mux46.IN261
SPRITE_X[2] => Mux47.IN261
SPRITE_X[2] => Mux48.IN261
SPRITE_X[2] => Mux49.IN261
SPRITE_X[2] => Mux50.IN261
SPRITE_X[2] => Mux51.IN261
SPRITE_X[2] => Mux52.IN261
SPRITE_X[2] => Mux53.IN261
SPRITE_X[2] => Mux54.IN261
SPRITE_X[2] => Mux55.IN261
SPRITE_X[2] => Add0.IN62
SPRITE_X[2] => Add1.IN60
SPRITE_X[2] => Add2.IN62
SPRITE_X[2] => Add3.IN58
SPRITE_X[2] => Add4.IN62
SPRITE_X[2] => Add5.IN60
SPRITE_X[2] => Add6.IN62
SPRITE_X[2] => Add7.IN62
SPRITE_X[3] => Mux0.IN260
SPRITE_X[3] => Mux1.IN260
SPRITE_X[3] => Mux2.IN260
SPRITE_X[3] => Mux3.IN260
SPRITE_X[3] => Mux4.IN260
SPRITE_X[3] => Mux5.IN260
SPRITE_X[3] => Mux6.IN260
SPRITE_X[3] => Mux7.IN260
SPRITE_X[3] => Mux8.IN260
SPRITE_X[3] => Mux9.IN260
SPRITE_X[3] => Mux10.IN260
SPRITE_X[3] => Mux11.IN260
SPRITE_X[3] => Mux12.IN260
SPRITE_X[3] => Mux13.IN260
SPRITE_X[3] => Mux14.IN260
SPRITE_X[3] => Mux15.IN260
SPRITE_X[3] => Mux16.IN260
SPRITE_X[3] => Mux17.IN260
SPRITE_X[3] => Mux18.IN260
SPRITE_X[3] => Mux19.IN260
SPRITE_X[3] => Mux20.IN260
SPRITE_X[3] => Mux21.IN260
SPRITE_X[3] => Mux22.IN260
SPRITE_X[3] => Mux23.IN260
SPRITE_X[3] => Mux24.IN260
SPRITE_X[3] => Mux25.IN260
SPRITE_X[3] => Mux26.IN260
SPRITE_X[3] => Mux27.IN260
SPRITE_X[3] => Mux28.IN260
SPRITE_X[3] => Mux29.IN260
SPRITE_X[3] => Mux30.IN260
SPRITE_X[3] => Mux31.IN260
SPRITE_X[3] => Mux32.IN260
SPRITE_X[3] => Mux33.IN260
SPRITE_X[3] => Mux34.IN260
SPRITE_X[3] => Mux35.IN260
SPRITE_X[3] => Mux36.IN260
SPRITE_X[3] => Mux37.IN260
SPRITE_X[3] => Mux38.IN260
SPRITE_X[3] => Mux39.IN260
SPRITE_X[3] => Mux40.IN260
SPRITE_X[3] => Mux41.IN260
SPRITE_X[3] => Mux42.IN260
SPRITE_X[3] => Mux43.IN260
SPRITE_X[3] => Mux44.IN260
SPRITE_X[3] => Mux45.IN260
SPRITE_X[3] => Mux46.IN260
SPRITE_X[3] => Mux47.IN260
SPRITE_X[3] => Mux48.IN260
SPRITE_X[3] => Mux49.IN260
SPRITE_X[3] => Mux50.IN260
SPRITE_X[3] => Mux51.IN260
SPRITE_X[3] => Mux52.IN260
SPRITE_X[3] => Mux53.IN260
SPRITE_X[3] => Mux54.IN260
SPRITE_X[3] => Mux55.IN260
SPRITE_X[3] => Add0.IN61
SPRITE_X[3] => Add1.IN59
SPRITE_X[3] => Add2.IN61
SPRITE_X[3] => Add3.IN57
SPRITE_X[3] => Add4.IN61
SPRITE_X[3] => Add5.IN59
SPRITE_X[3] => Add6.IN61
SPRITE_X[3] => Add7.IN61
SPRITE_X[4] => Mux0.IN259
SPRITE_X[4] => Mux1.IN259
SPRITE_X[4] => Mux2.IN259
SPRITE_X[4] => Mux3.IN259
SPRITE_X[4] => Mux4.IN259
SPRITE_X[4] => Mux5.IN259
SPRITE_X[4] => Mux6.IN259
SPRITE_X[4] => Mux7.IN259
SPRITE_X[4] => Mux8.IN259
SPRITE_X[4] => Mux9.IN259
SPRITE_X[4] => Mux10.IN259
SPRITE_X[4] => Mux11.IN259
SPRITE_X[4] => Mux12.IN259
SPRITE_X[4] => Mux13.IN259
SPRITE_X[4] => Mux14.IN259
SPRITE_X[4] => Mux15.IN259
SPRITE_X[4] => Mux16.IN259
SPRITE_X[4] => Mux17.IN259
SPRITE_X[4] => Mux18.IN259
SPRITE_X[4] => Mux19.IN259
SPRITE_X[4] => Mux20.IN259
SPRITE_X[4] => Mux21.IN259
SPRITE_X[4] => Mux22.IN259
SPRITE_X[4] => Mux23.IN259
SPRITE_X[4] => Mux24.IN259
SPRITE_X[4] => Mux25.IN259
SPRITE_X[4] => Mux26.IN259
SPRITE_X[4] => Mux27.IN259
SPRITE_X[4] => Mux28.IN259
SPRITE_X[4] => Mux29.IN259
SPRITE_X[4] => Mux30.IN259
SPRITE_X[4] => Mux31.IN259
SPRITE_X[4] => Mux32.IN259
SPRITE_X[4] => Mux33.IN259
SPRITE_X[4] => Mux34.IN259
SPRITE_X[4] => Mux35.IN259
SPRITE_X[4] => Mux36.IN259
SPRITE_X[4] => Mux37.IN259
SPRITE_X[4] => Mux38.IN259
SPRITE_X[4] => Mux39.IN259
SPRITE_X[4] => Mux40.IN259
SPRITE_X[4] => Mux41.IN259
SPRITE_X[4] => Mux42.IN259
SPRITE_X[4] => Mux43.IN259
SPRITE_X[4] => Mux44.IN259
SPRITE_X[4] => Mux45.IN259
SPRITE_X[4] => Mux46.IN259
SPRITE_X[4] => Mux47.IN259
SPRITE_X[4] => Mux48.IN259
SPRITE_X[4] => Mux49.IN259
SPRITE_X[4] => Mux50.IN259
SPRITE_X[4] => Mux51.IN259
SPRITE_X[4] => Mux52.IN259
SPRITE_X[4] => Mux53.IN259
SPRITE_X[4] => Mux54.IN259
SPRITE_X[4] => Mux55.IN259
SPRITE_X[4] => Add0.IN60
SPRITE_X[4] => Add1.IN58
SPRITE_X[4] => Add2.IN60
SPRITE_X[4] => Add3.IN56
SPRITE_X[4] => Add4.IN60
SPRITE_X[4] => Add5.IN58
SPRITE_X[4] => Add6.IN60
SPRITE_X[4] => Add7.IN60
SPRITE_Y[0] => Mux56.IN263
SPRITE_Y[0] => Mux113.IN263
SPRITE_Y[0] => Mux170.IN263
SPRITE_Y[0] => Mux227.IN263
SPRITE_Y[0] => Mux284.IN263
SPRITE_Y[0] => Mux341.IN263
SPRITE_Y[0] => Mux398.IN263
SPRITE_Y[0] => Mux456.IN263
SPRITE_Y[1] => Mux56.IN262
SPRITE_Y[1] => Mux113.IN262
SPRITE_Y[1] => Mux170.IN262
SPRITE_Y[1] => Mux227.IN262
SPRITE_Y[1] => Mux284.IN262
SPRITE_Y[1] => Mux341.IN262
SPRITE_Y[1] => Mux398.IN262
SPRITE_Y[1] => Mux456.IN262
SPRITE_Y[2] => Mux56.IN261
SPRITE_Y[2] => Mux113.IN261
SPRITE_Y[2] => Mux170.IN261
SPRITE_Y[2] => Mux227.IN261
SPRITE_Y[2] => Mux284.IN261
SPRITE_Y[2] => Mux341.IN261
SPRITE_Y[2] => Mux398.IN261
SPRITE_Y[2] => Mux456.IN261
SPRITE_Y[3] => Mux56.IN260
SPRITE_Y[3] => Mux113.IN260
SPRITE_Y[3] => Mux170.IN260
SPRITE_Y[3] => Mux227.IN260
SPRITE_Y[3] => Mux284.IN260
SPRITE_Y[3] => Mux341.IN260
SPRITE_Y[3] => Mux398.IN260
SPRITE_Y[3] => Mux456.IN260
SPRITE_Y[4] => Mux56.IN259
SPRITE_Y[4] => Mux113.IN259
SPRITE_Y[4] => Mux170.IN259
SPRITE_Y[4] => Mux227.IN259
SPRITE_Y[4] => Mux284.IN259
SPRITE_Y[4] => Mux341.IN259
SPRITE_Y[4] => Mux398.IN259
SPRITE_Y[4] => Mux456.IN259
SPRITE_PIXEL[0] <= pout[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[1] <= pout[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[2] <= pout[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[3] <= pout[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[4] <= pout[4].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[5] <= pout[5].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[6] <= pout[6].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[7] <= pout[7].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|envir_subsystem:envir_sub_sys
CLOCK_50 => env_engine:envEngine.CLOCK_50
CLOCK_50 => envROM:env.CLOCK_50
RESET_H => env_engine:envEngine.RESET
RESET_H => envROM:env.RESET
RUN_ENV => env_engine:envEngine.RUN_ENV
WE <= env_engine:envEngine.WE
ENV_DONE <= env_engine:envEngine.ENV_DONE
PIXEL_DOUT[0] <= env_engine:envEngine.PIXEL_DOUT[0]
PIXEL_DOUT[1] <= env_engine:envEngine.PIXEL_DOUT[1]
PIXEL_DOUT[2] <= env_engine:envEngine.PIXEL_DOUT[2]
PIXEL_DOUT[3] <= env_engine:envEngine.PIXEL_DOUT[3]
PIXEL_DOUT[4] <= env_engine:envEngine.PIXEL_DOUT[4]
PIXEL_DOUT[5] <= env_engine:envEngine.PIXEL_DOUT[5]
PIXEL_DOUT[6] <= env_engine:envEngine.PIXEL_DOUT[6]
PIXEL_DOUT[7] <= env_engine:envEngine.PIXEL_DOUT[7]
PIXEL_X[0] <= env_engine:envEngine.PIXEL_X[0]
PIXEL_X[1] <= env_engine:envEngine.PIXEL_X[1]
PIXEL_X[2] <= env_engine:envEngine.PIXEL_X[2]
PIXEL_X[3] <= env_engine:envEngine.PIXEL_X[3]
PIXEL_X[4] <= env_engine:envEngine.PIXEL_X[4]
PIXEL_X[5] <= env_engine:envEngine.PIXEL_X[5]
PIXEL_X[6] <= env_engine:envEngine.PIXEL_X[6]
PIXEL_X[7] <= env_engine:envEngine.PIXEL_X[7]
PIXEL_X[8] <= env_engine:envEngine.PIXEL_X[8]
PIXEL_Y[0] <= env_engine:envEngine.PIXEL_Y[0]
PIXEL_Y[1] <= env_engine:envEngine.PIXEL_Y[1]
PIXEL_Y[2] <= env_engine:envEngine.PIXEL_Y[2]
PIXEL_Y[3] <= env_engine:envEngine.PIXEL_Y[3]
PIXEL_Y[4] <= env_engine:envEngine.PIXEL_Y[4]
PIXEL_Y[5] <= env_engine:envEngine.PIXEL_Y[5]
PIXEL_Y[6] <= env_engine:envEngine.PIXEL_Y[6]
PIXEL_Y[7] <= env_engine:envEngine.PIXEL_Y[7]
PIXEL_Y[8] <= env_engine:envEngine.PIXEL_Y[8]


|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine
CLOCK_50 => pixel_y_sync[0].CLK
CLOCK_50 => pixel_y_sync[1].CLK
CLOCK_50 => pixel_y_sync[2].CLK
CLOCK_50 => pixel_y_sync[3].CLK
CLOCK_50 => pixel_y_sync[4].CLK
CLOCK_50 => pixel_y_sync[5].CLK
CLOCK_50 => pixel_y_sync[6].CLK
CLOCK_50 => pixel_y_sync[7].CLK
CLOCK_50 => pixel_y_sync[8].CLK
CLOCK_50 => pixel_x_sync[0].CLK
CLOCK_50 => pixel_x_sync[1].CLK
CLOCK_50 => pixel_x_sync[2].CLK
CLOCK_50 => pixel_x_sync[3].CLK
CLOCK_50 => pixel_x_sync[4].CLK
CLOCK_50 => pixel_x_sync[5].CLK
CLOCK_50 => pixel_x_sync[6].CLK
CLOCK_50 => pixel_x_sync[7].CLK
CLOCK_50 => pixel_x_sync[8].CLK
CLOCK_50 => ENV_DONE~reg0.CLK
CLOCK_50 => pixel_y[0].CLK
CLOCK_50 => pixel_y[1].CLK
CLOCK_50 => pixel_y[2].CLK
CLOCK_50 => pixel_y[3].CLK
CLOCK_50 => pixel_y[4].CLK
CLOCK_50 => pixel_y[5].CLK
CLOCK_50 => pixel_y[6].CLK
CLOCK_50 => pixel_y[7].CLK
CLOCK_50 => pixel_y[8].CLK
CLOCK_50 => pixel_y[9].CLK
CLOCK_50 => pixel_y[10].CLK
CLOCK_50 => pixel_y[11].CLK
CLOCK_50 => pixel_y[12].CLK
CLOCK_50 => pixel_y[13].CLK
CLOCK_50 => pixel_y[14].CLK
CLOCK_50 => pixel_y[15].CLK
CLOCK_50 => pixel_y[16].CLK
CLOCK_50 => pixel_y[17].CLK
CLOCK_50 => pixel_y[18].CLK
CLOCK_50 => pixel_y[19].CLK
CLOCK_50 => pixel_y[20].CLK
CLOCK_50 => pixel_y[21].CLK
CLOCK_50 => pixel_y[22].CLK
CLOCK_50 => pixel_y[23].CLK
CLOCK_50 => pixel_y[24].CLK
CLOCK_50 => pixel_y[25].CLK
CLOCK_50 => pixel_y[26].CLK
CLOCK_50 => pixel_y[27].CLK
CLOCK_50 => pixel_y[28].CLK
CLOCK_50 => pixel_y[29].CLK
CLOCK_50 => pixel_y[30].CLK
CLOCK_50 => pixel_y[31].CLK
CLOCK_50 => pixel_x[0].CLK
CLOCK_50 => pixel_x[1].CLK
CLOCK_50 => pixel_x[2].CLK
CLOCK_50 => pixel_x[3].CLK
CLOCK_50 => pixel_x[4].CLK
CLOCK_50 => pixel_x[5].CLK
CLOCK_50 => pixel_x[6].CLK
CLOCK_50 => pixel_x[7].CLK
CLOCK_50 => pixel_x[8].CLK
CLOCK_50 => pixel_x[9].CLK
CLOCK_50 => pixel_x[10].CLK
CLOCK_50 => pixel_x[11].CLK
CLOCK_50 => pixel_x[12].CLK
CLOCK_50 => pixel_x[13].CLK
CLOCK_50 => pixel_x[14].CLK
CLOCK_50 => pixel_x[15].CLK
CLOCK_50 => pixel_x[16].CLK
CLOCK_50 => pixel_x[17].CLK
CLOCK_50 => pixel_x[18].CLK
CLOCK_50 => pixel_x[19].CLK
CLOCK_50 => pixel_x[20].CLK
CLOCK_50 => pixel_x[21].CLK
CLOCK_50 => pixel_x[22].CLK
CLOCK_50 => pixel_x[23].CLK
CLOCK_50 => pixel_x[24].CLK
CLOCK_50 => pixel_x[25].CLK
CLOCK_50 => pixel_x[26].CLK
CLOCK_50 => pixel_x[27].CLK
CLOCK_50 => pixel_x[28].CLK
CLOCK_50 => pixel_x[29].CLK
CLOCK_50 => pixel_x[30].CLK
CLOCK_50 => pixel_x[31].CLK
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_x.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => pixel_y.OUTPUTSELECT
RUN_ENV => RE.DATAIN
RUN_ENV => WE.DATAIN
PIXEL_DIN[0] => PIXEL_DOUT[0].DATAIN
PIXEL_DIN[1] => PIXEL_DOUT[1].DATAIN
PIXEL_DIN[2] => PIXEL_DOUT[2].DATAIN
PIXEL_DIN[3] => PIXEL_DOUT[3].DATAIN
PIXEL_DIN[4] => PIXEL_DOUT[4].DATAIN
PIXEL_DIN[5] => PIXEL_DOUT[5].DATAIN
PIXEL_DIN[6] => PIXEL_DOUT[6].DATAIN
PIXEL_DIN[7] => PIXEL_DOUT[7].DATAIN
PIXEL_DOUT[0] <= PIXEL_DIN[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[1] <= PIXEL_DIN[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[2] <= PIXEL_DIN[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[3] <= PIXEL_DIN[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[4] <= PIXEL_DIN[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[5] <= PIXEL_DIN[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[6] <= PIXEL_DIN[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[7] <= PIXEL_DIN[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[0] <= pixel_x_sync[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[1] <= pixel_x_sync[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[2] <= pixel_x_sync[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[3] <= pixel_x_sync[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[4] <= pixel_x_sync[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[5] <= pixel_x_sync[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[6] <= pixel_x_sync[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[7] <= pixel_x_sync[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[8] <= pixel_x_sync[8].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[0] <= pixel_y_sync[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[1] <= pixel_y_sync[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[2] <= pixel_y_sync[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[3] <= pixel_y_sync[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[4] <= pixel_y_sync[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[5] <= pixel_y_sync[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[6] <= pixel_y_sync[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[7] <= pixel_y_sync[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[8] <= pixel_y_sync[8].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID <= SPRITE_ID.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[0] <= pixel_x[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[1] <= pixel_x[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[2] <= pixel_x[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[3] <= pixel_x[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[4] <= pixel_x[4].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[0] <= pixel_y[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[1] <= pixel_y[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[2] <= pixel_y[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[3] <= pixel_y[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[4] <= pixel_y[4].DB_MAX_OUTPUT_PORT_TYPE
ENV_DONE <= ENV_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE <= RUN_ENV.DB_MAX_OUTPUT_PORT_TYPE
RE <= RUN_ENV.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|envir_subsystem:envir_sub_sys|envROM:env
CLOCK_50 => pout[0].CLK
CLOCK_50 => pout[1].CLK
CLOCK_50 => pout[2].CLK
CLOCK_50 => pout[3].CLK
CLOCK_50 => pout[4].CLK
CLOCK_50 => pout[5].CLK
CLOCK_50 => pout[6].CLK
CLOCK_50 => pout[7].CLK
RESET => ~NO_FANOUT~
R_ENV => pout.OUTPUTSELECT
R_ENV => pout.OUTPUTSELECT
R_ENV => pout.OUTPUTSELECT
R_ENV => pout.OUTPUTSELECT
R_ENV => pout.OUTPUTSELECT
R_ENV => pout.OUTPUTSELECT
R_ENV => pout.OUTPUTSELECT
R_ENV => pout.OUTPUTSELECT
SPRITE_ID => Add8.IN53
SPRITE_X[0] => Mux0.IN263
SPRITE_X[0] => Mux1.IN263
SPRITE_X[0] => Mux2.IN263
SPRITE_X[0] => Mux3.IN263
SPRITE_X[0] => Mux4.IN263
SPRITE_X[0] => Mux5.IN263
SPRITE_X[0] => Mux6.IN263
SPRITE_X[0] => Mux7.IN263
SPRITE_X[0] => Mux8.IN263
SPRITE_X[0] => Mux9.IN263
SPRITE_X[0] => Mux10.IN263
SPRITE_X[0] => Mux11.IN263
SPRITE_X[0] => Mux12.IN263
SPRITE_X[0] => Mux13.IN263
SPRITE_X[0] => Mux14.IN263
SPRITE_X[0] => Mux15.IN263
SPRITE_X[0] => Mux16.IN263
SPRITE_X[0] => Mux17.IN263
SPRITE_X[0] => Mux18.IN263
SPRITE_X[0] => Mux19.IN263
SPRITE_X[0] => Mux20.IN263
SPRITE_X[0] => Mux21.IN263
SPRITE_X[0] => Mux22.IN263
SPRITE_X[0] => Mux23.IN263
SPRITE_X[0] => Mux24.IN263
SPRITE_X[0] => Mux25.IN263
SPRITE_X[0] => Mux26.IN263
SPRITE_X[0] => Mux27.IN263
SPRITE_X[0] => Mux28.IN263
SPRITE_X[0] => Mux29.IN263
SPRITE_X[0] => Mux30.IN263
SPRITE_X[0] => Mux31.IN263
SPRITE_X[0] => Mux32.IN263
SPRITE_X[0] => Mux33.IN263
SPRITE_X[0] => Mux34.IN263
SPRITE_X[0] => Mux35.IN263
SPRITE_X[0] => Mux36.IN263
SPRITE_X[0] => Mux37.IN263
SPRITE_X[0] => Mux38.IN263
SPRITE_X[0] => Mux39.IN263
SPRITE_X[0] => Mux40.IN263
SPRITE_X[0] => Mux41.IN263
SPRITE_X[0] => Mux42.IN263
SPRITE_X[0] => Mux43.IN263
SPRITE_X[0] => Add0.IN64
SPRITE_X[0] => Add1.IN62
SPRITE_X[0] => Add2.IN64
SPRITE_X[0] => Add3.IN60
SPRITE_X[0] => Add4.IN64
SPRITE_X[0] => Add5.IN62
SPRITE_X[0] => Add6.IN64
SPRITE_X[0] => Add7.IN64
SPRITE_X[1] => Mux0.IN262
SPRITE_X[1] => Mux1.IN262
SPRITE_X[1] => Mux2.IN262
SPRITE_X[1] => Mux3.IN262
SPRITE_X[1] => Mux4.IN262
SPRITE_X[1] => Mux5.IN262
SPRITE_X[1] => Mux6.IN262
SPRITE_X[1] => Mux7.IN262
SPRITE_X[1] => Mux8.IN262
SPRITE_X[1] => Mux9.IN262
SPRITE_X[1] => Mux10.IN262
SPRITE_X[1] => Mux11.IN262
SPRITE_X[1] => Mux12.IN262
SPRITE_X[1] => Mux13.IN262
SPRITE_X[1] => Mux14.IN262
SPRITE_X[1] => Mux15.IN262
SPRITE_X[1] => Mux16.IN262
SPRITE_X[1] => Mux17.IN262
SPRITE_X[1] => Mux18.IN262
SPRITE_X[1] => Mux19.IN262
SPRITE_X[1] => Mux20.IN262
SPRITE_X[1] => Mux21.IN262
SPRITE_X[1] => Mux22.IN262
SPRITE_X[1] => Mux23.IN262
SPRITE_X[1] => Mux24.IN262
SPRITE_X[1] => Mux25.IN262
SPRITE_X[1] => Mux26.IN262
SPRITE_X[1] => Mux27.IN262
SPRITE_X[1] => Mux28.IN262
SPRITE_X[1] => Mux29.IN262
SPRITE_X[1] => Mux30.IN262
SPRITE_X[1] => Mux31.IN262
SPRITE_X[1] => Mux32.IN262
SPRITE_X[1] => Mux33.IN262
SPRITE_X[1] => Mux34.IN262
SPRITE_X[1] => Mux35.IN262
SPRITE_X[1] => Mux36.IN262
SPRITE_X[1] => Mux37.IN262
SPRITE_X[1] => Mux38.IN262
SPRITE_X[1] => Mux39.IN262
SPRITE_X[1] => Mux40.IN262
SPRITE_X[1] => Mux41.IN262
SPRITE_X[1] => Mux42.IN262
SPRITE_X[1] => Mux43.IN262
SPRITE_X[1] => Add0.IN63
SPRITE_X[1] => Add1.IN61
SPRITE_X[1] => Add2.IN63
SPRITE_X[1] => Add3.IN59
SPRITE_X[1] => Add4.IN63
SPRITE_X[1] => Add5.IN61
SPRITE_X[1] => Add6.IN63
SPRITE_X[1] => Add7.IN63
SPRITE_X[2] => Mux0.IN261
SPRITE_X[2] => Mux1.IN261
SPRITE_X[2] => Mux2.IN261
SPRITE_X[2] => Mux3.IN261
SPRITE_X[2] => Mux4.IN261
SPRITE_X[2] => Mux5.IN261
SPRITE_X[2] => Mux6.IN261
SPRITE_X[2] => Mux7.IN261
SPRITE_X[2] => Mux8.IN261
SPRITE_X[2] => Mux9.IN261
SPRITE_X[2] => Mux10.IN261
SPRITE_X[2] => Mux11.IN261
SPRITE_X[2] => Mux12.IN261
SPRITE_X[2] => Mux13.IN261
SPRITE_X[2] => Mux14.IN261
SPRITE_X[2] => Mux15.IN261
SPRITE_X[2] => Mux16.IN261
SPRITE_X[2] => Mux17.IN261
SPRITE_X[2] => Mux18.IN261
SPRITE_X[2] => Mux19.IN261
SPRITE_X[2] => Mux20.IN261
SPRITE_X[2] => Mux21.IN261
SPRITE_X[2] => Mux22.IN261
SPRITE_X[2] => Mux23.IN261
SPRITE_X[2] => Mux24.IN261
SPRITE_X[2] => Mux25.IN261
SPRITE_X[2] => Mux26.IN261
SPRITE_X[2] => Mux27.IN261
SPRITE_X[2] => Mux28.IN261
SPRITE_X[2] => Mux29.IN261
SPRITE_X[2] => Mux30.IN261
SPRITE_X[2] => Mux31.IN261
SPRITE_X[2] => Mux32.IN261
SPRITE_X[2] => Mux33.IN261
SPRITE_X[2] => Mux34.IN261
SPRITE_X[2] => Mux35.IN261
SPRITE_X[2] => Mux36.IN261
SPRITE_X[2] => Mux37.IN261
SPRITE_X[2] => Mux38.IN261
SPRITE_X[2] => Mux39.IN261
SPRITE_X[2] => Mux40.IN261
SPRITE_X[2] => Mux41.IN261
SPRITE_X[2] => Mux42.IN261
SPRITE_X[2] => Mux43.IN261
SPRITE_X[2] => Add0.IN62
SPRITE_X[2] => Add1.IN60
SPRITE_X[2] => Add2.IN62
SPRITE_X[2] => Add3.IN58
SPRITE_X[2] => Add4.IN62
SPRITE_X[2] => Add5.IN60
SPRITE_X[2] => Add6.IN62
SPRITE_X[2] => Add7.IN62
SPRITE_X[3] => Mux0.IN260
SPRITE_X[3] => Mux1.IN260
SPRITE_X[3] => Mux2.IN260
SPRITE_X[3] => Mux3.IN260
SPRITE_X[3] => Mux4.IN260
SPRITE_X[3] => Mux5.IN260
SPRITE_X[3] => Mux6.IN260
SPRITE_X[3] => Mux7.IN260
SPRITE_X[3] => Mux8.IN260
SPRITE_X[3] => Mux9.IN260
SPRITE_X[3] => Mux10.IN260
SPRITE_X[3] => Mux11.IN260
SPRITE_X[3] => Mux12.IN260
SPRITE_X[3] => Mux13.IN260
SPRITE_X[3] => Mux14.IN260
SPRITE_X[3] => Mux15.IN260
SPRITE_X[3] => Mux16.IN260
SPRITE_X[3] => Mux17.IN260
SPRITE_X[3] => Mux18.IN260
SPRITE_X[3] => Mux19.IN260
SPRITE_X[3] => Mux20.IN260
SPRITE_X[3] => Mux21.IN260
SPRITE_X[3] => Mux22.IN260
SPRITE_X[3] => Mux23.IN260
SPRITE_X[3] => Mux24.IN260
SPRITE_X[3] => Mux25.IN260
SPRITE_X[3] => Mux26.IN260
SPRITE_X[3] => Mux27.IN260
SPRITE_X[3] => Mux28.IN260
SPRITE_X[3] => Mux29.IN260
SPRITE_X[3] => Mux30.IN260
SPRITE_X[3] => Mux31.IN260
SPRITE_X[3] => Mux32.IN260
SPRITE_X[3] => Mux33.IN260
SPRITE_X[3] => Mux34.IN260
SPRITE_X[3] => Mux35.IN260
SPRITE_X[3] => Mux36.IN260
SPRITE_X[3] => Mux37.IN260
SPRITE_X[3] => Mux38.IN260
SPRITE_X[3] => Mux39.IN260
SPRITE_X[3] => Mux40.IN260
SPRITE_X[3] => Mux41.IN260
SPRITE_X[3] => Mux42.IN260
SPRITE_X[3] => Mux43.IN260
SPRITE_X[3] => Add0.IN61
SPRITE_X[3] => Add1.IN59
SPRITE_X[3] => Add2.IN61
SPRITE_X[3] => Add3.IN57
SPRITE_X[3] => Add4.IN61
SPRITE_X[3] => Add5.IN59
SPRITE_X[3] => Add6.IN61
SPRITE_X[3] => Add7.IN61
SPRITE_X[4] => Mux0.IN259
SPRITE_X[4] => Mux1.IN259
SPRITE_X[4] => Mux2.IN259
SPRITE_X[4] => Mux3.IN259
SPRITE_X[4] => Mux4.IN259
SPRITE_X[4] => Mux5.IN259
SPRITE_X[4] => Mux6.IN259
SPRITE_X[4] => Mux7.IN259
SPRITE_X[4] => Mux8.IN259
SPRITE_X[4] => Mux9.IN259
SPRITE_X[4] => Mux10.IN259
SPRITE_X[4] => Mux11.IN259
SPRITE_X[4] => Mux12.IN259
SPRITE_X[4] => Mux13.IN259
SPRITE_X[4] => Mux14.IN259
SPRITE_X[4] => Mux15.IN259
SPRITE_X[4] => Mux16.IN259
SPRITE_X[4] => Mux17.IN259
SPRITE_X[4] => Mux18.IN259
SPRITE_X[4] => Mux19.IN259
SPRITE_X[4] => Mux20.IN259
SPRITE_X[4] => Mux21.IN259
SPRITE_X[4] => Mux22.IN259
SPRITE_X[4] => Mux23.IN259
SPRITE_X[4] => Mux24.IN259
SPRITE_X[4] => Mux25.IN259
SPRITE_X[4] => Mux26.IN259
SPRITE_X[4] => Mux27.IN259
SPRITE_X[4] => Mux28.IN259
SPRITE_X[4] => Mux29.IN259
SPRITE_X[4] => Mux30.IN259
SPRITE_X[4] => Mux31.IN259
SPRITE_X[4] => Mux32.IN259
SPRITE_X[4] => Mux33.IN259
SPRITE_X[4] => Mux34.IN259
SPRITE_X[4] => Mux35.IN259
SPRITE_X[4] => Mux36.IN259
SPRITE_X[4] => Mux37.IN259
SPRITE_X[4] => Mux38.IN259
SPRITE_X[4] => Mux39.IN259
SPRITE_X[4] => Mux40.IN259
SPRITE_X[4] => Mux41.IN259
SPRITE_X[4] => Mux42.IN259
SPRITE_X[4] => Mux43.IN259
SPRITE_X[4] => Add0.IN60
SPRITE_X[4] => Add1.IN58
SPRITE_X[4] => Add2.IN60
SPRITE_X[4] => Add3.IN56
SPRITE_X[4] => Add4.IN60
SPRITE_X[4] => Add5.IN58
SPRITE_X[4] => Add6.IN60
SPRITE_X[4] => Add7.IN60
SPRITE_Y[0] => Mux44.IN134
SPRITE_Y[0] => Mux89.IN134
SPRITE_Y[0] => Mux134.IN134
SPRITE_Y[0] => Mux179.IN134
SPRITE_Y[0] => Mux224.IN134
SPRITE_Y[0] => Mux269.IN134
SPRITE_Y[0] => Mux314.IN134
SPRITE_Y[0] => Mux359.IN134
SPRITE_Y[1] => Mux44.IN133
SPRITE_Y[1] => Mux89.IN133
SPRITE_Y[1] => Mux134.IN133
SPRITE_Y[1] => Mux179.IN133
SPRITE_Y[1] => Mux224.IN133
SPRITE_Y[1] => Mux269.IN133
SPRITE_Y[1] => Mux314.IN133
SPRITE_Y[1] => Mux359.IN133
SPRITE_Y[2] => Mux44.IN132
SPRITE_Y[2] => Mux89.IN132
SPRITE_Y[2] => Mux134.IN132
SPRITE_Y[2] => Mux179.IN132
SPRITE_Y[2] => Mux224.IN132
SPRITE_Y[2] => Mux269.IN132
SPRITE_Y[2] => Mux314.IN132
SPRITE_Y[2] => Mux359.IN132
SPRITE_Y[3] => Mux44.IN131
SPRITE_Y[3] => Mux89.IN131
SPRITE_Y[3] => Mux134.IN131
SPRITE_Y[3] => Mux179.IN131
SPRITE_Y[3] => Mux224.IN131
SPRITE_Y[3] => Mux269.IN131
SPRITE_Y[3] => Mux314.IN131
SPRITE_Y[3] => Mux359.IN131
SPRITE_Y[4] => Mux44.IN130
SPRITE_Y[4] => Mux89.IN130
SPRITE_Y[4] => Mux134.IN130
SPRITE_Y[4] => Mux179.IN130
SPRITE_Y[4] => Mux224.IN130
SPRITE_Y[4] => Mux269.IN130
SPRITE_Y[4] => Mux314.IN130
SPRITE_Y[4] => Mux359.IN130
SPRITE_PIXEL[0] <= pout[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[1] <= pout[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[2] <= pout[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[3] <= pout[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[4] <= pout[4].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[5] <= pout[5].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[6] <= pout[6].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[7] <= pout[7].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|game_over_subsystem:game_over_sub_sys
CLOCK_50 => game_over_engine:gameoverEngine.CLOCK_50
CLOCK_50 => gameoverROM:gameover.CLOCK_50
RESET_H => game_over_engine:gameoverEngine.RESET
RESET_H => gameoverROM:gameover.RESET
RUN_GAME_OVER => game_over_engine:gameoverEngine.RUN_GAME_OVER
WE <= game_over_engine:gameoverEngine.WE
GAME_OVER_DONE <= game_over_engine:gameoverEngine.GAME_OVER_DONE
PIXEL_DOUT[0] <= game_over_engine:gameoverEngine.PIXEL_DOUT[0]
PIXEL_DOUT[1] <= game_over_engine:gameoverEngine.PIXEL_DOUT[1]
PIXEL_DOUT[2] <= game_over_engine:gameoverEngine.PIXEL_DOUT[2]
PIXEL_DOUT[3] <= game_over_engine:gameoverEngine.PIXEL_DOUT[3]
PIXEL_DOUT[4] <= game_over_engine:gameoverEngine.PIXEL_DOUT[4]
PIXEL_DOUT[5] <= game_over_engine:gameoverEngine.PIXEL_DOUT[5]
PIXEL_DOUT[6] <= game_over_engine:gameoverEngine.PIXEL_DOUT[6]
PIXEL_DOUT[7] <= game_over_engine:gameoverEngine.PIXEL_DOUT[7]
PIXEL_X[0] <= game_over_engine:gameoverEngine.PIXEL_X[0]
PIXEL_X[1] <= game_over_engine:gameoverEngine.PIXEL_X[1]
PIXEL_X[2] <= game_over_engine:gameoverEngine.PIXEL_X[2]
PIXEL_X[3] <= game_over_engine:gameoverEngine.PIXEL_X[3]
PIXEL_X[4] <= game_over_engine:gameoverEngine.PIXEL_X[4]
PIXEL_X[5] <= game_over_engine:gameoverEngine.PIXEL_X[5]
PIXEL_X[6] <= game_over_engine:gameoverEngine.PIXEL_X[6]
PIXEL_X[7] <= game_over_engine:gameoverEngine.PIXEL_X[7]
PIXEL_X[8] <= game_over_engine:gameoverEngine.PIXEL_X[8]
PIXEL_Y[0] <= game_over_engine:gameoverEngine.PIXEL_Y[0]
PIXEL_Y[1] <= game_over_engine:gameoverEngine.PIXEL_Y[1]
PIXEL_Y[2] <= game_over_engine:gameoverEngine.PIXEL_Y[2]
PIXEL_Y[3] <= game_over_engine:gameoverEngine.PIXEL_Y[3]
PIXEL_Y[4] <= game_over_engine:gameoverEngine.PIXEL_Y[4]
PIXEL_Y[5] <= game_over_engine:gameoverEngine.PIXEL_Y[5]
PIXEL_Y[6] <= game_over_engine:gameoverEngine.PIXEL_Y[6]
PIXEL_Y[7] <= game_over_engine:gameoverEngine.PIXEL_Y[7]
PIXEL_Y[8] <= game_over_engine:gameoverEngine.PIXEL_Y[8]


|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine
CLOCK_50 => pixel_y_sync[0].CLK
CLOCK_50 => pixel_y_sync[1].CLK
CLOCK_50 => pixel_y_sync[2].CLK
CLOCK_50 => pixel_y_sync[3].CLK
CLOCK_50 => pixel_y_sync[4].CLK
CLOCK_50 => pixel_y_sync[5].CLK
CLOCK_50 => pixel_y_sync[6].CLK
CLOCK_50 => pixel_y_sync[7].CLK
CLOCK_50 => pixel_y_sync[8].CLK
CLOCK_50 => pixel_x_sync[0].CLK
CLOCK_50 => pixel_x_sync[1].CLK
CLOCK_50 => pixel_x_sync[2].CLK
CLOCK_50 => pixel_x_sync[3].CLK
CLOCK_50 => pixel_x_sync[4].CLK
CLOCK_50 => pixel_x_sync[5].CLK
CLOCK_50 => pixel_x_sync[6].CLK
CLOCK_50 => pixel_x_sync[7].CLK
CLOCK_50 => pixel_x_sync[8].CLK
CLOCK_50 => GAME_OVER_DONE~reg0.CLK
CLOCK_50 => pixel_y[0].CLK
CLOCK_50 => pixel_y[1].CLK
CLOCK_50 => pixel_y[2].CLK
CLOCK_50 => pixel_y[3].CLK
CLOCK_50 => pixel_y[4].CLK
CLOCK_50 => pixel_y[5].CLK
CLOCK_50 => pixel_y[6].CLK
CLOCK_50 => pixel_y[7].CLK
CLOCK_50 => pixel_y[8].CLK
CLOCK_50 => pixel_y[9].CLK
CLOCK_50 => pixel_y[10].CLK
CLOCK_50 => pixel_y[11].CLK
CLOCK_50 => pixel_y[12].CLK
CLOCK_50 => pixel_y[13].CLK
CLOCK_50 => pixel_y[14].CLK
CLOCK_50 => pixel_y[15].CLK
CLOCK_50 => pixel_y[16].CLK
CLOCK_50 => pixel_y[17].CLK
CLOCK_50 => pixel_y[18].CLK
CLOCK_50 => pixel_y[19].CLK
CLOCK_50 => pixel_y[20].CLK
CLOCK_50 => pixel_y[21].CLK
CLOCK_50 => pixel_y[22].CLK
CLOCK_50 => pixel_y[23].CLK
CLOCK_50 => pixel_y[24].CLK
CLOCK_50 => pixel_y[25].CLK
CLOCK_50 => pixel_y[26].CLK
CLOCK_50 => pixel_y[27].CLK
CLOCK_50 => pixel_y[28].CLK
CLOCK_50 => pixel_y[29].CLK
CLOCK_50 => pixel_y[30].CLK
CLOCK_50 => pixel_y[31].CLK
CLOCK_50 => pixel_x[0].CLK
CLOCK_50 => pixel_x[1].CLK
CLOCK_50 => pixel_x[2].CLK
CLOCK_50 => pixel_x[3].CLK
CLOCK_50 => pixel_x[4].CLK
CLOCK_50 => pixel_x[5].CLK
CLOCK_50 => pixel_x[6].CLK
CLOCK_50 => pixel_x[7].CLK
CLOCK_50 => pixel_x[8].CLK
CLOCK_50 => pixel_x[9].CLK
CLOCK_50 => pixel_x[10].CLK
CLOCK_50 => pixel_x[11].CLK
CLOCK_50 => pixel_x[12].CLK
CLOCK_50 => pixel_x[13].CLK
CLOCK_50 => pixel_x[14].CLK
CLOCK_50 => pixel_x[15].CLK
CLOCK_50 => pixel_x[16].CLK
CLOCK_50 => pixel_x[17].CLK
CLOCK_50 => pixel_x[18].CLK
CLOCK_50 => pixel_x[19].CLK
CLOCK_50 => pixel_x[20].CLK
CLOCK_50 => pixel_x[21].CLK
CLOCK_50 => pixel_x[22].CLK
CLOCK_50 => pixel_x[23].CLK
CLOCK_50 => pixel_x[24].CLK
CLOCK_50 => pixel_x[25].CLK
CLOCK_50 => pixel_x[26].CLK
CLOCK_50 => pixel_x[27].CLK
CLOCK_50 => pixel_x[28].CLK
CLOCK_50 => pixel_x[29].CLK
CLOCK_50 => pixel_x[30].CLK
CLOCK_50 => pixel_x[31].CLK
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_x.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => pixel_y.OUTPUTSELECT
RUN_GAME_OVER => RE.DATAIN
RUN_GAME_OVER => WE.DATAIN
PIXEL_DIN[0] => PIXEL_DOUT[0].DATAIN
PIXEL_DIN[1] => PIXEL_DOUT[1].DATAIN
PIXEL_DIN[2] => PIXEL_DOUT[2].DATAIN
PIXEL_DIN[3] => PIXEL_DOUT[3].DATAIN
PIXEL_DIN[4] => PIXEL_DOUT[4].DATAIN
PIXEL_DIN[5] => PIXEL_DOUT[5].DATAIN
PIXEL_DIN[6] => PIXEL_DOUT[6].DATAIN
PIXEL_DIN[7] => PIXEL_DOUT[7].DATAIN
PIXEL_DOUT[0] <= PIXEL_DIN[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[1] <= PIXEL_DIN[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[2] <= PIXEL_DIN[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[3] <= PIXEL_DIN[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[4] <= PIXEL_DIN[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[5] <= PIXEL_DIN[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[6] <= PIXEL_DIN[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[7] <= PIXEL_DIN[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[0] <= pixel_x_sync[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[1] <= pixel_x_sync[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[2] <= pixel_x_sync[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[3] <= pixel_x_sync[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[4] <= pixel_x_sync[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[5] <= pixel_x_sync[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[6] <= pixel_x_sync[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[7] <= pixel_x_sync[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[8] <= pixel_x_sync[8].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[0] <= pixel_y_sync[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[1] <= pixel_y_sync[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[2] <= pixel_y_sync[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[3] <= pixel_y_sync[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[4] <= pixel_y_sync[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[5] <= pixel_y_sync[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[6] <= pixel_y_sync[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[7] <= pixel_y_sync[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[8] <= pixel_y_sync[8].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[0] <= SPRITE_ID.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[1] <= SPRITE_ID.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[2] <= SPRITE_ID.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[0] <= pixel_x[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[1] <= pixel_x[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[2] <= pixel_x[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[3] <= pixel_x[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[4] <= pixel_x[4].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[0] <= pixel_y[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[1] <= pixel_y[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[2] <= pixel_y[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[3] <= pixel_y[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[4] <= pixel_y[4].DB_MAX_OUTPUT_PORT_TYPE
GAME_OVER_DONE <= GAME_OVER_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE <= RUN_GAME_OVER.DB_MAX_OUTPUT_PORT_TYPE
RE <= RUN_GAME_OVER.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|game_over_subsystem:game_over_sub_sys|gameoverROM:gameover
CLOCK_50 => pout[0].CLK
CLOCK_50 => pout[1].CLK
CLOCK_50 => pout[2].CLK
CLOCK_50 => pout[3].CLK
CLOCK_50 => pout[4].CLK
CLOCK_50 => pout[5].CLK
CLOCK_50 => pout[6].CLK
CLOCK_50 => pout[7].CLK
RESET => ~NO_FANOUT~
R_G_O => pout.OUTPUTSELECT
R_G_O => pout.OUTPUTSELECT
R_G_O => pout.OUTPUTSELECT
R_G_O => pout.OUTPUTSELECT
R_G_O => pout.OUTPUTSELECT
R_G_O => pout.OUTPUTSELECT
R_G_O => pout.OUTPUTSELECT
R_G_O => pout.OUTPUTSELECT
SPRITE_ID[0] => Add8.IN51
SPRITE_ID[1] => Add8.IN50
SPRITE_ID[2] => Add8.IN49
SPRITE_X[0] => Mux0.IN263
SPRITE_X[0] => Mux1.IN263
SPRITE_X[0] => Mux2.IN263
SPRITE_X[0] => Mux3.IN263
SPRITE_X[0] => Mux4.IN263
SPRITE_X[0] => Mux5.IN263
SPRITE_X[0] => Mux6.IN263
SPRITE_X[0] => Mux7.IN263
SPRITE_X[0] => Mux8.IN263
SPRITE_X[0] => Mux9.IN263
SPRITE_X[0] => Mux10.IN263
SPRITE_X[0] => Mux11.IN263
SPRITE_X[0] => Mux12.IN263
SPRITE_X[0] => Mux13.IN263
SPRITE_X[0] => Mux14.IN263
SPRITE_X[0] => Mux15.IN263
SPRITE_X[0] => Mux16.IN263
SPRITE_X[0] => Mux17.IN263
SPRITE_X[0] => Mux18.IN263
SPRITE_X[0] => Mux19.IN263
SPRITE_X[0] => Mux20.IN263
SPRITE_X[0] => Mux21.IN263
SPRITE_X[0] => Mux22.IN263
SPRITE_X[0] => Mux23.IN263
SPRITE_X[0] => Mux24.IN263
SPRITE_X[0] => Mux25.IN263
SPRITE_X[0] => Mux26.IN263
SPRITE_X[0] => Mux27.IN263
SPRITE_X[0] => Mux28.IN263
SPRITE_X[0] => Mux29.IN263
SPRITE_X[0] => Add0.IN64
SPRITE_X[0] => Add1.IN62
SPRITE_X[0] => Add2.IN64
SPRITE_X[0] => Add3.IN60
SPRITE_X[0] => Add4.IN64
SPRITE_X[0] => Add5.IN62
SPRITE_X[0] => Add6.IN64
SPRITE_X[0] => Add7.IN64
SPRITE_X[1] => Mux0.IN262
SPRITE_X[1] => Mux1.IN262
SPRITE_X[1] => Mux2.IN262
SPRITE_X[1] => Mux3.IN262
SPRITE_X[1] => Mux4.IN262
SPRITE_X[1] => Mux5.IN262
SPRITE_X[1] => Mux6.IN262
SPRITE_X[1] => Mux7.IN262
SPRITE_X[1] => Mux8.IN262
SPRITE_X[1] => Mux9.IN262
SPRITE_X[1] => Mux10.IN262
SPRITE_X[1] => Mux11.IN262
SPRITE_X[1] => Mux12.IN262
SPRITE_X[1] => Mux13.IN262
SPRITE_X[1] => Mux14.IN262
SPRITE_X[1] => Mux15.IN262
SPRITE_X[1] => Mux16.IN262
SPRITE_X[1] => Mux17.IN262
SPRITE_X[1] => Mux18.IN262
SPRITE_X[1] => Mux19.IN262
SPRITE_X[1] => Mux20.IN262
SPRITE_X[1] => Mux21.IN262
SPRITE_X[1] => Mux22.IN262
SPRITE_X[1] => Mux23.IN262
SPRITE_X[1] => Mux24.IN262
SPRITE_X[1] => Mux25.IN262
SPRITE_X[1] => Mux26.IN262
SPRITE_X[1] => Mux27.IN262
SPRITE_X[1] => Mux28.IN262
SPRITE_X[1] => Mux29.IN262
SPRITE_X[1] => Add0.IN63
SPRITE_X[1] => Add1.IN61
SPRITE_X[1] => Add2.IN63
SPRITE_X[1] => Add3.IN59
SPRITE_X[1] => Add4.IN63
SPRITE_X[1] => Add5.IN61
SPRITE_X[1] => Add6.IN63
SPRITE_X[1] => Add7.IN63
SPRITE_X[2] => Mux0.IN261
SPRITE_X[2] => Mux1.IN261
SPRITE_X[2] => Mux2.IN261
SPRITE_X[2] => Mux3.IN261
SPRITE_X[2] => Mux4.IN261
SPRITE_X[2] => Mux5.IN261
SPRITE_X[2] => Mux6.IN261
SPRITE_X[2] => Mux7.IN261
SPRITE_X[2] => Mux8.IN261
SPRITE_X[2] => Mux9.IN261
SPRITE_X[2] => Mux10.IN261
SPRITE_X[2] => Mux11.IN261
SPRITE_X[2] => Mux12.IN261
SPRITE_X[2] => Mux13.IN261
SPRITE_X[2] => Mux14.IN261
SPRITE_X[2] => Mux15.IN261
SPRITE_X[2] => Mux16.IN261
SPRITE_X[2] => Mux17.IN261
SPRITE_X[2] => Mux18.IN261
SPRITE_X[2] => Mux19.IN261
SPRITE_X[2] => Mux20.IN261
SPRITE_X[2] => Mux21.IN261
SPRITE_X[2] => Mux22.IN261
SPRITE_X[2] => Mux23.IN261
SPRITE_X[2] => Mux24.IN261
SPRITE_X[2] => Mux25.IN261
SPRITE_X[2] => Mux26.IN261
SPRITE_X[2] => Mux27.IN261
SPRITE_X[2] => Mux28.IN261
SPRITE_X[2] => Mux29.IN261
SPRITE_X[2] => Add0.IN62
SPRITE_X[2] => Add1.IN60
SPRITE_X[2] => Add2.IN62
SPRITE_X[2] => Add3.IN58
SPRITE_X[2] => Add4.IN62
SPRITE_X[2] => Add5.IN60
SPRITE_X[2] => Add6.IN62
SPRITE_X[2] => Add7.IN62
SPRITE_X[3] => Mux0.IN260
SPRITE_X[3] => Mux1.IN260
SPRITE_X[3] => Mux2.IN260
SPRITE_X[3] => Mux3.IN260
SPRITE_X[3] => Mux4.IN260
SPRITE_X[3] => Mux5.IN260
SPRITE_X[3] => Mux6.IN260
SPRITE_X[3] => Mux7.IN260
SPRITE_X[3] => Mux8.IN260
SPRITE_X[3] => Mux9.IN260
SPRITE_X[3] => Mux10.IN260
SPRITE_X[3] => Mux11.IN260
SPRITE_X[3] => Mux12.IN260
SPRITE_X[3] => Mux13.IN260
SPRITE_X[3] => Mux14.IN260
SPRITE_X[3] => Mux15.IN260
SPRITE_X[3] => Mux16.IN260
SPRITE_X[3] => Mux17.IN260
SPRITE_X[3] => Mux18.IN260
SPRITE_X[3] => Mux19.IN260
SPRITE_X[3] => Mux20.IN260
SPRITE_X[3] => Mux21.IN260
SPRITE_X[3] => Mux22.IN260
SPRITE_X[3] => Mux23.IN260
SPRITE_X[3] => Mux24.IN260
SPRITE_X[3] => Mux25.IN260
SPRITE_X[3] => Mux26.IN260
SPRITE_X[3] => Mux27.IN260
SPRITE_X[3] => Mux28.IN260
SPRITE_X[3] => Mux29.IN260
SPRITE_X[3] => Add0.IN61
SPRITE_X[3] => Add1.IN59
SPRITE_X[3] => Add2.IN61
SPRITE_X[3] => Add3.IN57
SPRITE_X[3] => Add4.IN61
SPRITE_X[3] => Add5.IN59
SPRITE_X[3] => Add6.IN61
SPRITE_X[3] => Add7.IN61
SPRITE_X[4] => Mux0.IN259
SPRITE_X[4] => Mux1.IN259
SPRITE_X[4] => Mux2.IN259
SPRITE_X[4] => Mux3.IN259
SPRITE_X[4] => Mux4.IN259
SPRITE_X[4] => Mux5.IN259
SPRITE_X[4] => Mux6.IN259
SPRITE_X[4] => Mux7.IN259
SPRITE_X[4] => Mux8.IN259
SPRITE_X[4] => Mux9.IN259
SPRITE_X[4] => Mux10.IN259
SPRITE_X[4] => Mux11.IN259
SPRITE_X[4] => Mux12.IN259
SPRITE_X[4] => Mux13.IN259
SPRITE_X[4] => Mux14.IN259
SPRITE_X[4] => Mux15.IN259
SPRITE_X[4] => Mux16.IN259
SPRITE_X[4] => Mux17.IN259
SPRITE_X[4] => Mux18.IN259
SPRITE_X[4] => Mux19.IN259
SPRITE_X[4] => Mux20.IN259
SPRITE_X[4] => Mux21.IN259
SPRITE_X[4] => Mux22.IN259
SPRITE_X[4] => Mux23.IN259
SPRITE_X[4] => Mux24.IN259
SPRITE_X[4] => Mux25.IN259
SPRITE_X[4] => Mux26.IN259
SPRITE_X[4] => Mux27.IN259
SPRITE_X[4] => Mux28.IN259
SPRITE_X[4] => Mux29.IN259
SPRITE_X[4] => Add0.IN60
SPRITE_X[4] => Add1.IN58
SPRITE_X[4] => Add2.IN60
SPRITE_X[4] => Add3.IN56
SPRITE_X[4] => Add4.IN60
SPRITE_X[4] => Add5.IN58
SPRITE_X[4] => Add6.IN60
SPRITE_X[4] => Add7.IN60
SPRITE_Y[0] => Mux30.IN520
SPRITE_Y[0] => Mux61.IN520
SPRITE_Y[0] => Mux92.IN520
SPRITE_Y[0] => Mux123.IN520
SPRITE_Y[0] => Mux154.IN520
SPRITE_Y[0] => Mux185.IN520
SPRITE_Y[0] => Mux216.IN520
SPRITE_Y[0] => Mux248.IN520
SPRITE_Y[1] => Mux30.IN519
SPRITE_Y[1] => Mux61.IN519
SPRITE_Y[1] => Mux92.IN519
SPRITE_Y[1] => Mux123.IN519
SPRITE_Y[1] => Mux154.IN519
SPRITE_Y[1] => Mux185.IN519
SPRITE_Y[1] => Mux216.IN519
SPRITE_Y[1] => Mux248.IN519
SPRITE_Y[2] => Mux30.IN518
SPRITE_Y[2] => Mux61.IN518
SPRITE_Y[2] => Mux92.IN518
SPRITE_Y[2] => Mux123.IN518
SPRITE_Y[2] => Mux154.IN518
SPRITE_Y[2] => Mux185.IN518
SPRITE_Y[2] => Mux216.IN518
SPRITE_Y[2] => Mux248.IN518
SPRITE_Y[3] => Mux30.IN517
SPRITE_Y[3] => Mux61.IN517
SPRITE_Y[3] => Mux92.IN517
SPRITE_Y[3] => Mux123.IN517
SPRITE_Y[3] => Mux154.IN517
SPRITE_Y[3] => Mux185.IN517
SPRITE_Y[3] => Mux216.IN517
SPRITE_Y[3] => Mux248.IN517
SPRITE_Y[4] => Mux30.IN516
SPRITE_Y[4] => Mux61.IN516
SPRITE_Y[4] => Mux92.IN516
SPRITE_Y[4] => Mux123.IN516
SPRITE_Y[4] => Mux154.IN516
SPRITE_Y[4] => Mux185.IN516
SPRITE_Y[4] => Mux216.IN516
SPRITE_Y[4] => Mux248.IN516
SPRITE_PIXEL[0] <= pout[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[1] <= pout[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[2] <= pout[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[3] <= pout[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[4] <= pout[4].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[5] <= pout[5].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[6] <= pout[6].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[7] <= pout[7].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|you_win_subsystem:you_win_sub_sys
CLOCK_50 => you_win_engine:youwinEngine.CLOCK_50
CLOCK_50 => youwinROM:youwin.CLOCK_50
RESET_H => you_win_engine:youwinEngine.RESET
RESET_H => youwinROM:youwin.RESET
RUN_YOU_WIN => you_win_engine:youwinEngine.RUN_YOU_WIN
WE <= you_win_engine:youwinEngine.WE
YOU_WIN_DONE <= you_win_engine:youwinEngine.YOU_WIN_DONE
PIXEL_DOUT[0] <= you_win_engine:youwinEngine.PIXEL_DOUT[0]
PIXEL_DOUT[1] <= you_win_engine:youwinEngine.PIXEL_DOUT[1]
PIXEL_DOUT[2] <= you_win_engine:youwinEngine.PIXEL_DOUT[2]
PIXEL_DOUT[3] <= you_win_engine:youwinEngine.PIXEL_DOUT[3]
PIXEL_DOUT[4] <= you_win_engine:youwinEngine.PIXEL_DOUT[4]
PIXEL_DOUT[5] <= you_win_engine:youwinEngine.PIXEL_DOUT[5]
PIXEL_DOUT[6] <= you_win_engine:youwinEngine.PIXEL_DOUT[6]
PIXEL_DOUT[7] <= you_win_engine:youwinEngine.PIXEL_DOUT[7]
PIXEL_X[0] <= you_win_engine:youwinEngine.PIXEL_X[0]
PIXEL_X[1] <= you_win_engine:youwinEngine.PIXEL_X[1]
PIXEL_X[2] <= you_win_engine:youwinEngine.PIXEL_X[2]
PIXEL_X[3] <= you_win_engine:youwinEngine.PIXEL_X[3]
PIXEL_X[4] <= you_win_engine:youwinEngine.PIXEL_X[4]
PIXEL_X[5] <= you_win_engine:youwinEngine.PIXEL_X[5]
PIXEL_X[6] <= you_win_engine:youwinEngine.PIXEL_X[6]
PIXEL_X[7] <= you_win_engine:youwinEngine.PIXEL_X[7]
PIXEL_X[8] <= you_win_engine:youwinEngine.PIXEL_X[8]
PIXEL_Y[0] <= you_win_engine:youwinEngine.PIXEL_Y[0]
PIXEL_Y[1] <= you_win_engine:youwinEngine.PIXEL_Y[1]
PIXEL_Y[2] <= you_win_engine:youwinEngine.PIXEL_Y[2]
PIXEL_Y[3] <= you_win_engine:youwinEngine.PIXEL_Y[3]
PIXEL_Y[4] <= you_win_engine:youwinEngine.PIXEL_Y[4]
PIXEL_Y[5] <= you_win_engine:youwinEngine.PIXEL_Y[5]
PIXEL_Y[6] <= you_win_engine:youwinEngine.PIXEL_Y[6]
PIXEL_Y[7] <= you_win_engine:youwinEngine.PIXEL_Y[7]
PIXEL_Y[8] <= you_win_engine:youwinEngine.PIXEL_Y[8]


|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine
CLOCK_50 => pixel_y_sync[0].CLK
CLOCK_50 => pixel_y_sync[1].CLK
CLOCK_50 => pixel_y_sync[2].CLK
CLOCK_50 => pixel_y_sync[3].CLK
CLOCK_50 => pixel_y_sync[4].CLK
CLOCK_50 => pixel_y_sync[5].CLK
CLOCK_50 => pixel_y_sync[6].CLK
CLOCK_50 => pixel_y_sync[7].CLK
CLOCK_50 => pixel_y_sync[8].CLK
CLOCK_50 => pixel_x_sync[0].CLK
CLOCK_50 => pixel_x_sync[1].CLK
CLOCK_50 => pixel_x_sync[2].CLK
CLOCK_50 => pixel_x_sync[3].CLK
CLOCK_50 => pixel_x_sync[4].CLK
CLOCK_50 => pixel_x_sync[5].CLK
CLOCK_50 => pixel_x_sync[6].CLK
CLOCK_50 => pixel_x_sync[7].CLK
CLOCK_50 => pixel_x_sync[8].CLK
CLOCK_50 => YOU_WIN_DONE~reg0.CLK
CLOCK_50 => pixel_y[0].CLK
CLOCK_50 => pixel_y[1].CLK
CLOCK_50 => pixel_y[2].CLK
CLOCK_50 => pixel_y[3].CLK
CLOCK_50 => pixel_y[4].CLK
CLOCK_50 => pixel_y[5].CLK
CLOCK_50 => pixel_y[6].CLK
CLOCK_50 => pixel_y[7].CLK
CLOCK_50 => pixel_y[8].CLK
CLOCK_50 => pixel_y[9].CLK
CLOCK_50 => pixel_y[10].CLK
CLOCK_50 => pixel_y[11].CLK
CLOCK_50 => pixel_y[12].CLK
CLOCK_50 => pixel_y[13].CLK
CLOCK_50 => pixel_y[14].CLK
CLOCK_50 => pixel_y[15].CLK
CLOCK_50 => pixel_y[16].CLK
CLOCK_50 => pixel_y[17].CLK
CLOCK_50 => pixel_y[18].CLK
CLOCK_50 => pixel_y[19].CLK
CLOCK_50 => pixel_y[20].CLK
CLOCK_50 => pixel_y[21].CLK
CLOCK_50 => pixel_y[22].CLK
CLOCK_50 => pixel_y[23].CLK
CLOCK_50 => pixel_y[24].CLK
CLOCK_50 => pixel_y[25].CLK
CLOCK_50 => pixel_y[26].CLK
CLOCK_50 => pixel_y[27].CLK
CLOCK_50 => pixel_y[28].CLK
CLOCK_50 => pixel_y[29].CLK
CLOCK_50 => pixel_y[30].CLK
CLOCK_50 => pixel_y[31].CLK
CLOCK_50 => pixel_x[0].CLK
CLOCK_50 => pixel_x[1].CLK
CLOCK_50 => pixel_x[2].CLK
CLOCK_50 => pixel_x[3].CLK
CLOCK_50 => pixel_x[4].CLK
CLOCK_50 => pixel_x[5].CLK
CLOCK_50 => pixel_x[6].CLK
CLOCK_50 => pixel_x[7].CLK
CLOCK_50 => pixel_x[8].CLK
CLOCK_50 => pixel_x[9].CLK
CLOCK_50 => pixel_x[10].CLK
CLOCK_50 => pixel_x[11].CLK
CLOCK_50 => pixel_x[12].CLK
CLOCK_50 => pixel_x[13].CLK
CLOCK_50 => pixel_x[14].CLK
CLOCK_50 => pixel_x[15].CLK
CLOCK_50 => pixel_x[16].CLK
CLOCK_50 => pixel_x[17].CLK
CLOCK_50 => pixel_x[18].CLK
CLOCK_50 => pixel_x[19].CLK
CLOCK_50 => pixel_x[20].CLK
CLOCK_50 => pixel_x[21].CLK
CLOCK_50 => pixel_x[22].CLK
CLOCK_50 => pixel_x[23].CLK
CLOCK_50 => pixel_x[24].CLK
CLOCK_50 => pixel_x[25].CLK
CLOCK_50 => pixel_x[26].CLK
CLOCK_50 => pixel_x[27].CLK
CLOCK_50 => pixel_x[28].CLK
CLOCK_50 => pixel_x[29].CLK
CLOCK_50 => pixel_x[30].CLK
CLOCK_50 => pixel_x[31].CLK
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_x.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RESET => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_x.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => pixel_y.OUTPUTSELECT
RUN_YOU_WIN => RE.DATAIN
RUN_YOU_WIN => WE.DATAIN
PIXEL_DIN[0] => PIXEL_DOUT[0].DATAIN
PIXEL_DIN[1] => PIXEL_DOUT[1].DATAIN
PIXEL_DIN[2] => PIXEL_DOUT[2].DATAIN
PIXEL_DIN[3] => PIXEL_DOUT[3].DATAIN
PIXEL_DIN[4] => PIXEL_DOUT[4].DATAIN
PIXEL_DIN[5] => PIXEL_DOUT[5].DATAIN
PIXEL_DIN[6] => PIXEL_DOUT[6].DATAIN
PIXEL_DIN[7] => PIXEL_DOUT[7].DATAIN
PIXEL_DOUT[0] <= PIXEL_DIN[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[1] <= PIXEL_DIN[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[2] <= PIXEL_DIN[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[3] <= PIXEL_DIN[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[4] <= PIXEL_DIN[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[5] <= PIXEL_DIN[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[6] <= PIXEL_DIN[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_DOUT[7] <= PIXEL_DIN[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[0] <= pixel_x_sync[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[1] <= pixel_x_sync[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[2] <= pixel_x_sync[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[3] <= pixel_x_sync[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[4] <= pixel_x_sync[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[5] <= pixel_x_sync[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[6] <= pixel_x_sync[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[7] <= pixel_x_sync[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_X[8] <= pixel_x_sync[8].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[0] <= pixel_y_sync[0].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[1] <= pixel_y_sync[1].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[2] <= pixel_y_sync[2].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[3] <= pixel_y_sync[3].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[4] <= pixel_y_sync[4].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[5] <= pixel_y_sync[5].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[6] <= pixel_y_sync[6].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[7] <= pixel_y_sync[7].DB_MAX_OUTPUT_PORT_TYPE
PIXEL_Y[8] <= pixel_y_sync[8].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[0] <= SPRITE_ID.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[1] <= SPRITE_ID.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[2] <= SPRITE_ID.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[0] <= pixel_x[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[1] <= pixel_x[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[2] <= pixel_x[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[3] <= pixel_x[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_X[4] <= pixel_x[4].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[0] <= pixel_y[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[1] <= pixel_y[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[2] <= pixel_y[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[3] <= pixel_y[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_Y[4] <= pixel_y[4].DB_MAX_OUTPUT_PORT_TYPE
YOU_WIN_DONE <= YOU_WIN_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE <= RUN_YOU_WIN.DB_MAX_OUTPUT_PORT_TYPE
RE <= RUN_YOU_WIN.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|you_win_subsystem:you_win_sub_sys|youwinROM:youwin
CLOCK_50 => pout[0].CLK
CLOCK_50 => pout[1].CLK
CLOCK_50 => pout[2].CLK
CLOCK_50 => pout[3].CLK
CLOCK_50 => pout[4].CLK
CLOCK_50 => pout[5].CLK
CLOCK_50 => pout[6].CLK
CLOCK_50 => pout[7].CLK
RESET => ~NO_FANOUT~
R_Y_W => pout.OUTPUTSELECT
R_Y_W => pout.OUTPUTSELECT
R_Y_W => pout.OUTPUTSELECT
R_Y_W => pout.OUTPUTSELECT
R_Y_W => pout.OUTPUTSELECT
R_Y_W => pout.OUTPUTSELECT
R_Y_W => pout.OUTPUTSELECT
R_Y_W => pout.OUTPUTSELECT
SPRITE_ID[0] => Add8.IN51
SPRITE_ID[1] => Add8.IN50
SPRITE_ID[2] => Add8.IN49
SPRITE_X[0] => Mux0.IN263
SPRITE_X[0] => Mux1.IN263
SPRITE_X[0] => Mux2.IN263
SPRITE_X[0] => Mux3.IN263
SPRITE_X[0] => Mux4.IN263
SPRITE_X[0] => Mux5.IN263
SPRITE_X[0] => Mux6.IN263
SPRITE_X[0] => Mux7.IN263
SPRITE_X[0] => Mux8.IN263
SPRITE_X[0] => Add0.IN64
SPRITE_X[0] => Add1.IN62
SPRITE_X[0] => Add2.IN64
SPRITE_X[0] => Add3.IN60
SPRITE_X[0] => Add4.IN64
SPRITE_X[0] => Add5.IN62
SPRITE_X[0] => Add6.IN64
SPRITE_X[0] => Add7.IN64
SPRITE_X[1] => Mux0.IN262
SPRITE_X[1] => Mux1.IN262
SPRITE_X[1] => Mux2.IN262
SPRITE_X[1] => Mux3.IN262
SPRITE_X[1] => Mux4.IN262
SPRITE_X[1] => Mux5.IN262
SPRITE_X[1] => Mux6.IN262
SPRITE_X[1] => Mux7.IN262
SPRITE_X[1] => Mux8.IN262
SPRITE_X[1] => Add0.IN63
SPRITE_X[1] => Add1.IN61
SPRITE_X[1] => Add2.IN63
SPRITE_X[1] => Add3.IN59
SPRITE_X[1] => Add4.IN63
SPRITE_X[1] => Add5.IN61
SPRITE_X[1] => Add6.IN63
SPRITE_X[1] => Add7.IN63
SPRITE_X[2] => Mux0.IN261
SPRITE_X[2] => Mux1.IN261
SPRITE_X[2] => Mux2.IN261
SPRITE_X[2] => Mux3.IN261
SPRITE_X[2] => Mux4.IN261
SPRITE_X[2] => Mux5.IN261
SPRITE_X[2] => Mux6.IN261
SPRITE_X[2] => Mux7.IN261
SPRITE_X[2] => Mux8.IN261
SPRITE_X[2] => Add0.IN62
SPRITE_X[2] => Add1.IN60
SPRITE_X[2] => Add2.IN62
SPRITE_X[2] => Add3.IN58
SPRITE_X[2] => Add4.IN62
SPRITE_X[2] => Add5.IN60
SPRITE_X[2] => Add6.IN62
SPRITE_X[2] => Add7.IN62
SPRITE_X[3] => Mux0.IN260
SPRITE_X[3] => Mux1.IN260
SPRITE_X[3] => Mux2.IN260
SPRITE_X[3] => Mux3.IN260
SPRITE_X[3] => Mux4.IN260
SPRITE_X[3] => Mux5.IN260
SPRITE_X[3] => Mux6.IN260
SPRITE_X[3] => Mux7.IN260
SPRITE_X[3] => Mux8.IN260
SPRITE_X[3] => Add0.IN61
SPRITE_X[3] => Add1.IN59
SPRITE_X[3] => Add2.IN61
SPRITE_X[3] => Add3.IN57
SPRITE_X[3] => Add4.IN61
SPRITE_X[3] => Add5.IN59
SPRITE_X[3] => Add6.IN61
SPRITE_X[3] => Add7.IN61
SPRITE_X[4] => Mux0.IN259
SPRITE_X[4] => Mux1.IN259
SPRITE_X[4] => Mux2.IN259
SPRITE_X[4] => Mux3.IN259
SPRITE_X[4] => Mux4.IN259
SPRITE_X[4] => Mux5.IN259
SPRITE_X[4] => Mux6.IN259
SPRITE_X[4] => Mux7.IN259
SPRITE_X[4] => Mux8.IN259
SPRITE_X[4] => Add0.IN60
SPRITE_X[4] => Add1.IN58
SPRITE_X[4] => Add2.IN60
SPRITE_X[4] => Add3.IN56
SPRITE_X[4] => Add4.IN60
SPRITE_X[4] => Add5.IN58
SPRITE_X[4] => Add6.IN60
SPRITE_X[4] => Add7.IN60
SPRITE_Y[0] => Mux9.IN520
SPRITE_Y[0] => Mux19.IN520
SPRITE_Y[0] => Mux29.IN520
SPRITE_Y[0] => Mux39.IN520
SPRITE_Y[0] => Mux49.IN520
SPRITE_Y[0] => Mux59.IN520
SPRITE_Y[0] => Mux69.IN520
SPRITE_Y[0] => Mux80.IN520
SPRITE_Y[1] => Mux9.IN519
SPRITE_Y[1] => Mux19.IN519
SPRITE_Y[1] => Mux29.IN519
SPRITE_Y[1] => Mux39.IN519
SPRITE_Y[1] => Mux49.IN519
SPRITE_Y[1] => Mux59.IN519
SPRITE_Y[1] => Mux69.IN519
SPRITE_Y[1] => Mux80.IN519
SPRITE_Y[2] => Mux9.IN518
SPRITE_Y[2] => Mux19.IN518
SPRITE_Y[2] => Mux29.IN518
SPRITE_Y[2] => Mux39.IN518
SPRITE_Y[2] => Mux49.IN518
SPRITE_Y[2] => Mux59.IN518
SPRITE_Y[2] => Mux69.IN518
SPRITE_Y[2] => Mux80.IN518
SPRITE_Y[3] => Mux9.IN517
SPRITE_Y[3] => Mux19.IN517
SPRITE_Y[3] => Mux29.IN517
SPRITE_Y[3] => Mux39.IN517
SPRITE_Y[3] => Mux49.IN517
SPRITE_Y[3] => Mux59.IN517
SPRITE_Y[3] => Mux69.IN517
SPRITE_Y[3] => Mux80.IN517
SPRITE_Y[4] => Mux9.IN516
SPRITE_Y[4] => Mux19.IN516
SPRITE_Y[4] => Mux29.IN516
SPRITE_Y[4] => Mux39.IN516
SPRITE_Y[4] => Mux49.IN516
SPRITE_Y[4] => Mux59.IN516
SPRITE_Y[4] => Mux69.IN516
SPRITE_Y[4] => Mux80.IN516
SPRITE_PIXEL[0] <= pout[0].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[1] <= pout[1].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[2] <= pout[2].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[3] <= pout[3].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[4] <= pout[4].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[5] <= pout[5].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[6] <= pout[6].DB_MAX_OUTPUT_PORT_TYPE
SPRITE_PIXEL[7] <= pout[7].DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|file_MUX:entity_file_MUX
INPUT_SEL => MUX_ADDR.OUTPUTSELECT
INPUT_SEL => MUX_ADDR.OUTPUTSELECT
INPUT_SEL => MUX_WE.OUTPUTSELECT
SPR_ADDR[0] => MUX_ADDR.DATAA
SPR_ADDR[1] => MUX_ADDR.DATAA
POS_ADDR[0] => MUX_ADDR.DATAB
POS_ADDR[1] => MUX_ADDR.DATAB
POS_WE => MUX_WE.DATAB
MUX_ADDR[0] <= MUX_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MUX_ADDR[1] <= MUX_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MUX_WE <= MUX_WE.DB_MAX_OUTPUT_PORT_TYPE


|system_toplevel|entity_file:entityFile
CLOCK_50 => entities[3][0].CLK
CLOCK_50 => entities[3][1].CLK
CLOCK_50 => entities[3][2].CLK
CLOCK_50 => entities[3][3].CLK
CLOCK_50 => entities[3][4].CLK
CLOCK_50 => entities[3][5].CLK
CLOCK_50 => entities[3][6].CLK
CLOCK_50 => entities[3][7].CLK
CLOCK_50 => entities[3][8].CLK
CLOCK_50 => entities[3][9].CLK
CLOCK_50 => entities[3][10].CLK
CLOCK_50 => entities[3][11].CLK
CLOCK_50 => entities[3][12].CLK
CLOCK_50 => entities[3][13].CLK
CLOCK_50 => entities[3][14].CLK
CLOCK_50 => entities[3][15].CLK
CLOCK_50 => entities[3][16].CLK
CLOCK_50 => entities[3][17].CLK
CLOCK_50 => entities[3][18].CLK
CLOCK_50 => entities[3][19].CLK
CLOCK_50 => entities[2][0].CLK
CLOCK_50 => entities[2][1].CLK
CLOCK_50 => entities[2][2].CLK
CLOCK_50 => entities[2][3].CLK
CLOCK_50 => entities[2][4].CLK
CLOCK_50 => entities[2][5].CLK
CLOCK_50 => entities[2][6].CLK
CLOCK_50 => entities[2][7].CLK
CLOCK_50 => entities[2][8].CLK
CLOCK_50 => entities[2][9].CLK
CLOCK_50 => entities[2][10].CLK
CLOCK_50 => entities[2][11].CLK
CLOCK_50 => entities[2][12].CLK
CLOCK_50 => entities[2][13].CLK
CLOCK_50 => entities[2][14].CLK
CLOCK_50 => entities[2][15].CLK
CLOCK_50 => entities[2][16].CLK
CLOCK_50 => entities[2][17].CLK
CLOCK_50 => entities[2][18].CLK
CLOCK_50 => entities[2][19].CLK
CLOCK_50 => entities[1][0].CLK
CLOCK_50 => entities[1][1].CLK
CLOCK_50 => entities[1][2].CLK
CLOCK_50 => entities[1][3].CLK
CLOCK_50 => entities[1][4].CLK
CLOCK_50 => entities[1][5].CLK
CLOCK_50 => entities[1][6].CLK
CLOCK_50 => entities[1][7].CLK
CLOCK_50 => entities[1][8].CLK
CLOCK_50 => entities[1][9].CLK
CLOCK_50 => entities[1][10].CLK
CLOCK_50 => entities[1][11].CLK
CLOCK_50 => entities[1][12].CLK
CLOCK_50 => entities[1][13].CLK
CLOCK_50 => entities[1][14].CLK
CLOCK_50 => entities[1][15].CLK
CLOCK_50 => entities[1][16].CLK
CLOCK_50 => entities[1][17].CLK
CLOCK_50 => entities[1][18].CLK
CLOCK_50 => entities[1][19].CLK
CLOCK_50 => entities[0][0].CLK
CLOCK_50 => entities[0][1].CLK
CLOCK_50 => entities[0][2].CLK
CLOCK_50 => entities[0][3].CLK
CLOCK_50 => entities[0][4].CLK
CLOCK_50 => entities[0][5].CLK
CLOCK_50 => entities[0][6].CLK
CLOCK_50 => entities[0][7].CLK
CLOCK_50 => entities[0][8].CLK
CLOCK_50 => entities[0][9].CLK
CLOCK_50 => entities[0][10].CLK
CLOCK_50 => entities[0][11].CLK
CLOCK_50 => entities[0][12].CLK
CLOCK_50 => entities[0][13].CLK
CLOCK_50 => entities[0][14].CLK
CLOCK_50 => entities[0][15].CLK
CLOCK_50 => entities[0][16].CLK
CLOCK_50 => entities[0][17].CLK
CLOCK_50 => entities[0][18].CLK
CLOCK_50 => entities[0][19].CLK
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
RESET_H => entities.OUTPUTSELECT
ADDRESS[0] => Decoder0.IN1
ADDRESS[0] => Mux0.IN1
ADDRESS[0] => Mux1.IN1
ADDRESS[0] => Mux2.IN1
ADDRESS[0] => Mux3.IN1
ADDRESS[0] => Mux4.IN1
ADDRESS[0] => Mux5.IN1
ADDRESS[0] => Mux6.IN1
ADDRESS[0] => Mux7.IN1
ADDRESS[0] => Mux8.IN1
ADDRESS[0] => Mux9.IN1
ADDRESS[0] => Mux10.IN1
ADDRESS[0] => Mux11.IN1
ADDRESS[0] => Mux12.IN1
ADDRESS[0] => Mux13.IN1
ADDRESS[0] => Mux14.IN1
ADDRESS[0] => Mux15.IN1
ADDRESS[0] => Mux16.IN1
ADDRESS[0] => Mux17.IN1
ADDRESS[0] => Mux18.IN1
ADDRESS[0] => Mux19.IN1
ADDRESS[1] => Decoder0.IN0
ADDRESS[1] => Mux0.IN0
ADDRESS[1] => Mux1.IN0
ADDRESS[1] => Mux2.IN0
ADDRESS[1] => Mux3.IN0
ADDRESS[1] => Mux4.IN0
ADDRESS[1] => Mux5.IN0
ADDRESS[1] => Mux6.IN0
ADDRESS[1] => Mux7.IN0
ADDRESS[1] => Mux8.IN0
ADDRESS[1] => Mux9.IN0
ADDRESS[1] => Mux10.IN0
ADDRESS[1] => Mux11.IN0
ADDRESS[1] => Mux12.IN0
ADDRESS[1] => Mux13.IN0
ADDRESS[1] => Mux14.IN0
ADDRESS[1] => Mux15.IN0
ADDRESS[1] => Mux16.IN0
ADDRESS[1] => Mux17.IN0
ADDRESS[1] => Mux18.IN0
ADDRESS[1] => Mux19.IN0
SPRITE_ID_reg[0] => entities.DATAB
SPRITE_ID_reg[0] => entities.DATAB
SPRITE_ID_reg[0] => entities.DATAB
SPRITE_ID_reg[0] => entities.DATAB
SPRITE_ID_reg[1] => entities.DATAB
SPRITE_ID_reg[1] => entities.DATAB
SPRITE_ID_reg[1] => entities.DATAB
SPRITE_ID_reg[1] => entities.DATAB
TARGET_X_reg[0] => entities.DATAB
TARGET_X_reg[0] => entities.DATAB
TARGET_X_reg[0] => entities.DATAB
TARGET_X_reg[0] => entities.DATAB
TARGET_X_reg[1] => entities.DATAB
TARGET_X_reg[1] => entities.DATAB
TARGET_X_reg[1] => entities.DATAB
TARGET_X_reg[1] => entities.DATAB
TARGET_X_reg[2] => entities.DATAB
TARGET_X_reg[2] => entities.DATAB
TARGET_X_reg[2] => entities.DATAB
TARGET_X_reg[2] => entities.DATAB
TARGET_X_reg[3] => entities.DATAB
TARGET_X_reg[3] => entities.DATAB
TARGET_X_reg[3] => entities.DATAB
TARGET_X_reg[3] => entities.DATAB
TARGET_X_reg[4] => entities.DATAB
TARGET_X_reg[4] => entities.DATAB
TARGET_X_reg[4] => entities.DATAB
TARGET_X_reg[4] => entities.DATAB
TARGET_X_reg[5] => entities.DATAB
TARGET_X_reg[5] => entities.DATAB
TARGET_X_reg[5] => entities.DATAB
TARGET_X_reg[5] => entities.DATAB
TARGET_X_reg[6] => entities.DATAB
TARGET_X_reg[6] => entities.DATAB
TARGET_X_reg[6] => entities.DATAB
TARGET_X_reg[6] => entities.DATAB
TARGET_X_reg[7] => entities.DATAB
TARGET_X_reg[7] => entities.DATAB
TARGET_X_reg[7] => entities.DATAB
TARGET_X_reg[7] => entities.DATAB
TARGET_X_reg[8] => entities.DATAB
TARGET_X_reg[8] => entities.DATAB
TARGET_X_reg[8] => entities.DATAB
TARGET_X_reg[8] => entities.DATAB
TARGET_Y_reg[0] => entities.DATAB
TARGET_Y_reg[0] => entities.DATAB
TARGET_Y_reg[0] => entities.DATAB
TARGET_Y_reg[0] => entities.DATAB
TARGET_Y_reg[1] => entities.DATAB
TARGET_Y_reg[1] => entities.DATAB
TARGET_Y_reg[1] => entities.DATAB
TARGET_Y_reg[1] => entities.DATAB
TARGET_Y_reg[2] => entities.DATAB
TARGET_Y_reg[2] => entities.DATAB
TARGET_Y_reg[2] => entities.DATAB
TARGET_Y_reg[2] => entities.DATAB
TARGET_Y_reg[3] => entities.DATAB
TARGET_Y_reg[3] => entities.DATAB
TARGET_Y_reg[3] => entities.DATAB
TARGET_Y_reg[3] => entities.DATAB
TARGET_Y_reg[4] => entities.DATAB
TARGET_Y_reg[4] => entities.DATAB
TARGET_Y_reg[4] => entities.DATAB
TARGET_Y_reg[4] => entities.DATAB
TARGET_Y_reg[5] => entities.DATAB
TARGET_Y_reg[5] => entities.DATAB
TARGET_Y_reg[5] => entities.DATAB
TARGET_Y_reg[5] => entities.DATAB
TARGET_Y_reg[6] => entities.DATAB
TARGET_Y_reg[6] => entities.DATAB
TARGET_Y_reg[6] => entities.DATAB
TARGET_Y_reg[6] => entities.DATAB
TARGET_Y_reg[7] => entities.DATAB
TARGET_Y_reg[7] => entities.DATAB
TARGET_Y_reg[7] => entities.DATAB
TARGET_Y_reg[7] => entities.DATAB
TARGET_Y_reg[8] => entities.DATAB
TARGET_Y_reg[8] => entities.DATAB
TARGET_Y_reg[8] => entities.DATAB
TARGET_Y_reg[8] => entities.DATAB
RE_reg => ~NO_FANOUT~
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
WE_reg => entities.OUTPUTSELECT
SPRITE_ID[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SPRITE_ID[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
TARGET_X[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
TARGET_Y[8] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
STOP_ADDRESS[0] <= <GND>
STOP_ADDRESS[1] <= <GND>
STOP_ADDRESS[2] <= <VCC>


