{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693765966130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693765966130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  3 15:32:46 2023 " "Processing started: Sun Sep  3 15:32:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693765966130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765966130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765966130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693765966374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693765966374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/xina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xina_pkg " "Found design unit 1: xina_pkg" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972456 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xina-rtl " "Found design unit 2: xina-rtl" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972456 ""} { "Info" "ISGN_ENTITY_NAME" "1 xina " "Found entity 1: xina" {  } { { "../hdl/dependencies/xina/rtl/xina.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-rtl " "Found design unit 1: switch-rtl" {  } { { "../hdl/dependencies/xina/rtl/switch.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972456 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "../hdl/dependencies/xina/rtl/switch.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing_xy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_xy-moore " "Found design unit 1: routing_xy-moore" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 routing_xy-mealy " "Found design unit 2: routing_xy-mealy" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972458 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_xy " "Found entity 1: routing_xy" {  } { { "../hdl/dependencies/xina/rtl/routing_xy.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/routing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing-rtl " "Found design unit 1: routing-rtl" {  } { { "../hdl/dependencies/xina/rtl/routing.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972459 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing " "Found entity 1: routing" {  } { { "../hdl/dependencies/xina/rtl/routing.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router-rtl " "Found design unit 1: router-rtl" {  } { { "../hdl/dependencies/xina/rtl/router.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972460 ""} { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../hdl/dependencies/xina/rtl/router.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out_hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_out_hs-moore " "Found design unit 1: flow_out_hs-moore" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flow_out_hs-mealy " "Found design unit 2: flow_out_hs-mealy" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972461 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_out_hs " "Found entity 1: flow_out_hs" {  } { { "../hdl/dependencies/xina/rtl/flow_out_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_out-rtl " "Found design unit 1: flow_out-rtl" {  } { { "../hdl/dependencies/xina/rtl/flow_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972462 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_out " "Found entity 1: flow_out" {  } { { "../hdl/dependencies/xina/rtl/flow_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in_hs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_in_hs-moore " "Found design unit 1: flow_in_hs-moore" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972463 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flow_in_hs-mealy " "Found design unit 2: flow_in_hs-mealy" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972463 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_in_hs " "Found entity 1: flow_in_hs" {  } { { "../hdl/dependencies/xina/rtl/flow_in_hs.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/flow_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flow_in-rtl " "Found design unit 1: flow_in-rtl" {  } { { "../hdl/dependencies/xina/rtl/flow_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972463 ""} { "Info" "ISGN_ENTITY_NAME" "1 flow_in " "Found entity 1: flow_in" {  } { { "../hdl/dependencies/xina/rtl/flow_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/crossbar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crossbar-rtl " "Found design unit 1: crossbar-rtl" {  } { { "../hdl/dependencies/xina/rtl/crossbar.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972464 ""} { "Info" "ISGN_ENTITY_NAME" "1 crossbar " "Found entity 1: crossbar" {  } { { "../hdl/dependencies/xina/rtl/crossbar.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_out-rtl " "Found design unit 1: channel_out-rtl" {  } { { "../hdl/dependencies/xina/rtl/channel_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972465 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_out " "Found entity 1: channel_out" {  } { { "../hdl/dependencies/xina/rtl/channel_out.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/channel_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_in-rtl " "Found design unit 1: channel_in-rtl" {  } { { "../hdl/dependencies/xina/rtl/channel_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972466 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_in " "Found entity 1: channel_in" {  } { { "../hdl/dependencies/xina/rtl/channel_in.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffering_fifo-ring " "Found design unit 1: buffering_fifo-ring" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972467 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 buffering_fifo-shift " "Found design unit 2: buffering_fifo-shift" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972467 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffering_fifo " "Found entity 1: buffering_fifo" {  } { { "../hdl/dependencies/xina/rtl/buffering_fifo.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/buffering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffering-rtl " "Found design unit 1: buffering-rtl" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972468 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffering " "Found entity 1: buffering" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration_rr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitration_rr-moore " "Found design unit 1: arbitration_rr-moore" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 arbitration_rr-mealy " "Found design unit 2: arbitration_rr-mealy" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972469 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitration_rr " "Found entity 1: arbitration_rr" {  } { { "../hdl/dependencies/xina/rtl/arbitration_rr.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/dependencies/xina/rtl/arbitration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitration-rtl " "Found design unit 1: arbitration-rtl" {  } { { "../hdl/dependencies/xina/rtl/arbitration.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972470 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitration " "Found entity 1: arbitration" {  } { { "../hdl/dependencies/xina/rtl/arbitration.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/backend/tcc_backend_master_send_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/backend/tcc_backend_master_send_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_backend_master_send_control-arch_tcc_backend_master_send_control " "Found design unit 1: tcc_backend_master_send_control-arch_tcc_backend_master_send_control" {  } { { "../hdl/backend/tcc_backend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972471 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_backend_master_send_control " "Found entity 1: tcc_backend_master_send_control" {  } { { "../hdl/backend/tcc_backend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/backend/tcc_backend_master_packetizer_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/backend/tcc_backend_master_packetizer_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_backend_master_packetizer_datapath-arch_tcc_backend_master_packetizer_datapath " "Found design unit 1: tcc_backend_master_packetizer_datapath-arch_tcc_backend_master_packetizer_datapath" {  } { { "../hdl/backend/tcc_backend_master_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972472 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_backend_master_packetizer_datapath " "Found entity 1: tcc_backend_master_packetizer_datapath" {  } { { "../hdl/backend/tcc_backend_master_packetizer_datapath.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/backend/tcc_backend_master_packetizer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/backend/tcc_backend_master_packetizer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_backend_master_packetizer_control-arch_tcc_backend_master_packetizer_control " "Found design unit 1: tcc_backend_master_packetizer_control-arch_tcc_backend_master_packetizer_control" {  } { { "../hdl/backend/tcc_backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972473 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_backend_master_packetizer_control " "Found entity 1: tcc_backend_master_packetizer_control" {  } { { "../hdl/backend/tcc_backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/backend/tcc_backend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/backend/tcc_backend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_backend_master-arch_tcc_backend_master " "Found design unit 1: tcc_backend_master-arch_tcc_backend_master" {  } { { "../hdl/backend/tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972473 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_backend_master " "Found entity 1: tcc_backend_master" {  } { { "../hdl/backend/tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/basic/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/basic/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-arch_mux4 " "Found design unit 1: mux4-arch_mux4" {  } { { "../hdl/basic/mux4.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972474 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../hdl/basic/mux4.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/basic/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/frontend/tcc_frontend_master_send_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/frontend/tcc_frontend_master_send_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_frontend_master_send_control-arch_tcc_frontend_master_send_control " "Found design unit 1: tcc_frontend_master_send_control-arch_tcc_frontend_master_send_control" {  } { { "../hdl/frontend/tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972475 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_frontend_master_send_control " "Found entity 1: tcc_frontend_master_send_control" {  } { { "../hdl/frontend/tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/frontend/tcc_frontend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/frontend/tcc_frontend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_frontend_master-arch_tcc_frontend_master " "Found design unit 1: tcc_frontend_master-arch_tcc_frontend_master" {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972476 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_frontend_master " "Found entity 1: tcc_frontend_master" {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/test/tcc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/test/tcc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_tb-arch_tcc_tb " "Found design unit 1: tcc_tb-arch_tcc_tb" {  } { { "../hdl/test/tcc_tb.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/test/tcc_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972477 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_tb " "Found entity 1: tcc_tb" {  } { { "../hdl/test/tcc_tb.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/test/tcc_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/test/tcc_frontend_master_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/test/tcc_frontend_master_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_frontend_master_tb-arch_tcc_frontend_master_tb " "Found design unit 1: tcc_frontend_master_tb-arch_tcc_frontend_master_tb" {  } { { "../hdl/test/tcc_frontend_master_tb.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/test/tcc_frontend_master_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972478 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_frontend_master_tb " "Found entity 1: tcc_frontend_master_tb" {  } { { "../hdl/test/tcc_frontend_master_tb.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/test/tcc_frontend_master_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/tcc_top_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /repos/interfacetcc/hdl/tcc_top_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_top_master-arch_tcc_top_master " "Found design unit 1: tcc_top_master-arch_tcc_top_master" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972479 ""} { "Info" "ISGN_ENTITY_NAME" "1 tcc_top_master " "Found entity 1: tcc_top_master" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/interfacetcc/hdl/tcc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /repos/interfacetcc/hdl/tcc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tcc_package " "Found design unit 1: tcc_package" {  } { { "../hdl/tcc_package.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693765972480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765972480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tcc_top_master " "Elaborating entity \"tcc_top_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693765972613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tcc_frontend_master tcc_frontend_master:u_TCC_FRONTEND_MASTER " "Elaborating entity \"tcc_frontend_master\" for hierarchy \"tcc_frontend_master:u_TCC_FRONTEND_MASTER\"" {  } { { "../hdl/tcc_top_master.vhd" "u_TCC_FRONTEND_MASTER" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972778 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BVALID tcc_frontend_master.vhd(29) " "VHDL Signal Declaration warning at tcc_frontend_master.vhd(29): used implicit default value for signal \"BVALID\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693765972780 "|tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRESP tcc_frontend_master.vhd(31) " "VHDL Signal Declaration warning at tcc_frontend_master.vhd(31): used explicit default value for signal \"BRESP\" because signal was never assigned a value" {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1693765972781 "|tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RVALID tcc_frontend_master.vhd(43) " "VHDL Signal Declaration warning at tcc_frontend_master.vhd(43): used implicit default value for signal \"RVALID\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693765972782 "|tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RDATA tcc_frontend_master.vhd(45) " "VHDL Signal Declaration warning at tcc_frontend_master.vhd(45): used explicit default value for signal \"RDATA\" because signal was never assigned a value" {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1693765972782 "|tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RLAST tcc_frontend_master.vhd(46) " "VHDL Signal Declaration warning at tcc_frontend_master.vhd(46): used implicit default value for signal \"RLAST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693765972783 "|tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RRESP tcc_frontend_master.vhd(47) " "VHDL Signal Declaration warning at tcc_frontend_master.vhd(47): used explicit default value for signal \"RRESP\" because signal was never assigned a value" {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1693765972783 "|tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tcc_frontend_master_send_control tcc_frontend_master:u_TCC_FRONTEND_MASTER\|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL " "Elaborating entity \"tcc_frontend_master_send_control\" for hierarchy \"tcc_frontend_master:u_TCC_FRONTEND_MASTER\|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL\"" {  } { { "../hdl/frontend/tcc_frontend_master.vhd" "u_tcc_FRONTEND_MASTER_SEND_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972807 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_CURRENT_STATE tcc_frontend_master_send_control.vhd(72) " "VHDL Process Statement warning at tcc_frontend_master_send_control.vhd(72): signal \"r_CURRENT_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/frontend/tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693765972810 "|tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tcc_backend_master tcc_backend_master:u_TCC_BACKEND_MASTER " "Elaborating entity \"tcc_backend_master\" for hierarchy \"tcc_backend_master:u_TCC_BACKEND_MASTER\"" {  } { { "../hdl/tcc_top_master.vhd" "u_TCC_BACKEND_MASTER" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972840 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "l_out_ack_i tcc_backend_master.vhd(32) " "VHDL Signal Declaration warning at tcc_backend_master.vhd(32): used implicit default value for signal \"l_out_ack_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/backend/tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693765972841 "|tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tcc_backend_master_packetizer_control tcc_backend_master:u_TCC_BACKEND_MASTER\|tcc_backend_master_packetizer_control:u_TCC_BACKEND_MASTER_PACKETIZER_CONTROL " "Elaborating entity \"tcc_backend_master_packetizer_control\" for hierarchy \"tcc_backend_master:u_TCC_BACKEND_MASTER\|tcc_backend_master_packetizer_control:u_TCC_BACKEND_MASTER_PACKETIZER_CONTROL\"" {  } { { "../hdl/backend/tcc_backend_master.vhd" "u_TCC_BACKEND_MASTER_PACKETIZER_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972848 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_CURRENT_STATE tcc_backend_master_packetizer_control.vhd(49) " "VHDL Process Statement warning at tcc_backend_master_packetizer_control.vhd(49): signal \"r_CURRENT_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/backend/tcc_backend_master_packetizer_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_control.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693765972849 "|tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_packetizer_control:u_TCC_BACKEND_MASTER_PACKETIZER_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tcc_backend_master_packetizer_datapath tcc_backend_master:u_TCC_BACKEND_MASTER\|tcc_backend_master_packetizer_datapath:u_TCC_BACKEND_MASTER_PACKETIZER_DATAPATH " "Elaborating entity \"tcc_backend_master_packetizer_datapath\" for hierarchy \"tcc_backend_master:u_TCC_BACKEND_MASTER\|tcc_backend_master_packetizer_datapath:u_TCC_BACKEND_MASTER_PACKETIZER_DATAPATH\"" {  } { { "../hdl/backend/tcc_backend_master.vhd" "u_TCC_BACKEND_MASTER_PACKETIZER_DATAPATH" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 tcc_backend_master:u_TCC_BACKEND_MASTER\|tcc_backend_master_packetizer_datapath:u_TCC_BACKEND_MASTER_PACKETIZER_DATAPATH\|mux4:u_MUX4 " "Elaborating entity \"mux4\" for hierarchy \"tcc_backend_master:u_TCC_BACKEND_MASTER\|tcc_backend_master_packetizer_datapath:u_TCC_BACKEND_MASTER_PACKETIZER_DATAPATH\|mux4:u_MUX4\"" {  } { { "../hdl/backend/tcc_backend_master_packetizer_datapath.vhd" "u_MUX4" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_packetizer_datapath.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffering tcc_backend_master:u_TCC_BACKEND_MASTER\|buffering:u_BUFFER_FIFO " "Elaborating entity \"buffering\" for hierarchy \"tcc_backend_master:u_TCC_BACKEND_MASTER\|buffering:u_BUFFER_FIFO\"" {  } { { "../hdl/backend/tcc_backend_master.vhd" "u_BUFFER_FIFO" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "buffering_fifo tcc_backend_master:u_TCC_BACKEND_MASTER\|buffering:u_BUFFER_FIFO\|buffering_fifo:\\fifo:shift A:shift " "Elaborating entity \"buffering_fifo\" using architecture \"A:shift\" for hierarchy \"tcc_backend_master:u_TCC_BACKEND_MASTER\|buffering:u_BUFFER_FIFO\|buffering_fifo:\\fifo:shift\"" {  } { { "../hdl/dependencies/xina/rtl/buffering.vhd" "\\fifo:shift" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tcc_backend_master_send_control tcc_backend_master:u_TCC_BACKEND_MASTER\|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL " "Elaborating entity \"tcc_backend_master_send_control\" for hierarchy \"tcc_backend_master:u_TCC_BACKEND_MASTER\|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL\"" {  } { { "../hdl/backend/tcc_backend_master.vhd" "u_TCC_BACKEND_MASTER_SEND_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765972901 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_CURRENT_STATE tcc_backend_master_send_control.vhd(45) " "VHDL Process Statement warning at tcc_backend_master_send_control.vhd(45): signal \"r_CURRENT_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/backend/tcc_backend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693765972902 "|tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BVALID GND " "Pin \"BVALID\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|BVALID"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRESP\[0\] GND " "Pin \"BRESP\[0\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|BRESP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRESP\[1\] GND " "Pin \"BRESP\[1\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|BRESP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRESP\[2\] GND " "Pin \"BRESP\[2\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|BRESP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RVALID GND " "Pin \"RVALID\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RVALID"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[0\] GND " "Pin \"RDATA\[0\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[1\] GND " "Pin \"RDATA\[1\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[2\] GND " "Pin \"RDATA\[2\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[3\] GND " "Pin \"RDATA\[3\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[4\] GND " "Pin \"RDATA\[4\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[5\] GND " "Pin \"RDATA\[5\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[6\] GND " "Pin \"RDATA\[6\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[7\] GND " "Pin \"RDATA\[7\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[8\] GND " "Pin \"RDATA\[8\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[9\] GND " "Pin \"RDATA\[9\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[10\] GND " "Pin \"RDATA\[10\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[11\] GND " "Pin \"RDATA\[11\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[12\] GND " "Pin \"RDATA\[12\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[13\] GND " "Pin \"RDATA\[13\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[14\] GND " "Pin \"RDATA\[14\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[15\] GND " "Pin \"RDATA\[15\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[16\] GND " "Pin \"RDATA\[16\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[17\] GND " "Pin \"RDATA\[17\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[18\] GND " "Pin \"RDATA\[18\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[19\] GND " "Pin \"RDATA\[19\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[20\] GND " "Pin \"RDATA\[20\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[21\] GND " "Pin \"RDATA\[21\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[22\] GND " "Pin \"RDATA\[22\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[23\] GND " "Pin \"RDATA\[23\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[24\] GND " "Pin \"RDATA\[24\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[25\] GND " "Pin \"RDATA\[25\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[26\] GND " "Pin \"RDATA\[26\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[27\] GND " "Pin \"RDATA\[27\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[28\] GND " "Pin \"RDATA\[28\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[29\] GND " "Pin \"RDATA\[29\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[30\] GND " "Pin \"RDATA\[30\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDATA\[31\] GND " "Pin \"RDATA\[31\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RDATA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLAST GND " "Pin \"RLAST\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RLAST"} { "Warning" "WMLS_MLS_STUCK_PIN" "RRESP\[0\] GND " "Pin \"RRESP\[0\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RRESP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RRESP\[1\] GND " "Pin \"RRESP\[1\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RRESP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RRESP\[2\] GND " "Pin \"RRESP\[2\]\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|RRESP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_out_ack_i GND " "Pin \"l_out_ack_i\" is stuck at GND" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693765974317 "|tcc_top_master|l_out_ack_i"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693765974317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693765974427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693765975463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693765975463 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWADDR\[0\] " "No output dependent on input pin \"AWADDR\[0\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWADDR\[1\] " "No output dependent on input pin \"AWADDR\[1\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWADDR\[2\] " "No output dependent on input pin \"AWADDR\[2\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWADDR\[3\] " "No output dependent on input pin \"AWADDR\[3\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWADDR\[4\] " "No output dependent on input pin \"AWADDR\[4\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWADDR\[5\] " "No output dependent on input pin \"AWADDR\[5\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWADDR\[6\] " "No output dependent on input pin \"AWADDR\[6\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWADDR\[7\] " "No output dependent on input pin \"AWADDR\[7\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWSIZE\[0\] " "No output dependent on input pin \"AWSIZE\[0\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWSIZE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWSIZE\[1\] " "No output dependent on input pin \"AWSIZE\[1\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWSIZE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWSIZE\[2\] " "No output dependent on input pin \"AWSIZE\[2\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|AWSIZE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BREADY " "No output dependent on input pin \"BREADY\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|BREADY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARSIZE\[0\] " "No output dependent on input pin \"ARSIZE\[0\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|ARSIZE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARSIZE\[1\] " "No output dependent on input pin \"ARSIZE\[1\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|ARSIZE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARSIZE\[2\] " "No output dependent on input pin \"ARSIZE\[2\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|ARSIZE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RREADY " "No output dependent on input pin \"RREADY\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|RREADY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[0\] " "No output dependent on input pin \"l_out_data_o\[0\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[1\] " "No output dependent on input pin \"l_out_data_o\[1\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[2\] " "No output dependent on input pin \"l_out_data_o\[2\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[3\] " "No output dependent on input pin \"l_out_data_o\[3\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[4\] " "No output dependent on input pin \"l_out_data_o\[4\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[5\] " "No output dependent on input pin \"l_out_data_o\[5\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[6\] " "No output dependent on input pin \"l_out_data_o\[6\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[7\] " "No output dependent on input pin \"l_out_data_o\[7\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[8\] " "No output dependent on input pin \"l_out_data_o\[8\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[9\] " "No output dependent on input pin \"l_out_data_o\[9\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[10\] " "No output dependent on input pin \"l_out_data_o\[10\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[11\] " "No output dependent on input pin \"l_out_data_o\[11\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[12\] " "No output dependent on input pin \"l_out_data_o\[12\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[13\] " "No output dependent on input pin \"l_out_data_o\[13\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[14\] " "No output dependent on input pin \"l_out_data_o\[14\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[15\] " "No output dependent on input pin \"l_out_data_o\[15\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[16\] " "No output dependent on input pin \"l_out_data_o\[16\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[17\] " "No output dependent on input pin \"l_out_data_o\[17\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[18\] " "No output dependent on input pin \"l_out_data_o\[18\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[19\] " "No output dependent on input pin \"l_out_data_o\[19\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[20\] " "No output dependent on input pin \"l_out_data_o\[20\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[21\] " "No output dependent on input pin \"l_out_data_o\[21\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[22\] " "No output dependent on input pin \"l_out_data_o\[22\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[23\] " "No output dependent on input pin \"l_out_data_o\[23\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[24\] " "No output dependent on input pin \"l_out_data_o\[24\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[25\] " "No output dependent on input pin \"l_out_data_o\[25\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[26\] " "No output dependent on input pin \"l_out_data_o\[26\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[27\] " "No output dependent on input pin \"l_out_data_o\[27\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[28\] " "No output dependent on input pin \"l_out_data_o\[28\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[29\] " "No output dependent on input pin \"l_out_data_o\[29\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[30\] " "No output dependent on input pin \"l_out_data_o\[30\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[31\] " "No output dependent on input pin \"l_out_data_o\[31\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_data_o\[32\] " "No output dependent on input pin \"l_out_data_o\[32\]\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_data_o[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_out_val_o " "No output dependent on input pin \"l_out_val_o\"" {  } { { "../hdl/tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693765976437 "|tcc_top_master|l_out_val_o"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693765976437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "127 " "Implemented 127 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693765976440 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693765976440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693765976440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693765976440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693765976453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep  3 15:32:56 2023 " "Processing ended: Sun Sep  3 15:32:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693765976453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693765976453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693765976453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693765976453 ""}
