{"vcs1":{"timestamp_begin":1713780130.086269667, "rt":7.04, "ut":6.59, "st":0.20}}
{"vcselab":{"timestamp_begin":1713780137.180631404, "rt":0.19, "ut":0.14, "st":0.04}}
{"link":{"timestamp_begin":1713780137.420601891, "rt":0.50, "ut":0.37, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713780129.711560360}
{"VCS_COMP_START_TIME": 1713780129.711560360}
{"VCS_COMP_END_TIME": 1713780138.161341207}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_acc+all -timescale=1ns/1ps -l com.log -LDFLAGS -Wl,--no-as-needed -sverilog -ntb_opts uvm-1.2 -f rtl_list.f -f dv_env_list.f top_tb.sv"}
{"vcs1": {"peak_mem": 81348}}
{"stitch_vcselab": {"peak_mem": 81395}}
