# wig: testbench tests for bitsplice
#  generate a verilog file with port maps sorted by criteria
#  listed below
# date: 20030325
# Testcase located
# MIXCFG output.generate.arch leaf
# MIXCFG output.generate.conf leaf
# MIXCFG output.generate.enty leaf
# By default: Generate deltas to last run
MIXCFG hier.xls HIER_VERI
MIXCFG output.generate.delta 1
MIXCFG output.delta nosort,remove
MIXCFG output.generate.portmapsort outin,genpost,input
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
# %FT% expands to _FROM_TO in the generated port names:
MIXCFG postfix.POSTFIX_PORT_GEN	%FT%_g%IO%
#!End

