m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/peter
vhdmi_controller
Z0 !s110 1559614534
!i10b 1
!s100 5jBJPoC<M<@kVHm[`c]1S0
IVm1aDeQlUCKRY391hSmX`2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/simulation
w1559552024
8/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/hdmi_controller.v
F/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/hdmi_controller.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1559614534.000000
!s107 /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/hdmi_controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/hdmi_controller.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vhdmi_controller_display
R0
!i10b 1
!s100 A=EY?6?dXF[2l`FDQdaRd0
IQ<o[?DLB96M[5iJiHSo=m2
R1
R2
w1559614430
8/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/hdmi_controller_display.v
F/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/hdmi_controller_display.v
L0 51
R3
r1
!s85 0
31
R4
!s107 /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/hdmi_controller_display.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/hdmi_controller_display.v|
!i113 1
R5
R6
vpll
R0
!i10b 1
!s100 =Wo?`P1OMdl>U8XIPn0?G3
IOcaC=i9EJhDc]FXI_RdBP2
R1
R2
w1559548815
8/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/pll.v
F/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/pll.v
L0 8
R3
r1
!s85 0
31
R4
!s107 /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/pll.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/pll.v|
!i113 1
R5
R6
vpll_0002
R0
!i10b 1
!s100 mYO0c<ReYP0<@[nQ^H>X23
Iki2UGiY=Hi8AW=kiNFbg13
R1
R2
w1559548796
8/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/pll/pll_0002.v
F/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/pll/pll_0002.v
L0 2
R3
r1
!s85 0
31
R4
!s107 /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/pll/pll_0002.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_controller/pll/pll_0002.v|
!i113 1
R5
R6
