<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='290' ll='292' type='llvm::Align llvm::TargetRegisterInfo::getSpillAlign(const llvm::TargetRegisterClass &amp; RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='288'>/// Return the minimum required alignment in bytes for a spill slot for
  /// a register of this class.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='307' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='450' u='c' c='_ZN4llvm12RegScavenger5spillENS_8RegisterERKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS7_'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='96' u='c' c='_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='2681' u='c' c='_ZNK4llvm20AArch64FrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1263' u='c' c='_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='218' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20spillCalleeSavedRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='2146' u='c' c='_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1715' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1939' u='c' c='_ZNK4llvm20HexagonFrameLowering15expandStoreVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegister1173712'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1991' u='c' c='_ZNK4llvm20HexagonFrameLowering14expandLoadVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI13612737'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2035' u='c' c='_ZNK4llvm20HexagonFrameLowering14expandStoreVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI1050907'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2065' u='c' c='_ZNK4llvm20HexagonFrameLowering13expandLoadVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterIn15297472'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2169' u='c' c='_ZNK4llvm20HexagonFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='140' u='c' c='_ZN12_GLOBAL__N_115HexagonVExtract20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='158' u='c' c='_ZN4llvm16MipsFunctionInfo18createEhDataRegsFIERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='172' u='c' c='_ZN4llvm16MipsFunctionInfo14createISRRegFIERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='198' u='c' c='_ZN4llvm16MipsFunctionInfo20getMoveF64ViaSpillFIERNS_15MachineFunctionEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='897' u='c' c='_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='913' u='c' c='_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2211' u='c' c='_ZNK4llvm16PPCFrameLowering22addScavengingSpillSlotERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='686' u='c' c='_ZNK4llvm18RISCVFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2388' u='c' c='_ZNK4llvm16X86FrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='578' u='c' c='_ZNK4llvm18XCoreFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='46' u='c' c='_ZN4llvm17XCoreFunctionInfo17createLRSpillSlotERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='60' u='c' c='_ZN4llvm17XCoreFunctionInfo17createFPSpillSlotERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='73' u='c' c='_ZN4llvm17XCoreFunctionInfo17createEHSpillSlotERNS_15MachineFunctionE'/>
