// Seed: 3419727161
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri id_7,
    inout supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12
    , id_22,
    input tri id_13,
    input uwire module_0,
    input uwire id_15,
    output wor id_16,
    input wand id_17,
    output supply1 id_18,
    input wand id_19,
    input wire id_20
);
  assign id_16 = 1;
  wire id_23;
  assign id_0 = 1;
endmodule
module module_1 (
    input wire  id_0,
    input tri0  id_1
    , id_9,
    input wand  id_2,
    input wor   id_3,
    input tri   id_4,
    input uwire id_5,
    input wor   id_6,
    input wand  id_7
);
  assign id_9 = (1) & id_5;
  assign id_9 = 1;
  wand id_10, id_11;
  genvar id_12;
  module_0(
      id_12,
      id_3,
      id_7,
      id_4,
      id_5,
      id_4,
      id_4,
      id_12,
      id_12,
      id_0,
      id_12,
      id_1,
      id_12,
      id_6,
      id_2,
      id_0,
      id_12,
      id_7,
      id_12,
      id_2,
      id_12
  );
  assign id_12 = id_6;
  assign id_10 = 1;
endmodule
