=== LIR bundle has 14 objects(s) ===   (hint: $=var, ~=temp, @=immediate)

----- start stream .assign.assignTester.run
0 <enterFunc> ~rval/0, $self/0, $args/0 ;;; .assign.assignTester.run

----- start stream .assign.assignTester.readFromSubObject
0 <enterFunc> ~rval0/0, $self0/0, $a/0, $v/0 ;;; .assign.assignTester.readFromSubObject
0 mov         $v/0, [~a+16]/0                ;;; =

----- start stream .assign.assignTester.writeIntoSubObject
0 <enterFunc>    ~rval1/0, $self1/0 ;;; .assign.assignTester.writeIntoSubObject
0 <reserveLocal> $a0/24             ;;; a
0 mov            [~a+16]/0, @7/0    ;;; =

----- start stream .assign.assignTester.readFromSubSubObject
0 <enterFunc> ~rval2/0, $self2/0, $a1/0, $wrong/0 ;;; .assign.assignTester.readFromSubSubObject
0 mov         ~x/0, [~a+16]/0                     ;;; fieldaccess: owner of x
0 mov         $wrong/0, [~x+16]/0                 ;;; =

----- start stream .assign.assignTester.writeIntoSubSubObject
0 <enterFunc>    ~rval3/0, $self3/0   ;;; .assign.assignTester.writeIntoSubSubObject
0 <reserveLocal> $wrong0/24           ;;; wrong
0 mov            ~x0/0, [~wrong+16]/0 ;;; fieldaccess: owner of x
0 mov            [~x0+16]/0, @7/0     ;;; =

----- start stream .assign.assignTester.cctor
0 <enterFunc> ~rval4/0, $self4/0 ;;; .assign.assignTester.cctor

----- start stream .assign.assignTester.cdtor
0 <enterFunc> ~rval5/0, $self5/0 ;;; .assign.assignTester.cdtor

----- start stream .assign.A.cctor
0 <enterFunc> ~rval6/0, $self6/0 ;;; .assign.A.cctor

----- start stream .assign.A.cdtor
0 <enterFunc> ~rval7/0, $self7/0 ;;; .assign.A.cdtor

----- start stream .assign.B.cctor
0 <enterFunc> ~rval8/0, $self8/0 ;;; .assign.B.cctor

----- start stream .assign.B.cdtor
0 <enterFunc> ~rval9/0, $self9/0 ;;; .assign.B.cdtor

----- start stream A_vtbl_inst
0 <globalConstData> @/0 ;;; A_vtbl_inst

----- start stream B_vtbl_inst
0 <globalConstData> @/0 ;;; B_vtbl_inst

----- start stream assignTester_vtbl_inst
0 <globalConstData> @.assign.assignTester.run /0 ;;; assignTester_vtbl_inst

=== end of LIR bundle dump ===

~~~ some debugging hints for this target ~~~

pref order              rbx rdi rsi r12 r13 r14 r15 rax rcx rdx r8 r9 r10 r11
passing order           -   -   -   -   -   -   -   0   1   2   3  4  -   -
saved in Prolog or Call P   P   P   P   P   P   P   C   C   C   C  C  C   C
as int                  24  30  29  35  36  37  38  23  25  26  31 32 33  34

reg rax rbx rcx rdx rbp rsp rsi rdi r8 r9 r10 r11 r12 r13 r14 r15
    23  24  25  26  27  28  29  30  31 32 33  34  35  36  37  38

cc shadow space = 32
