<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Microsemi</spirit:vendor>
  <spirit:library>MiV</spirit:library>
  <spirit:name>MIV_RV32IMA_L1_AXI</spirit:name>
  <spirit:version>2.1.100</spirit:version>
  <spirit:busInterfaces>
  <spirit:busInterface>
    <spirit:name>MEM_MST_AXI4</spirit:name>
    <spirit:busType spirit:vendor="AMBA" spirit:library="AMBA4" spirit:name="AXI4" spirit:version="r0p0_0"/>
    <spirit:master></spirit:master>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_ID</spirit:componentSignalName><spirit:busSignalName>AWID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_ADDR</spirit:componentSignalName><spirit:busSignalName>AWADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_LEN</spirit:componentSignalName><spirit:busSignalName>AWLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_SIZE</spirit:componentSignalName><spirit:busSignalName>AWSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_BURST</spirit:componentSignalName><spirit:busSignalName>AWBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_LOCK</spirit:componentSignalName><spirit:busSignalName>AWLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_CACHE</spirit:componentSignalName><spirit:busSignalName>AWCACHE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_PROT</spirit:componentSignalName><spirit:busSignalName>AWPROT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_QOS</spirit:componentSignalName><spirit:busSignalName>AWQOS</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_VALID</spirit:componentSignalName><spirit:busSignalName>AWVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_READY</spirit:componentSignalName><spirit:busSignalName>AWREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_BITS_DATA</spirit:componentSignalName><spirit:busSignalName>WDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_BITS_STRB</spirit:componentSignalName><spirit:busSignalName>WSTRB</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_BITS_LAST</spirit:componentSignalName><spirit:busSignalName>WLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_VALID</spirit:componentSignalName><spirit:busSignalName>WVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_READY</spirit:componentSignalName><spirit:busSignalName>WREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_B_BITS_ID</spirit:componentSignalName><spirit:busSignalName>BID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_B_BITS_RESP</spirit:componentSignalName><spirit:busSignalName>BRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_B_VALID</spirit:componentSignalName><spirit:busSignalName>BVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_B_READY</spirit:componentSignalName><spirit:busSignalName>BREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_ID</spirit:componentSignalName><spirit:busSignalName>ARID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_ADDR</spirit:componentSignalName><spirit:busSignalName>ARADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_LEN</spirit:componentSignalName><spirit:busSignalName>ARLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_SIZE</spirit:componentSignalName><spirit:busSignalName>ARSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_BURST</spirit:componentSignalName><spirit:busSignalName>ARBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_LOCK</spirit:componentSignalName><spirit:busSignalName>ARLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_CACHE</spirit:componentSignalName><spirit:busSignalName>ARCACHE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_PROT</spirit:componentSignalName><spirit:busSignalName>ARPROT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_QOS</spirit:componentSignalName><spirit:busSignalName>ARQOS</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_VALID</spirit:componentSignalName><spirit:busSignalName>ARVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_READY</spirit:componentSignalName><spirit:busSignalName>ARREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_BITS_ID</spirit:componentSignalName><spirit:busSignalName>RID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_BITS_DATA</spirit:componentSignalName><spirit:busSignalName>RDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_BITS_RESP</spirit:componentSignalName><spirit:busSignalName>RRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_BITS_LAST</spirit:componentSignalName><spirit:busSignalName>RLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_VALID</spirit:componentSignalName><spirit:busSignalName>RVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_READY</spirit:componentSignalName><spirit:busSignalName>RREADY</spirit:busSignalName></spirit:signalName></spirit:signalMap>
    <spirit:vendorExtensions>
      <actel-cc:used>
        <actel-cc:logicEquation>
          <actel-cc:logicTerm spirit:referenceId="MASTER_TYPE" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used>
      <actel-cc:description>Cached memory range 0x8000_0000 to 0x8FFF_FFFF.</actel-cc:description></spirit:vendorExtensions>
  </spirit:busInterface>
  <spirit:busInterface>
    <spirit:name>MMIO_MST_AXI4</spirit:name>
    <spirit:busType spirit:vendor="AMBA" spirit:library="AMBA4" spirit:name="AXI4" spirit:version="r0p0_0"/>
    <spirit:master></spirit:master>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_VALID</spirit:componentSignalName><spirit:busSignalName>RVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_READY</spirit:componentSignalName><spirit:busSignalName>RREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_BITS_LAST</spirit:componentSignalName><spirit:busSignalName>RLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_BITS_RESP</spirit:componentSignalName><spirit:busSignalName>RRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_BITS_DATA</spirit:componentSignalName><spirit:busSignalName>RDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_BITS_ID</spirit:componentSignalName><spirit:busSignalName>RID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_READY</spirit:componentSignalName><spirit:busSignalName>ARREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_VALID</spirit:componentSignalName><spirit:busSignalName>ARVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_QOS</spirit:componentSignalName><spirit:busSignalName>ARQOS</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_PROT</spirit:componentSignalName><spirit:busSignalName>ARPROT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_BITS_LAST</spirit:componentSignalName><spirit:busSignalName>WLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_CACHE</spirit:componentSignalName><spirit:busSignalName>ARCACHE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_LOCK</spirit:componentSignalName><spirit:busSignalName>ARLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_BURST</spirit:componentSignalName><spirit:busSignalName>ARBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_SIZE</spirit:componentSignalName><spirit:busSignalName>ARSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_LEN</spirit:componentSignalName><spirit:busSignalName>ARLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_ADDR</spirit:componentSignalName><spirit:busSignalName>ARADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_ID</spirit:componentSignalName><spirit:busSignalName>ARID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_B_READY</spirit:componentSignalName><spirit:busSignalName>BREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_B_VALID</spirit:componentSignalName><spirit:busSignalName>BVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_B_BITS_RESP</spirit:componentSignalName><spirit:busSignalName>BRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_B_BITS_ID</spirit:componentSignalName><spirit:busSignalName>BID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_READY</spirit:componentSignalName><spirit:busSignalName>WREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_VALID</spirit:componentSignalName><spirit:busSignalName>WVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_BITS_STRB</spirit:componentSignalName><spirit:busSignalName>WSTRB</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_BITS_DATA</spirit:componentSignalName><spirit:busSignalName>WDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_VALID</spirit:componentSignalName><spirit:busSignalName>AWVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_READY</spirit:componentSignalName><spirit:busSignalName>AWREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_QOS</spirit:componentSignalName><spirit:busSignalName>AWQOS</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_PROT</spirit:componentSignalName><spirit:busSignalName>AWPROT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_CACHE</spirit:componentSignalName><spirit:busSignalName>AWCACHE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_LOCK</spirit:componentSignalName><spirit:busSignalName>AWLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_BURST</spirit:componentSignalName><spirit:busSignalName>AWBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_SIZE</spirit:componentSignalName><spirit:busSignalName>AWSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_LEN</spirit:componentSignalName><spirit:busSignalName>AWLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_ADDR</spirit:componentSignalName><spirit:busSignalName>AWADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_ID</spirit:componentSignalName><spirit:busSignalName>AWID</spirit:busSignalName></spirit:signalName></spirit:signalMap>
    <spirit:vendorExtensions>
      <actel-cc:used>
        <actel-cc:logicEquation>
          <actel-cc:logicTerm spirit:referenceId="MASTER_TYPE" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used>
      <actel-cc:description>Non-cached memory range 0x6000_0000 - 0x7FFF_FFFF.</actel-cc:description></spirit:vendorExtensions>
  </spirit:busInterface>
  <spirit:busInterface>
    <spirit:name>MEM_MST_AXI</spirit:name>
    <spirit:busType spirit:vendor="AMBA" spirit:library="AMBA3" spirit:name="AXI" spirit:version="r1p0_5"/>
    <spirit:master></spirit:master>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_ID</spirit:componentSignalName><spirit:busSignalName>AWID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_ADDR</spirit:componentSignalName><spirit:busSignalName>AWADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_LEN</spirit:componentSignalName><spirit:busSignalName>AWLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_SIZE</spirit:componentSignalName><spirit:busSignalName>AWSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_BURST</spirit:componentSignalName><spirit:busSignalName>AWBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_LOCK</spirit:componentSignalName><spirit:busSignalName>AWLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_CACHE</spirit:componentSignalName><spirit:busSignalName>AWCACHE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_BITS_PROT</spirit:componentSignalName><spirit:busSignalName>AWPROT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_VALID</spirit:componentSignalName><spirit:busSignalName>AWVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AW_READY</spirit:componentSignalName><spirit:busSignalName>AWREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_BITS_DATA</spirit:componentSignalName><spirit:busSignalName>WDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_BITS_STRB</spirit:componentSignalName><spirit:busSignalName>WSTRB</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_BITS_LAST</spirit:componentSignalName><spirit:busSignalName>WLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_VALID</spirit:componentSignalName><spirit:busSignalName>WVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_READY</spirit:componentSignalName><spirit:busSignalName>WREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_B_BITS_ID</spirit:componentSignalName><spirit:busSignalName>BID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_B_BITS_RESP</spirit:componentSignalName><spirit:busSignalName>BRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_B_VALID</spirit:componentSignalName><spirit:busSignalName>BVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_B_READY</spirit:componentSignalName><spirit:busSignalName>BREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_ID</spirit:componentSignalName><spirit:busSignalName>ARID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_ADDR</spirit:componentSignalName><spirit:busSignalName>ARADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_LEN</spirit:componentSignalName><spirit:busSignalName>ARLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_SIZE</spirit:componentSignalName><spirit:busSignalName>ARSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_BURST</spirit:componentSignalName><spirit:busSignalName>ARBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_LOCK</spirit:componentSignalName><spirit:busSignalName>ARLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_CACHE</spirit:componentSignalName><spirit:busSignalName>ARCACHE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_BITS_PROT</spirit:componentSignalName><spirit:busSignalName>ARPROT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_VALID</spirit:componentSignalName><spirit:busSignalName>ARVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_AR_READY</spirit:componentSignalName><spirit:busSignalName>ARREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_BITS_ID</spirit:componentSignalName><spirit:busSignalName>RID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_BITS_DATA</spirit:componentSignalName><spirit:busSignalName>RDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_BITS_RESP</spirit:componentSignalName><spirit:busSignalName>RRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_BITS_LAST</spirit:componentSignalName><spirit:busSignalName>RLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_VALID</spirit:componentSignalName><spirit:busSignalName>RVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_R_READY</spirit:componentSignalName><spirit:busSignalName>RREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEM_AXI_0_W_BITS_WID</spirit:componentSignalName><spirit:busSignalName>WID</spirit:busSignalName></spirit:signalName></spirit:signalMap>
    <spirit:vendorExtensions>
      <actel-cc:used>
        <actel-cc:logicEquation>
          <actel-cc:logicTerm spirit:referenceId="MASTER_TYPE" actel-cc:termValue="0"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used>
      <actel-cc:description>Cached memory range 0x8000_0000 to 0x8FFF_FFFF.</actel-cc:description></spirit:vendorExtensions>
  </spirit:busInterface>
  <spirit:busInterface>
    <spirit:name>MMIO_MST_AXI</spirit:name>
    <spirit:busType spirit:vendor="AMBA" spirit:library="AMBA3" spirit:name="AXI" spirit:version="r1p0_5"/>
    <spirit:master></spirit:master>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_ID</spirit:componentSignalName><spirit:busSignalName>AWID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_ADDR</spirit:componentSignalName><spirit:busSignalName>AWADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_LEN</spirit:componentSignalName><spirit:busSignalName>AWLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_SIZE</spirit:componentSignalName><spirit:busSignalName>AWSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_BURST</spirit:componentSignalName><spirit:busSignalName>AWBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_CACHE</spirit:componentSignalName><spirit:busSignalName>AWCACHE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_LOCK</spirit:componentSignalName><spirit:busSignalName>AWLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_PROT</spirit:componentSignalName><spirit:busSignalName>AWPROT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_VALID</spirit:componentSignalName><spirit:busSignalName>AWVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_READY</spirit:componentSignalName><spirit:busSignalName>AWREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_BITS_DATA</spirit:componentSignalName><spirit:busSignalName>WDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_BITS_STRB</spirit:componentSignalName><spirit:busSignalName>WSTRB</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_BITS_LAST</spirit:componentSignalName><spirit:busSignalName>WLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_VALID</spirit:componentSignalName><spirit:busSignalName>WVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_READY</spirit:componentSignalName><spirit:busSignalName>WREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_B_BITS_ID</spirit:componentSignalName><spirit:busSignalName>BID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_B_BITS_RESP</spirit:componentSignalName><spirit:busSignalName>BRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_B_VALID</spirit:componentSignalName><spirit:busSignalName>BVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_B_READY</spirit:componentSignalName><spirit:busSignalName>BREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_ID</spirit:componentSignalName><spirit:busSignalName>ARID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_ADDR</spirit:componentSignalName><spirit:busSignalName>ARADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_LEN</spirit:componentSignalName><spirit:busSignalName>ARLEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_SIZE</spirit:componentSignalName><spirit:busSignalName>ARSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_BURST</spirit:componentSignalName><spirit:busSignalName>ARBURST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_LOCK</spirit:componentSignalName><spirit:busSignalName>ARLOCK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_BITS_CACHE</spirit:componentSignalName><spirit:busSignalName>ARCACHE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AW_BITS_PROT</spirit:componentSignalName><spirit:busSignalName>ARPROT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_VALID</spirit:componentSignalName><spirit:busSignalName>ARVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_AR_READY</spirit:componentSignalName><spirit:busSignalName>ARREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_BITS_ID</spirit:componentSignalName><spirit:busSignalName>RID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_BITS_DATA</spirit:componentSignalName><spirit:busSignalName>RDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_BITS_RESP</spirit:componentSignalName><spirit:busSignalName>RRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_BITS_LAST</spirit:componentSignalName><spirit:busSignalName>RLAST</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_VALID</spirit:componentSignalName><spirit:busSignalName>RVALID</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_R_READY</spirit:componentSignalName><spirit:busSignalName>RREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MMIO_AXI_0_W_BITS_WID</spirit:componentSignalName><spirit:busSignalName>WID</spirit:busSignalName></spirit:signalName></spirit:signalMap>
    <spirit:vendorExtensions>
      <actel-cc:used>
        <actel-cc:logicEquation>
          <actel-cc:logicTerm spirit:referenceId="MASTER_TYPE" actel-cc:termValue="0"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used>
      <actel-cc:description>Non-cached memory range 0x6000_0000 - 0x7FFF_FFFF.</actel-cc:description></spirit:vendorExtensions>
  </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs_docs</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs_docs"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>USER_TB_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_STIMULUS_FILESET-U"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>CLK</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RESETN</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>1</spirit:value></spirit:defaultValue>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>IRQ</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>30</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TDI</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TDO</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TCK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TMS</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TRST</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DRV_TDO</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_READY</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_ID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_ADDR</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_LEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_SIZE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_BURST</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_LOCK</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_CACHE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_PROT</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AW_BITS_QOS</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_W_READY</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_W_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_W_BITS_DATA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>63</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_W_BITS_STRB</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_W_BITS_LAST</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_B_READY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_B_VALID</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_B_BITS_ID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_B_BITS_RESP</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_READY</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_ID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_ADDR</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_LEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_SIZE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_BURST</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_LOCK</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_CACHE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_PROT</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_AR_BITS_QOS</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="MASTER_TYPE" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_R_READY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_R_VALID</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_R_BITS_ID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_R_BITS_DATA</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>63</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_R_BITS_RESP</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_R_BITS_LAST</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_READY</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_ID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_ADDR</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>30</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_LEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_SIZE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_BURST</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_LOCK</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_CACHE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_PROT</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AW_BITS_QOS</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="MASTER_TYPE" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_W_READY</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_W_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_W_BITS_DATA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>63</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_W_BITS_STRB</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_W_BITS_LAST</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_B_READY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_B_VALID</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_B_BITS_ID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_B_BITS_RESP</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_READY</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_ID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_ADDR</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>30</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_LEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_SIZE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_BURST</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_LOCK</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_CACHE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_PROT</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_AR_BITS_QOS</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_R_READY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_R_VALID</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_R_BITS_ID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_R_BITS_DATA</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>63</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_R_BITS_RESP</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_R_BITS_LAST</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>EXT_RESETN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_0_W_BITS_WID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right spirit:dependency="0" spirit:resolve="dependent">1</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_0_W_BITS_WID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEM_AXI_WID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="MASTER_TYPE" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MMIO_AXI_WID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>3</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="MASTER_TYPE" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="RESET_VECTOR_ADDR_1" spirit:name="RESET_VECTOR_ADDR_1" spirit:prompt="Upper16 bits (Hex)" spirit:dataType="int" spirit:configGroups="2Cols: Reset Vector Address" spirit:resolve="user" spirit:minimum="0x6000" spirit:maximum="0x8fff">0x6000</spirit:hwParameter>
      <spirit:hwParameter spirit:id="RESET_VECTOR_ADDR_0" spirit:name="RESET_VECTOR_ADDR_0" spirit:prompt=" Lower 16 bits (Hex)" spirit:dataType="int" spirit:configGroups="2Cols: Reset Vector Address" spirit:resolve="user" spirit:minimum="0x0" spirit:maximum="0xffff">0x0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MASTER_TYPE" spirit:name="MASTER_TYPE" spirit:prompt="MASTER_TYPE" spirit:dataType="int" spirit:choiceRef="Choose_Master_TYPE" spirit:configGroups="3Cols: AXI Interface" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_WID" spirit:name="MEM_WID" spirit:prompt="MEM_WID" spirit:dataType="int" spirit:configGroups="3Cols: AXI Interface" spirit:resolve="user">6</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MMIO_WID" spirit:name="MMIO_WID" spirit:prompt="MMIO_WID" spirit:dataType="int" spirit:configGroups="3Cols: AXI Interface" spirit:resolve="user">9</spirit:hwParameter>
    </spirit:hwParameters>
    <spirit:deletedhwParameters>
    </spirit:deletedhwParameters>
  <spirit:vendorExtensions>
    <actel-cc:script>Info('RESET_VECTOR_ADDR_0', '32 bit Reset Vector Address created from two 16 bit hex values. Default 0x6000 0x0000. Please note, leading zeros are suppressed.', '32 bit Reset Vector Address created from two 16 bit hex values. Default 0x6000 0x0000. Please note, leading zeros are suppressed.');\
Validate('ERROR: address value not 32 bit aligned', Eq(Mod('RESET_VECTOR_ADDR_0', '4'), '0'));\
</actel-cc:script></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="IGLOO2">24</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="RTG4">25</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFire">26</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choose_Master_TYPE</spirit:name>
      <spirit:enumeration spirit:text="AXI3">0</spirit:enumeration>
      <spirit:enumeration spirit:text="AXI4">1</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_alu.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_amoalu.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_arbiter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_arbiter_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_queue_sink.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_queue_sink_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_queue_sink_2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_queue_source.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_queue_source_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_queue_source_2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_reset_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_valid_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_valid_sync_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_valid_sync_2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_valid_sync_3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_valid_sync_4.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_async_valid_sync_5.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_axi4buffer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_axi4buffer_buffer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_axi4deinterleaver.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_axi4id_indexer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_axi4id_indexer_trim.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_axi4user_yanker.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_axi4user_yanker_yank.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_breakpoint_unit.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_capture_chain.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_capture_update_chain.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_capture_update_chain_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_capture_update_chain_2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_csrfile.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_data_arrays_0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_data_arrays_0_0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_data_arrays_0_0_ext.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_data_arrays_0_ext.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_dcache_data_array.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_dcache_dcache.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_debug_transport_module_jtag.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_frontend_frontend.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_gluebridge.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_hella_cache_arbiter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_ibuf.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_icache_icache.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_identity_module.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_int_sync_crossing_sink.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_int_sync_crossing_source.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_int_sync_crossing_source_2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_int_xbar.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_int_xbar_int_xbar.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_int_xing.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_jtag_bypass_chain.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_jtag_state_machine.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_jtag_tap_controller.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_level_gateway.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_mul_div.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_negative_edge_latch.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_negative_edge_latch_2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_periphery_bus_pbus.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_plusarg_reader.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_10.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_11.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_13.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_14.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_15.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_16.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_17.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_18.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_22.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_28.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_29.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_30.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_32.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_33.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_4.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_48.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_54.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_55.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_56.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_queue_6.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_repeater.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_repeater_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_repeater_3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_repeater_4.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_rocket.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_rocket_system.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_rocket_tile_tile.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_rvcexpander.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_shift_queue.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_system_bus_sbus.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tag_array.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tag_array_0.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tag_array_0_ext.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tag_array_ext.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlb.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlbuffer_system_bus.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlb_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlcache_cork_system_bus.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tldebug_module_debug.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlerror_error.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlfifofixer_system_bus.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlfilter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlplic_plic.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlto_axi4.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlto_axi4_converter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlwidth_widget.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlxbar_memory_bus.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlxbar_periphery_bus.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlxbar_system_bus.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>core/miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs_docs">
    <spirit:file>
      <spirit:name>Specs/riscv-privileged-v1.10.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Specs/riscv-spec-v2.2.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>handbook/HB0823_MIV_RV32IMA_L1_AXI.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>handbook/RN0197_MiV_RV32IMA_L1_AXI.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_STIMULUS_FILESET-U">
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_axi4buffer_1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_axi4fragmenter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_axi4ram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_mem.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_mem_ext.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_queue_22.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_queue_3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_queue_39.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_queue_41.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_queue_43.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_queue_44.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/miv_rv32ima_l1_axi_sim_aximem.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/testbench.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>testbench</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/ram_init.mem</spirit:name>
      <spirit:userFileType>MEM</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/wave.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/zeros_init.mem</spirit:name>
      <spirit:userFileType>MEM</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/run_vlog.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>Mi-V RV32IMA_L1_AXI</actel-cc:displayName>
    <actel-cc:description>Mi-V RV32IMA_ L1_ AXI s a softcore 32 bit RISC-V processor with L1 cache and optional AXI4 or AXI3 MEM/MMIO Interfaces.</actel-cc:description>
    <actel-cc:packageTimestamp>20190125160218</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="false"/>
    <actel-cc:diveInPermission value="READ_WRITE"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="11.8">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Processors">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Interface Type">
      <actel-cc:category name="AXI">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="IGLOO2">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
      <actel-cc:category name="RTG4">
      </actel-cc:category>
      <actel-cc:category name="PolarFire">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:requireUniquify></actel-cc:requireUniquify>
  </spirit:vendorExtensions>
</spirit:component>
