{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707305961403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707305961403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 12:39:21 2024 " "Processing started: Wed Feb  7 12:39:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707305961403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305961403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avs_hram_converter -c avs_hram_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off avs_hram_converter -c avs_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305961403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707305961588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707305961588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dll_90/dll_90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dll_90/dll_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dll_90-SYN " "Found design unit 1: dll_90-SYN" {  } { { "../hdl/dll_90/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dll_90/dll_90.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971753 ""} { "Info" "ISGN_ENTITY_NAME" "1 dll_90 " "Found entity 1: dll_90" {  } { { "../hdl/dll_90/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dll_90/dll_90.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_11bit_updown-SYN " "Found design unit 1: counter_11bit_updown-SYN" {  } { { "../hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971754 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_11bit_updown " "Found entity 1: counter_11bit_updown" {  } { { "../hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_22bit_1pipe-SYN " "Found design unit 1: adder_22bit_1pipe-SYN" {  } { { "../hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971755 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_22bit_1pipe " "Found entity 1: adder_22bit_1pipe" {  } { { "../hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/pll_x8/pll_x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/pll_x8/pll_x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_x8-SYN " "Found design unit 1: pll_x8-SYN" {  } { { "../hdl/pll_x8/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/pll_x8/pll_x8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971756 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_x8 " "Found entity 1: pll_x8" {  } { { "../hdl/pll_x8/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/pll_x8/pll_x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voter-behavior " "Found design unit 1: voter-behavior" {  } { { "../hdl/voter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971756 ""} { "Info" "ISGN_ENTITY_NAME" "1 voter " "Found entity 1: voter" {  } { { "../hdl/voter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-behavior " "Found design unit 1: tristate_buffer-behavior" {  } { { "../hdl/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/tristate_buffer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971757 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "../hdl/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/timer_14bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/timer_14bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_14bit-rtl " "Found design unit 1: timer_14bit-rtl" {  } { { "../hdl/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/timer_14bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971758 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_14bit " "Found entity 1: timer_14bit" {  } { { "../hdl/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/timer_14bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-behavior " "Found design unit 1: t_flipflop-behavior" {  } { { "../hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971758 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "../hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_EU-rtl " "Found design unit 1: synchronizer_EU-rtl" {  } { { "../hdl/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971759 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_EU " "Found entity 1: synchronizer_EU" {  } { { "../hdl/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_CU-fsm " "Found design unit 1: synchronizer_CU-fsm" {  } { { "../hdl/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_CU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971760 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_CU " "Found entity 1: synchronizer_CU" {  } { { "../hdl/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_CU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "../hdl/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971761 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../hdl/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "../hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/sr_flipflop.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971761 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "../hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/sr_flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/SDR_to_DDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/SDR_to_DDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDR_to_DDR_converter-rtl " "Found design unit 1: SDR_to_DDR_converter-rtl" {  } { { "../hdl/SDR_to_DDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/SDR_to_DDR_converter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971762 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDR_to_DDR_converter " "Found entity 1: SDR_to_DDR_converter" {  } { { "../hdl/SDR_to_DDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/SDR_to_DDR_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_negedge-behavior " "Found design unit 1: reg_negedge-behavior" {  } { { "../hdl/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg_negedge.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971763 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_negedge " "Found entity 1: reg_negedge" {  } { { "../hdl/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg_negedge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "../hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971763 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "../hdl/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_4to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971764 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971764 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-behavior " "Found design unit 1: halfadder-behavior" {  } { { "../hdl/halfadder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/halfadder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971765 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "../hdl/halfadder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/halfadder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Found design unit 1: fulladder-behavior" {  } { { "../hdl/fulladder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971766 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../hdl/fulladder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dff_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dff_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_negedge-behavior " "Found design unit 1: dff_negedge-behavior" {  } { { "../hdl/dff_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dff_negedge.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971766 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_negedge " "Found entity 1: dff_negedge" {  } { { "../hdl/dff_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dff_negedge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/decoder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/decoder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2bit-behavior " "Found design unit 1: decoder_2bit-behavior" {  } { { "../hdl/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/decoder_2bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971767 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bit " "Found entity 1: decoder_2bit" {  } { { "../hdl/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/decoder_2bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter_EU-rtl " "Found design unit 1: DDR_to_SDR_converter_EU-rtl" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971768 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter_EU " "Found entity 1: DDR_to_SDR_converter_EU" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter_CU-fsm " "Found design unit 1: DDR_to_SDR_converter_CU-fsm" {  } { { "../hdl/DDR_to_SDR_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_CU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971769 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter_CU " "Found entity 1: DDR_to_SDR_converter_CU" {  } { { "../hdl/DDR_to_SDR_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_CU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter-rtl " "Found design unit 1: DDR_to_SDR_converter-rtl" {  } { { "../hdl/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971769 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter " "Found entity 1: DDR_to_SDR_converter" {  } { { "../hdl/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "../hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/d_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971770 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "../hdl/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_Nbit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971771 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "../hdl/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_Nbit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/conf_builder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/conf_builder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conf_builder-rtl " "Found design unit 1: conf_builder-rtl" {  } { { "../hdl/conf_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/conf_builder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971771 ""} { "Info" "ISGN_ENTITY_NAME" "1 conf_builder " "Found entity 1: conf_builder" {  } { { "../hdl/conf_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/conf_builder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "../hdl/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/comparator_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971772 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "../hdl/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/comparator_Nbit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/CA_unpacker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/CA_unpacker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_unpacker-rtl " "Found design unit 1: CA_unpacker-rtl" {  } { { "../hdl/CA_unpacker.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/CA_unpacker.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971773 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_unpacker " "Found entity 1: CA_unpacker" {  } { { "../hdl/CA_unpacker.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/CA_unpacker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/CA_builder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/CA_builder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_builder-rtl " "Found design unit 1: CA_builder-rtl" {  } { { "../hdl/CA_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/CA_builder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971773 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_builder " "Found entity 1: CA_builder" {  } { { "../hdl/CA_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/CA_builder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_mainconv_EU-rtl " "Found design unit 1: avs_hram_mainconv_EU-rtl" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971775 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_mainconv_EU " "Found entity 1: avs_hram_mainconv_EU" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_mainconv_CU-fsm " "Found design unit 1: avs_hram_mainconv_CU-fsm" {  } { { "../hdl/avs_hram_mainconv_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_CU.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971776 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_mainconv_CU " "Found entity 1: avs_hram_mainconv_CU" {  } { { "../hdl/avs_hram_mainconv_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_mainconv-rtl " "Found design unit 1: avs_hram_mainconv-rtl" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971777 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_mainconv " "Found entity 1: avs_hram_mainconv" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305971777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305971777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avs_hram_mainconv " "Elaborating entity \"avs_hram_mainconv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707305971892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_mainconv_EU avs_hram_mainconv_EU:EU " "Elaborating entity \"avs_hram_mainconv_EU\" for hierarchy \"avs_hram_mainconv_EU:EU\"" {  } { { "../hdl/avs_hram_mainconv.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_mainconv_EU:EU\|reg:addr_reg " "Elaborating entity \"reg\" for hierarchy \"avs_hram_mainconv_EU:EU\|reg:addr_reg\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "addr_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_mainconv_EU:EU\|reg:burstcnt_reg " "Elaborating entity \"reg\" for hierarchy \"avs_hram_mainconv_EU:EU\|reg:burstcnt_reg\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "burstcnt_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_mainconv_EU:EU\|reg:datain_reg " "Elaborating entity \"reg\" for hierarchy \"avs_hram_mainconv_EU:EU\|reg:datain_reg\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "datain_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_mainconv_EU:EU\|reg:conf_reg " "Elaborating entity \"reg\" for hierarchy \"avs_hram_mainconv_EU:EU\|reg:conf_reg\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "conf_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conf_builder avs_hram_mainconv_EU:EU\|conf_builder:conf_builder_inst " "Elaborating entity \"conf_builder\" for hierarchy \"avs_hram_mainconv_EU:EU\|conf_builder:conf_builder_inst\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "conf_builder_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 avs_hram_mainconv_EU:EU\|mux_4to1:dq_mux " "Elaborating entity \"mux_4to1\" for hierarchy \"avs_hram_mainconv_EU:EU\|mux_4to1:dq_mux\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "dq_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 avs_hram_mainconv_EU:EU\|mux_4to1:address_mux " "Elaborating entity \"mux_4to1\" for hierarchy \"avs_hram_mainconv_EU:EU\|mux_4to1:address_mux\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "address_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA_builder avs_hram_mainconv_EU:EU\|CA_builder:CA_builder_inst " "Elaborating entity \"CA_builder\" for hierarchy \"avs_hram_mainconv_EU:EU\|CA_builder:CA_builder_inst\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "CA_builder_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA_unpacker avs_hram_mainconv_EU:EU\|CA_unpacker:CA_unpacker_inst " "Elaborating entity \"CA_unpacker\" for hierarchy \"avs_hram_mainconv_EU:EU\|CA_unpacker:CA_unpacker_inst\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "CA_unpacker_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer avs_hram_mainconv_EU:EU\|tristate_buffer:dq_buffer " "Elaborating entity \"tristate_buffer\" for hierarchy \"avs_hram_mainconv_EU:EU\|tristate_buffer:dq_buffer\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "dq_buffer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_to_DDR_converter avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter " "Elaborating entity \"SDR_to_DDR_converter\" for hierarchy \"avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "writedata_converter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux " "Elaborating entity \"mux_2to1\" for hierarchy \"avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\"" {  } { { "../hdl/SDR_to_DDR_converter.vhd" "outmux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/SDR_to_DDR_converter.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dll_90 avs_hram_mainconv_EU:EU\|dll_90:clk_shifter " "Elaborating entity \"dll_90\" for hierarchy \"avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "clk_shifter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\"" {  } { { "../hdl/dll_90/dll_90.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dll_90/dll_90.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component " "Elaborated megafunction instantiation \"avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\"" {  } { { "../hdl/dll_90/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dll_90/dll_90.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305971972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component " "Instantiated megafunction \"avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 5000 " "Parameter \"clk0_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dll_90 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dll_90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305971973 ""}  } { { "../hdl/dll_90/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dll_90/dll_90.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707305971973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dll_90_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dll_90_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dll_90_altpll " "Found entity 1: dll_90_altpll" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/dll_90_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305972025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305972025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dll_90_altpll avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated " "Elaborating entity \"dll_90_altpll\" for hierarchy \"avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop avs_hram_mainconv_EU:EU\|d_flipflop:hCKen_pipe " "Elaborating entity \"d_flipflop\" for hierarchy \"avs_hram_mainconv_EU:EU\|d_flipflop:hCKen_pipe\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "hCKen_pipe" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer avs_hram_mainconv_EU:EU\|tristate_buffer:RWDS_buffer " "Elaborating entity \"tristate_buffer\" for hierarchy \"avs_hram_mainconv_EU:EU\|tristate_buffer:RWDS_buffer\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "RWDS_buffer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_x8 avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst " "Elaborating entity \"pll_x8\" for hierarchy \"avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "pll_x8_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\"" {  } { { "../hdl/pll_x8/pll_x8.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/pll_x8/pll_x8.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\"" {  } { { "../hdl/pll_x8/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/pll_x8/pll_x8.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component " "Instantiated megafunction \"avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_x8 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_x8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972046 ""}  } { { "../hdl/pll_x8/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/pll_x8/pll_x8.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707305972046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_x8_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_x8_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_x8_altpll " "Found entity 1: pll_x8_altpll" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/pll_x8_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305972088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305972088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_x8_altpll avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated " "Elaborating entity \"pll_x8_altpll\" for hierarchy \"avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter " "Elaborating entity \"DDR_to_SDR_converter\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "readdata_converter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter_EU avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU " "Elaborating entity \"DDR_to_SDR_converter_EU\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\"" {  } { { "../hdl/DDR_to_SDR_converter.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_negedge avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|dff_negedge:ndff4 " "Elaborating entity \"dff_negedge\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|dff_negedge:ndff4\"" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "ndff4" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voter avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst " "Elaborating entity \"voter\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\"" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "voter_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg1 " "Elaborating entity \"reg\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg1\"" {  } { { "../hdl/voter.vhd" "pipereg1" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00 " "Elaborating entity \"fulladder\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\"" {  } { { "../hdl/voter.vhd" "fa00" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\|halfadder:ha1_inst " "Elaborating entity \"halfadder\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\|halfadder:ha1_inst\"" {  } { { "../hdl/fulladder.vhd" "ha1_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/fulladder.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg2 " "Elaborating entity \"reg\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg2\"" {  } { { "../hdl/voter.vhd" "pipereg2" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg3 " "Elaborating entity \"reg\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg3\"" {  } { { "../hdl/voter.vhd" "pipereg3" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/voter.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:tracker " "Elaborating entity \"t_flipflop\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:tracker\"" {  } { { "../hdl/DDR_to_SDR_converter_EU.vhd" "tracker" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter_EU.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter_CU avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU " "Elaborating entity \"DDR_to_SDR_converter_CU\" for hierarchy \"avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\"" {  } { { "../hdl/DDR_to_SDR_converter.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/DDR_to_SDR_converter.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst " "Elaborating entity \"synchronizer\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "synchronizer_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_EU avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU " "Elaborating entity \"synchronizer_EU\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\"" {  } { { "../hdl/synchronizer.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_Nbit:code_counter " "Elaborating entity \"counter_Nbit\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_Nbit:code_counter\"" {  } { { "../hdl/synchronizer_EU.vhd" "code_counter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_flipflop avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer " "Elaborating entity \"sr_flipflop\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\"" {  } { { "../hdl/synchronizer_EU.vhd" "synchronizer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2bit avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|decoder_2bit:dec " "Elaborating entity \"decoder_2bit\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|decoder_2bit:dec\"" {  } { { "../hdl/synchronizer_EU.vhd" "dec" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_11bit_updown avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter " "Elaborating entity \"counter_11bit_updown\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\"" {  } { { "../hdl/synchronizer_EU.vhd" "burstlen_counter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../hdl/counter_11bit_updown/counter_11bit_updown.vhd" "LPM_COUNTER_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972176 ""}  } { { "../hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707305972176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7lh " "Found entity 1: cntr_7lh" {  } { { "db/cntr_7lh.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/cntr_7lh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305972220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305972220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7lh avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\|cntr_7lh:auto_generated " "Elaborating entity \"cntr_7lh\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\|cntr_7lh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_Nbit avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp " "Elaborating entity \"comparator_Nbit\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp\"" {  } { { "../hdl/synchronizer_EU.vhd" "burstlen_cmp" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer_EU.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_CU avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_CU:CU " "Elaborating entity \"synchronizer_CU\" for hierarchy \"avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_CU:CU\"" {  } { { "../hdl/synchronizer.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/synchronizer.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 avs_hram_mainconv_EU:EU\|mux_2to1:readdatamux " "Elaborating entity \"mux_2to1\" for hierarchy \"avs_hram_mainconv_EU:EU\|mux_2to1:readdatamux\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "readdatamux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_22bit_1pipe avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen " "Elaborating entity \"adder_22bit_1pipe\" for hierarchy \"avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "addressgen" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "LPM_ADD_SUB_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305972247 ""}  } { { "../hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707305972247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89k " "Found entity 1: add_sub_89k" {  } { { "db/add_sub_89k.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/add_sub_89k.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305972283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305972283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_89k avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89k:auto_generated " "Elaborating entity \"add_sub_89k\" for hierarchy \"avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_14bit avs_hram_mainconv_EU:EU\|timer_14bit:deadline_timer " "Elaborating entity \"timer_14bit\" for hierarchy \"avs_hram_mainconv_EU:EU\|timer_14bit:deadline_timer\"" {  } { { "../hdl/avs_hram_mainconv_EU.vhd" "deadline_timer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit avs_hram_mainconv_EU:EU\|timer_14bit:deadline_timer\|counter_Nbit:cnt " "Elaborating entity \"counter_Nbit\" for hierarchy \"avs_hram_mainconv_EU:EU\|timer_14bit:deadline_timer\|counter_Nbit:cnt\"" {  } { { "../hdl/timer_14bit.vhd" "cnt" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/timer_14bit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_mainconv_CU avs_hram_mainconv_CU:CU " "Elaborating entity \"avs_hram_mainconv_CU\" for hierarchy \"avs_hram_mainconv_CU:CU\"" {  } { { "../hdl/avs_hram_mainconv.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305972296 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "avs_hram_mainconv_EU:EU\|reg:cntpipe1\|dout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"avs_hram_mainconv_EU:EU\|reg:cntpipe1\|dout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707305972942 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707305972942 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707305972942 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305972942 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707305972942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_mainconv_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0 " "Elaborated megafunction instantiation \"avs_hram_mainconv_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305973047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_mainconv_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0 " "Instantiated megafunction \"avs_hram_mainconv_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305973047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305973047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707305973047 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707305973047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_06m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_06m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_06m " "Found entity 1: shift_taps_06m" {  } { { "db/shift_taps_06m.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/shift_taps_06m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305973083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305973083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ik31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ik31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ik31 " "Found entity 1: altsyncram_ik31" {  } { { "db/altsyncram_ik31.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/altsyncram_ik31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305973128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305973128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305973168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305973168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305973208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305973208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707305973250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305973250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707305973909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707305974511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707305974721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707305974721 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "73 " "Design contains 73 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[0\] " "Pin \"avs_readdata\[0\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[1\] " "Pin \"avs_readdata\[1\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[2\] " "Pin \"avs_readdata\[2\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[3\] " "Pin \"avs_readdata\[3\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[4\] " "Pin \"avs_readdata\[4\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[5\] " "Pin \"avs_readdata\[5\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[6\] " "Pin \"avs_readdata\[6\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[7\] " "Pin \"avs_readdata\[7\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[8\] " "Pin \"avs_readdata\[8\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[9\] " "Pin \"avs_readdata\[9\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[10\] " "Pin \"avs_readdata\[10\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[11\] " "Pin \"avs_readdata\[11\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[12\] " "Pin \"avs_readdata\[12\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[13\] " "Pin \"avs_readdata\[13\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[14\] " "Pin \"avs_readdata\[14\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdata\[15\] " "Pin \"avs_readdata\[15\]\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_waitrequest " "Pin \"avs_waitrequest\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 22 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "avs_readdatavalid " "Pin \"avs_readdatavalid\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 23 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hram_RESET_n " "Pin \"hram_RESET_n\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hram_CS_n " "Pin \"hram_CS_n\" is virtual output pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 29 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_read " "Pin \"avs_read\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 18 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[0\] " "Pin \"avs_address\[0\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[1\] " "Pin \"avs_address\[1\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[2\] " "Pin \"avs_address\[2\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[3\] " "Pin \"avs_address\[3\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[4\] " "Pin \"avs_address\[4\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[5\] " "Pin \"avs_address\[5\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[6\] " "Pin \"avs_address\[6\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[7\] " "Pin \"avs_address\[7\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[8\] " "Pin \"avs_address\[8\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[9\] " "Pin \"avs_address\[9\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[10\] " "Pin \"avs_address\[10\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[11\] " "Pin \"avs_address\[11\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[12\] " "Pin \"avs_address\[12\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[13\] " "Pin \"avs_address\[13\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[14\] " "Pin \"avs_address\[14\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[15\] " "Pin \"avs_address\[15\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[16\] " "Pin \"avs_address\[16\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[17\] " "Pin \"avs_address\[17\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[18\] " "Pin \"avs_address\[18\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[19\] " "Pin \"avs_address\[19\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[22\] " "Pin \"avs_address\[22\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[20\] " "Pin \"avs_address\[20\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_address\[21\] " "Pin \"avs_address\[21\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "reset_n " "Pin \"reset_n\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_write " "Pin \"avs_write\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 20 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[0\] " "Pin \"avs_writedata\[0\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[10\] " "Pin \"avs_burstcount\[10\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[9\] " "Pin \"avs_burstcount\[9\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[8\] " "Pin \"avs_burstcount\[8\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[7\] " "Pin \"avs_burstcount\[7\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[6\] " "Pin \"avs_burstcount\[6\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[5\] " "Pin \"avs_burstcount\[5\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[4\] " "Pin \"avs_burstcount\[4\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[3\] " "Pin \"avs_burstcount\[3\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[2\] " "Pin \"avs_burstcount\[2\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[1\] " "Pin \"avs_burstcount\[1\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_burstcount\[0\] " "Pin \"avs_burstcount\[0\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 24 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[8\] " "Pin \"avs_writedata\[8\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[9\] " "Pin \"avs_writedata\[9\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[1\] " "Pin \"avs_writedata\[1\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[10\] " "Pin \"avs_writedata\[10\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[2\] " "Pin \"avs_writedata\[2\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[11\] " "Pin \"avs_writedata\[11\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[3\] " "Pin \"avs_writedata\[3\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[12\] " "Pin \"avs_writedata\[12\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[4\] " "Pin \"avs_writedata\[4\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[13\] " "Pin \"avs_writedata\[13\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[5\] " "Pin \"avs_writedata\[5\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[14\] " "Pin \"avs_writedata\[14\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[6\] " "Pin \"avs_writedata\[6\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[15\] " "Pin \"avs_writedata\[15\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "avs_writedata\[7\] " "Pin \"avs_writedata\[7\]\" is virtual input pin" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 21 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707305974779 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1707305974779 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "8 " "Ignored 8 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[0\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[0\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305974781 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[1\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[1\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305974781 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[2\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[2\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305974781 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[3\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[3\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305974781 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[4\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[4\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305974781 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[5\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[5\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305974781 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[6\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[6\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305974781 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hram_DQ\[7\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hram_DQ\[7\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707305974781 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1707305974781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "680 " "Implemented 680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707305974824 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707305974824 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1707305974824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "655 " "Implemented 655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707305974824 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707305974824 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1707305974824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707305974824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707305974850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 12:39:34 2024 " "Processing ended: Wed Feb  7 12:39:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707305974850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707305974850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707305974850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707305974850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707305976280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707305976280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 12:39:35 2024 " "Processing started: Wed Feb  7 12:39:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707305976280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707305976280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off avs_hram_converter -c avs_hram_converter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off avs_hram_converter -c avs_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707305976280 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707305976323 ""}
{ "Info" "0" "" "Project  = avs_hram_converter" {  } {  } 0 0 "Project  = avs_hram_converter" 0 0 "Fitter" 0 0 1707305976324 ""}
{ "Info" "0" "" "Revision = avs_hram_converter" {  } {  } 0 0 "Revision = avs_hram_converter" 0 0 "Fitter" 0 0 1707305976324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707305976394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707305976394 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "avs_hram_converter 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"avs_hram_converter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707305976401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707305976487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707305976487 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707305976552 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707305976552 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707305976553 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707305976553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707305976678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707305976685 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707305976757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707305976757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707305976757 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707305976757 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707305976761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707305976761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707305976761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707305976761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707305976761 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707305976761 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707305976762 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707305976805 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1707305977222 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 " "The parameters of the PLL avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 and the PLL avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707305977226 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/dll_90_altpll.v" 81 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1707305977226 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 0 Pin_22 " "PLL \"avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_22\"" {  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 232 0 0 } } { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1707305977240 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/avs_hram_converter.sdc " "Reading SDC File: '../sdc/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707305977486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 8 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out register " "Ignored filter at avs_hram_converter.sdc(8): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock avs_hram_converter.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at avs_hram_converter.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock \\\n  -name \{rwdsgen\} \\\n  -period 20.000 \\\n  \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out\}\] " "create_clock \\\n  -name \{rwdsgen\} \\\n  -period 20.000 \\\n  \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977491 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 13 *\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(13): *\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 16 *\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(16): *\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977491 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 11 Argument <targets> is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n    -name \{shifted_clock\} \\\n    -source \[get_pins -compatibility_mode \{*\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -phase 90 \\\n    -duty_cycle 50 \\\n    \[get_pins -compatibility_mode \{*\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock \\\n    -name \{shifted_clock\} \\\n    -source \[get_pins -compatibility_mode \{*\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -phase 90 \\\n    -duty_cycle 50 \\\n    \[get_pins -compatibility_mode \{*\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977492 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 11 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 11 Argument -source is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(11): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 21 *\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(21): *\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 24 *\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(24): *\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977492 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 19 Argument <targets> is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n    -name \{clk_x8\} \\\n    -source \[get_pins -compatibility_mode \{*\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -multiply_by 8 \\\n    -duty_cycle 50 \\\n    \[get_pins -compatibility_mode \{*\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock \\\n    -name \{clk_x8\} \\\n    -source \[get_pins -compatibility_mode \{*\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -multiply_by 8 \\\n    -duty_cycle 50 \\\n    \[get_pins -compatibility_mode \{*\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977492 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 19 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 19 Argument -source is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(19): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 27 clk_x8 clock " "Ignored filter at avs_hram_converter.sdc(27): clk_x8 could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 27 rwdsgen clock " "Ignored filter at avs_hram_converter.sdc(27): rwdsgen could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups avs_hram_converter.sdc 27 Argument -group with value \[get_clocks \{clk_x8\}\] contains zero elements " "Ignored set_clock_groups at avs_hram_converter.sdc(27): Argument -group with value \[get_clocks \{clk_x8\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{clk_x8\}\] -group \[get_clocks \{rwdsgen\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{clk_x8\}\] -group \[get_clocks \{rwdsgen\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977493 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups avs_hram_converter.sdc 27 Argument -group with value \[get_clocks \{rwdsgen\}\] contains zero elements " "Ignored set_clock_groups at avs_hram_converter.sdc(27): Argument -group with value \[get_clocks \{rwdsgen\}\] contains zero elements" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707305977493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 34 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n register " "Ignored filter at avs_hram_converter.sdc(34): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 33 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977494 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 39 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977494 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 48 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\] register " "Ignored filter at avs_hram_converter.sdc(48): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\] could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 47 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977494 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 53 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977495 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 60 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\] register " "Ignored filter at avs_hram_converter.sdc(60): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\] could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 59 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977495 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 65 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977495 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 74 *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0 register " "Ignored filter at avs_hram_converter.sdc(74): *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 75 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset register " "Ignored filter at avs_hram_converter.sdc(75): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977496 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(73): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 78 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra register " "Ignored filter at avs_hram_converter.sdc(78): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977496 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(76): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 81 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx register " "Ignored filter at avs_hram_converter.sdc(81): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977497 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(79): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 84 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx register " "Ignored filter at avs_hram_converter.sdc(84): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977497 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(82): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 86 *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1 register " "Ignored filter at avs_hram_converter.sdc(86): *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977498 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(85): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977498 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(88): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977498 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(91): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977499 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(94): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 98 *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2 register " "Ignored filter at avs_hram_converter.sdc(98): *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977500 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(97): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977500 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(100): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977501 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(103): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 106 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(106): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977502 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(106): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977502 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/avs_hram_converter_IO.sdc " "Reading SDC File: '../sdc/avs_hram_converter_IO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707305977503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter_IO.sdc 42 shifted_clock clock " "Ignored filter at avs_hram_converter_IO.sdc(42): shifted_clock could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707305977507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter_IO.sdc 42 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter_IO.sdc(42): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{shifted_clock\}\] -max 1.000 \[get_ports \{clk90\}\] " "set_output_delay -add_delay -clock \[get_clocks \{shifted_clock\}\] -max 1.000 \[get_ports \{clk90\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305977507 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707305977507 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Node: avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\|dout avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Register avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\|dout is being clocked by avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1707305977511 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1707305977511 "|avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1707305977519 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707305977521 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707305977521 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1707305977521 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1707305977528 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707305977528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707305977528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707305977528 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707305977528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707305977633 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/dll_90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707305977633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707305977633 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707305977633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[0\]~0 " "Destination node avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[0\]~0" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[1\]~1 " "Destination node avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[1\]~1" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[2\]~2 " "Destination node avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[2\]~2" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[3\]~3 " "Destination node avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[3\]~3" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[4\]~4 " "Destination node avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[4\]~4" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[5\]~5 " "Destination node avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[5\]~5" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[6\]~6 " "Destination node avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[6\]~6" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[7\]~7 " "Destination node avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\|dout\[7\]~7" {  } { { "../hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/mux_2to1.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707305977634 ""}  } { { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707305977634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out  " "Automatically promoted node avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707305977634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out~0 " "Destination node avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out~0" {  } { { "../hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707305977634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707305977634 ""}  } { { "../hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/t_flipflop.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707305977634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707305977882 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707305977884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707305977884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707305977886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707305977889 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707305977892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707305977892 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707305977894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707305977937 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707305977939 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707305977939 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 0 1 9 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 9 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1707305977941 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1707305977941 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1707305977941 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 4 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707305977942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707305977942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 9 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707305977942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 12 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707305977942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 9 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707305977942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707305977942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 11 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707305977942 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 11 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707305977942 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1707305977942 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1707305977942 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../hdl/dll_90/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/dll_90/dll_90.vhd" 136 0 0 } } { "../hdl/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "../hdl/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/hdl/avs_hram_mainconv.vhd" 232 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1707305977955 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707305978004 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707305978010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707305978954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707305979126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707305979148 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707305980056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707305980057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707305980357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707305981549 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707305981549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707305981700 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1707305981700 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707305981700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707305981702 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707305981842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707305981856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707305982108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707305982109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707305982396 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707305982918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/output_files/avs_hram_converter.fit.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/output_files/avs_hram_converter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707305983358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 67 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707305983699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 12:39:43 2024 " "Processing ended: Wed Feb  7 12:39:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707305983699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707305983699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707305983699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707305983699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707305985151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707305985151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 12:39:45 2024 " "Processing started: Wed Feb  7 12:39:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707305985151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707305985151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off avs_hram_converter -c avs_hram_converter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off avs_hram_converter -c avs_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707305985151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707305985370 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707305986035 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707305986059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707305986149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 12:39:46 2024 " "Processing ended: Wed Feb  7 12:39:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707305986149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707305986149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707305986149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707305986149 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707305986922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707305987651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707305987652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 12:39:47 2024 " "Processing started: Wed Feb  7 12:39:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707305987652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707305987652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta avs_hram_converter -c avs_hram_converter " "Command: quartus_sta avs_hram_converter -c avs_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707305987652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707305987689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707305987799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707305987799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305987878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305987879 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/avs_hram_converter.sdc " "Reading SDC File: '../sdc/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707305988149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 8 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out register " "Ignored filter at avs_hram_converter.sdc(8): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock avs_hram_converter.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at avs_hram_converter.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock \\\n  -name \{rwdsgen\} \\\n  -period 20.000 \\\n  \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out\}\] " "create_clock \\\n  -name \{rwdsgen\} \\\n  -period 20.000 \\\n  \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988154 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 13 *\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(13): *\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 16 *\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(16): *\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988155 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 11 Argument <targets> is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n    -name \{shifted_clock\} \\\n    -source \[get_pins -compatibility_mode \{*\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -phase 90 \\\n    -duty_cycle 50 \\\n    \[get_pins -compatibility_mode \{*\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock \\\n    -name \{shifted_clock\} \\\n    -source \[get_pins -compatibility_mode \{*\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -phase 90 \\\n    -duty_cycle 50 \\\n    \[get_pins -compatibility_mode \{*\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988155 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 11 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 11 Argument -source is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(11): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 21 *\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(21): *\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 24 *\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(24): *\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988156 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 19 Argument <targets> is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n    -name \{clk_x8\} \\\n    -source \[get_pins -compatibility_mode \{*\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -multiply_by 8 \\\n    -duty_cycle 50 \\\n    \[get_pins -compatibility_mode \{*\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock \\\n    -name \{clk_x8\} \\\n    -source \[get_pins -compatibility_mode \{*\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -multiply_by 8 \\\n    -duty_cycle 50 \\\n    \[get_pins -compatibility_mode \{*\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988156 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 19 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 19 Argument -source is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(19): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 27 clk_x8 clock " "Ignored filter at avs_hram_converter.sdc(27): clk_x8 could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 27 rwdsgen clock " "Ignored filter at avs_hram_converter.sdc(27): rwdsgen could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups avs_hram_converter.sdc 27 Argument -group with value \[get_clocks \{clk_x8\}\] contains zero elements " "Ignored set_clock_groups at avs_hram_converter.sdc(27): Argument -group with value \[get_clocks \{clk_x8\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{clk_x8\}\] -group \[get_clocks \{rwdsgen\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{clk_x8\}\] -group \[get_clocks \{rwdsgen\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988157 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups avs_hram_converter.sdc 27 Argument -group with value \[get_clocks \{rwdsgen\}\] contains zero elements " "Ignored set_clock_groups at avs_hram_converter.sdc(27): Argument -group with value \[get_clocks \{rwdsgen\}\] contains zero elements" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988157 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1707305988157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 34 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n register " "Ignored filter at avs_hram_converter.sdc(34): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 33 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988157 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 39 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988158 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 48 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\] register " "Ignored filter at avs_hram_converter.sdc(48): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\] could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 47 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988158 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 53 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988158 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 60 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\] register " "Ignored filter at avs_hram_converter.sdc(60): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\] could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 59 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988159 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 65 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988159 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 74 *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0 register " "Ignored filter at avs_hram_converter.sdc(74): *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 75 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset register " "Ignored filter at avs_hram_converter.sdc(75): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988160 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(73): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 78 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra register " "Ignored filter at avs_hram_converter.sdc(78): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988160 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(76): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 81 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx register " "Ignored filter at avs_hram_converter.sdc(81): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988161 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(79): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 84 *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx register " "Ignored filter at avs_hram_converter.sdc(84): *\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988161 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(82): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 86 *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1 register " "Ignored filter at avs_hram_converter.sdc(86): *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988162 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(85): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988162 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(88): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988162 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(91): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988163 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(94): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 98 *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2 register " "Ignored filter at avs_hram_converter.sdc(98): *\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988163 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(97): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988163 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(100): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988164 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(103): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 106 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(106): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{*\|avs_hram_mainconv_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{*\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988164 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(106): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988164 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/avs_hram_converter_IO.sdc " "Reading SDC File: '../sdc/avs_hram_converter_IO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707305988164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter_IO.sdc 42 shifted_clock clock " "Ignored filter at avs_hram_converter_IO.sdc(42): shifted_clock could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter_IO.sdc 42 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter_IO.sdc(42): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{shifted_clock\}\] -max 1.000 \[get_ports \{clk90\}\] " "set_output_delay -add_delay -clock \[get_clocks \{shifted_clock\}\] -max 1.000 \[get_ports \{clk90\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707305988166 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/sdc/avs_hram_converter_IO.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707305988166 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Node: avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\|dout avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Register avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\|dout is being clocked by avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1707305988169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1707305988169 "|avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707305988175 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707305988176 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707305988176 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707305988176 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707305988182 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707305988188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.427 " "Worst-case setup slack is 1.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.427               0.000 clk  " "    1.427               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.416 " "Worst-case hold slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clk  " "    0.416               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.758 " "Worst-case recovery slack is 16.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.758               0.000 clk  " "   16.758               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.910 " "Worst-case removal slack is 0.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.910               0.000 clk  " "    0.910               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.633 " "Worst-case minimum pulse width slack is 9.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.633               0.000 clk  " "    9.633               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988207 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707305988237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707305988268 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707305988588 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Node: avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\|dout avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Register avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\|dout is being clocked by avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1707305988713 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1707305988713 "|avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707305988720 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707305988721 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707305988721 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707305988721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.112 " "Worst-case setup slack is 2.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.112               0.000 clk  " "    2.112               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.664 " "Worst-case recovery slack is 16.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.664               0.000 clk  " "   16.664               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.834 " "Worst-case removal slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 clk  " "    0.834               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 clk  " "    9.644               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988749 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707305988786 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Node: avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\|dout avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Register avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\|dout is being clocked by avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1707305988920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1707305988920 "|avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707305988924 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707305988924 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707305988924 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707305988924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.727 " "Worst-case setup slack is 4.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.727               0.000 clk  " "    4.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.446 " "Worst-case recovery slack is 17.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.446               0.000 clk  " "   17.446               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.906 " "Worst-case removal slack is 0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 clk  " "    0.906               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.335 " "Worst-case minimum pulse width slack is 9.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.335               0.000 clk  " "    9.335               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707305988945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707305988945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707305989342 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707305989342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 69 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707305989386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 12:39:49 2024 " "Processing ended: Wed Feb  7 12:39:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707305989386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707305989386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707305989386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707305989386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707305990869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707305990870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 12:39:50 2024 " "Processing started: Wed Feb  7 12:39:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707305990870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707305990870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off avs_hram_converter -c avs_hram_converter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off avs_hram_converter -c avs_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707305990870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707305991158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "avs_hram_converter.vho /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/simulation/modelsim/ simulation " "Generated file avs_hram_converter.vho in folder \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_hram_converter/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707305991291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707305991320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 12:39:51 2024 " "Processing ended: Wed Feb  7 12:39:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707305991320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707305991320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707305991320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707305991320 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707305991999 ""}
