

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_451_4'
================================================================
* Date:           Sun Sep 28 11:43:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.149 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_451_4  |      768|      768|         1|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 4 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i_8"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc78"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = load i10 %i_8" [activation_accelerator.cpp:453]   --->   Operation 39 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.91ns)   --->   "%icmp_ln451 = icmp_eq  i10 %i, i10 768" [activation_accelerator.cpp:451]   --->   Operation 40 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln451 = add i10 %i, i10 1" [activation_accelerator.cpp:451]   --->   Operation 42 'add' 'add_ln451' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %for.inc78.split, void %VITIS_LOOP_465_5.loopexit7.exitStub" [activation_accelerator.cpp:451]   --->   Operation 43 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln452 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [activation_accelerator.cpp:452]   --->   Operation 44 'specpipeline' 'specpipeline_ln452' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln451 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [activation_accelerator.cpp:451]   --->   Operation 45 'specloopname' 'specloopname_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i, i32 5, i32 9" [activation_accelerator.cpp:453]   --->   Operation 46 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln453 = zext i5 %lshr_ln4" [activation_accelerator.cpp:453]   --->   Operation 47 'zext' 'zext_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 48 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 49 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 50 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 51 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 52 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 53 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 54 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 55 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 56 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 57 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 58 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 59 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 60 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 61 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 62 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2 = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 63 'getelementptr' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 64 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 65 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 66 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 67 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 68 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 69 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 70 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 71 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 72 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_61 = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 73 'getelementptr' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_61' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 74 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 75 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 76 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 77 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 78 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 0, i64 %zext_ln453" [activation_accelerator.cpp:453]   --->   Operation 79 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln453 = trunc i10 %i" [activation_accelerator.cpp:453]   --->   Operation 80 'trunc' 'trunc_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.44ns)   --->   "%switch_ln453 = switch i5 %trunc_ln453, void %arrayidx77.case.31, i5 0, void %arrayidx77.case.0, i5 1, void %arrayidx77.case.1, i5 2, void %arrayidx77.case.2, i5 3, void %arrayidx77.case.3, i5 4, void %arrayidx77.case.4, i5 5, void %arrayidx77.case.5, i5 6, void %arrayidx77.case.6, i5 7, void %arrayidx77.case.7, i5 8, void %arrayidx77.case.8, i5 9, void %arrayidx77.case.9, i5 10, void %arrayidx77.case.10, i5 11, void %arrayidx77.case.11, i5 12, void %arrayidx77.case.12, i5 13, void %arrayidx77.case.13, i5 14, void %arrayidx77.case.14, i5 15, void %arrayidx77.case.15, i5 16, void %arrayidx77.case.16, i5 17, void %arrayidx77.case.17, i5 18, void %arrayidx77.case.18, i5 19, void %arrayidx77.case.19, i5 20, void %arrayidx77.case.20, i5 21, void %arrayidx77.case.21, i5 22, void %arrayidx77.case.22, i5 23, void %arrayidx77.case.23, i5 24, void %arrayidx77.case.24, i5 25, void %arrayidx77.case.25, i5 26, void %arrayidx77.case.26, i5 27, void %arrayidx77.case.27, i5 28, void %arrayidx77.case.28, i5 29, void %arrayidx77.case.29, i5 30, void %arrayidx77.case.30" [activation_accelerator.cpp:453]   --->   Operation 81 'switch' 'switch_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.44>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr" [activation_accelerator.cpp:453]   --->   Operation 82 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 30)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 83 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 30)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr" [activation_accelerator.cpp:453]   --->   Operation 84 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 29)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 85 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 29)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr" [activation_accelerator.cpp:453]   --->   Operation 86 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 28)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 87 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 28)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr" [activation_accelerator.cpp:453]   --->   Operation 88 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 27)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 89 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 27)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr" [activation_accelerator.cpp:453]   --->   Operation 90 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 26)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 91 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 26)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_61" [activation_accelerator.cpp:453]   --->   Operation 92 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 25)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 93 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 25)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr" [activation_accelerator.cpp:453]   --->   Operation 94 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 24)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 95 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 24)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr" [activation_accelerator.cpp:453]   --->   Operation 96 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 23)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 97 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 23)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr" [activation_accelerator.cpp:453]   --->   Operation 98 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 22)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 99 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 22)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr" [activation_accelerator.cpp:453]   --->   Operation 100 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 21)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 101 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 21)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr" [activation_accelerator.cpp:453]   --->   Operation 102 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 20)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 103 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 20)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr" [activation_accelerator.cpp:453]   --->   Operation 104 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 19)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 105 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 19)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr" [activation_accelerator.cpp:453]   --->   Operation 106 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 18)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 107 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 18)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr" [activation_accelerator.cpp:453]   --->   Operation 108 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 17)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 109 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 17)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr" [activation_accelerator.cpp:453]   --->   Operation 110 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 16)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 111 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 16)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2" [activation_accelerator.cpp:453]   --->   Operation 112 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 15)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 113 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 15)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr" [activation_accelerator.cpp:453]   --->   Operation 114 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 14)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 115 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 14)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr" [activation_accelerator.cpp:453]   --->   Operation 116 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 13)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 117 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 13)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr" [activation_accelerator.cpp:453]   --->   Operation 118 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 12)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 119 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 12)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr" [activation_accelerator.cpp:453]   --->   Operation 120 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 11)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 121 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 11)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr" [activation_accelerator.cpp:453]   --->   Operation 122 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 10)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 123 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 10)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr" [activation_accelerator.cpp:453]   --->   Operation 124 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 9)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 125 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 9)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr" [activation_accelerator.cpp:453]   --->   Operation 126 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 8)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 127 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 8)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr" [activation_accelerator.cpp:453]   --->   Operation 128 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 7)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 129 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 7)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr" [activation_accelerator.cpp:453]   --->   Operation 130 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 6)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 131 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 6)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr" [activation_accelerator.cpp:453]   --->   Operation 132 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 5)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 133 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 5)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr" [activation_accelerator.cpp:453]   --->   Operation 134 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 4)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 135 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 4)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr" [activation_accelerator.cpp:453]   --->   Operation 136 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 137 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 3)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr" [activation_accelerator.cpp:453]   --->   Operation 138 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 139 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 2)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr" [activation_accelerator.cpp:453]   --->   Operation 140 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 141 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 1)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr" [activation_accelerator.cpp:453]   --->   Operation 142 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 143 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 0)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.23ns)   --->   "%store_ln453 = store i16 0, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr" [activation_accelerator.cpp:453]   --->   Operation 144 'store' 'store_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 31)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln453 = br void %arrayidx77.exit" [activation_accelerator.cpp:453]   --->   Operation 145 'br' 'br_ln453' <Predicate = (!icmp_ln451 & trunc_ln453 == 31)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln451 = store i10 %add_ln451, i10 %i_8" [activation_accelerator.cpp:451]   --->   Operation 146 'store' 'store_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln451 = br void %for.inc78" [activation_accelerator.cpp:451]   --->   Operation 147 'br' 'br_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln451)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:453) on local variable 'i' [69]  (0 ns)
	'getelementptr' operation ('p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr', activation_accelerator.cpp:453) [109]  (0 ns)
	'store' operation ('store_ln453', activation_accelerator.cpp:453) of constant 0 on array 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30' [114]  (1.24 ns)
	blocking operation 0.912 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
