

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Fri Nov  3 02:31:50 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  90609236|  90632084|  0.906 sec|  0.906 sec|  90609236|  90632084|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW         |  90609235|  90632083|  5329955 ~ 5331299|          -|          -|    17|        no|
        | + BH              |     81320|     81320|               6775|          -|          -|    12|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.2          |      3315|      3315|                 13|          -|          -|   255|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.4          |      3315|      3315|                 13|          -|          -|   255|        no|
        | + TILE_OUT        |   5248632|   5249976|    656079 ~ 656247|          -|          -|     8|        no|
        |  ++ LOAD_WEIGHTS  |      2976|      3056|          372 ~ 382|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        |  ++ EXPORT        |     99672|     99744|      12459 ~ 12468|          -|          -|     8|        no|
        |   +++ BH          |     12456|     12464|               1557|          -|          -|     8|        no|
        |  ++ CLEAR         |     33168|     33184|        4146 ~ 4148|          -|          -|     8|        no|
        |   +++ BH          |      4144|      4145|                518|          -|          -|     8|        no|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 141
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 48 92 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 35 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 71 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 58 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 3 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 79 
92 --> 93 2 
93 --> 117 94 
94 --> 95 103 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 106 93 
104 --> 105 
105 --> 103 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 94 
116 --> 114 
117 --> 118 
118 --> 119 137 
119 --> 120 
120 --> 121 128 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 118 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 120 
137 --> 138 92 
138 --> 139 
139 --> 140 137 
140 --> 141 
141 --> 138 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 142 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %conv1_biases, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_25, void @empty_33, void @empty_2, i32 16, i32 16, i32 256, i32 256, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_23, void @empty_33, void @empty_2, i32 16, i32 16, i32 256, i32 256, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_34, void @empty_33, void @empty_2, i32 16, i32 16, i32 256, i32 256, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:22]   --->   Operation 147 'specmemcore' 'specmemcore_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:22]   --->   Operation 148 'specmemcore' 'specmemcore_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:22]   --->   Operation 149 'specmemcore' 'specmemcore_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:27]   --->   Operation 150 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:27]   --->   Operation 151 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:27]   --->   Operation 152 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln27 = store i8 0, i8 %h" [src/conv1.cpp:27]   --->   Operation 153 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln27 = br void %TILE_OUT" [src/conv1.cpp:27]   --->   Operation 154 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h" [src/conv1.cpp:27]   --->   Operation 155 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.76ns)   --->   "%icmp_ln27 = icmp_eq  i8 %h_4, i8 255" [src/conv1.cpp:27]   --->   Operation 156 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %TILE_OUT.split, void %for.end152" [src/conv1.cpp:27]   --->   Operation 157 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %h_4" [src/conv1.cpp:129->src/conv1.cpp:62]   --->   Operation 158 'zext' 'zext_ln129' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:27]   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:27]   --->   Operation 160 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.76ns)   --->   "%add_ln90 = add i9 %zext_ln129, i9 508" [src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 161 'add' 'add_ln90' <Predicate = (!icmp_ln27)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i9 %add_ln90" [src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 162 'sext' 'sext_ln90' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i9 %add_ln90" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 163 'sext' 'sext_ln86' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.42ns)   --->   "%br_ln86 = br void %PAD.i.0" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 164 'br' 'br_ln86' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [src/conv1.cpp:65]   --->   Operation 165 'ret' 'ret_ln65' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.83>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%bh = phi i64 0, void %TILE_OUT.split, i64 %add_ln86, void %for.inc42.i.1" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 166 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i64 %bh" [src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 167 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.08ns)   --->   "%add_ln90_2 = add i64 %bh, i64 %sext_ln90" [src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 168 'add' 'add_ln90_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln90_2, i32 63" [src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 169 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.08ns)   --->   "%icmp_ln56 = icmp_sgt  i64 %add_ln90_2, i64 254" [src/srcnn.cpp:56->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 170 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (1.01ns)   --->   "%add_ln56_1 = add i32 %trunc_ln90, i32 %sext_ln86" [src/srcnn.cpp:56->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 171 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp, i32 0, i32 254" [src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 172 'select' 'select_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 173 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.44ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i32 %select_ln55, i32 %add_ln56_1" [src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 174 'select' 'hclamp' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %hclamp, i10 0" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 175 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln98_3 = sext i42 %shl_ln" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 176 'sext' 'sext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln98_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %hclamp, i2 0" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 177 'bitconcatenate' 'shl_ln98_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln98_4 = sext i34 %shl_ln98_2" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 178 'sext' 'sext_ln98_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.04ns)   --->   "%sub_ln98 = sub i43 %sext_ln98_3, i43 %sext_ln98_4" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 179 'sub' 'sub_ln98' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln98_5 = sext i43 %sub_ln98" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 180 'sext' 'sext_ln98_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.08ns)   --->   "%add_ln98 = add i64 %sext_ln98_5, i64 %input_ftmap_read" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 181 'add' 'add_ln98' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln98, i32 2, i32 63" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 182 'partselect' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i62 %trunc_ln98_2" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 183 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln98" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 184 'getelementptr' 'i1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.08ns)   --->   "%add_ln99 = add i64 %add_ln98, i64 1016" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 185 'add' 'add_ln99' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln99, i32 2, i32 63" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 186 'partselect' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i62 %trunc_ln99_2" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 187 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln99" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 188 'getelementptr' 'i1_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 189 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 189 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 190 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 190 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 191 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 191 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 192 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 192 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 193 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 193 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 194 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 194 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 195 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 195 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 196 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 196 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 197 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 197 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 198 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 198 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 199 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 199 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 200 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 200 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 201 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 201 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 202 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 202 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 203 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 203 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 204 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 204 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %i1_addr_read_1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 205 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 206 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 208 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 209 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %i1_addr_1_read" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 210 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.42ns)   --->   "%br_ln96 = br void %for.inc.i.0" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 211 'br' 'br_ln96' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 5.76>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln96, void %for.inc.i.0.split, i3 0, void %PAD.i.0" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 212 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.42ns)   --->   Input mux for Operation 213 '%mul_ln98 = mul i64 %bh, i64 88'
ST_14 : Operation 213 [1/1] (4.10ns)   --->   "%mul_ln98 = mul i64 %bh, i64 88" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 213 'mul' 'mul_ln98' <Predicate = true> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %mul_ln98" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 214 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_198_cast = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln98, i32 3, i32 10" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 215 'partselect' 'tmp_198_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_199 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_198_cast, i3 %p" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 216 'bitconcatenate' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i11 %tmp_199" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 217 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_631 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln98" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 218 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_631' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i3 %p" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 219 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.67ns)   --->   "%icmp_ln96 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 220 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.67ns)   --->   "%add_ln96 = add i3 %p, i3 1" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 221 'add' 'add_ln96' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc.i.0.split, void %for.end.i.0" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 222 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.77ns)   --->   "%add_ln99_1 = add i9 %zext_ln96, i9 259" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 223 'add' 'add_ln99_1' <Predicate = (!icmp_ln96)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [13/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 224 'urem' 'urem_ln99' <Predicate = (!icmp_ln96)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln98 = store i24 %trunc_ln98, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_631" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 225 'store' 'store_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 15 <SV = 14> <Delay = 1.39>
ST_15 : Operation 226 [12/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 226 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.39>
ST_16 : Operation 227 [11/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 227 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.39>
ST_17 : Operation 228 [10/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 228 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.39>
ST_18 : Operation 229 [9/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 229 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.39>
ST_19 : Operation 230 [8/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 230 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.39>
ST_20 : Operation 231 [7/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 231 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.39>
ST_21 : Operation 232 [6/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 232 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.39>
ST_22 : Operation 233 [5/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 233 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.39>
ST_23 : Operation 234 [4/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 234 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.39>
ST_24 : Operation 235 [3/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 235 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.39>
ST_25 : Operation 236 [2/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 236 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.42>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 237 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 238 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/13] (1.39ns)   --->   "%urem_ln99 = urem i9 %add_ln99_1, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 239 'urem' 'urem_ln99' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i9 %urem_ln99" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 240 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.79ns)   --->   "%add_ln99_4 = add i11 %trunc_ln98_1, i11 %zext_ln99" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 241 'add' 'add_ln99_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i11 %add_ln99_4" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 242 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_632 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln99_1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 243 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_632' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln99 = store i24 %trunc_ln99, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_632" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 244 'store' 'store_ln99' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc.i.0" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 245 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 246 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 246 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 247 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 247 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 248 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 248 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 249 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 249 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 250 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 250 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 251 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 251 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 252 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 252 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 253 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 253 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 254 [1/1] (0.42ns)   --->   "%br_ln103 = br void %load-store-loop.i.0" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 254 'br' 'br_ln103' <Predicate = true> <Delay = 0.42>

State 35 <SV = 22> <Delay = 5.83>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%loop_index_i_0 = phi i8 0, void %for.end.i.0, i8 %empty_407, void %.exit.0"   --->   Operation 255 'phi' 'loop_index_i_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (0.00ns)   --->   "%loop_index_i_0_cast = zext i8 %loop_index_i_0"   --->   Operation 256 'zext' 'loop_index_i_0_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 257 [1/1] (0.76ns)   --->   "%exitcond1001_011 = icmp_eq  i8 %loop_index_i_0, i8 255"   --->   Operation 257 'icmp' 'exitcond1001_011' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 258 [1/1] (0.76ns)   --->   "%empty_407 = add i8 %loop_index_i_0, i8 1"   --->   Operation 258 'add' 'empty_407' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1001_011, void %load-store-loop.i.0.split, void %for.inc42.i.0"   --->   Operation 259 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 260 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i_0 = add i9 %loop_index_i_0_cast, i9 4"   --->   Operation 260 'add' 'arrayidx36612_sum_i_0' <Predicate = (!exitcond1001_011)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 261 [13/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 261 'urem' 'empty_409' <Predicate = (!exitcond1001_011)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 262 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_0_cast = zext i9 %arrayidx36612_sum_i_0"   --->   Operation 262 'zext' 'arrayidx36612_sum_i_0_cast' <Predicate = (!exitcond1001_011)> <Delay = 0.00>
ST_35 : Operation 263 [1/1] (2.14ns)   --->   "%mul = mul i19 %arrayidx36612_sum_i_0_cast, i19 745"   --->   Operation 263 'mul' 'mul' <Predicate = (!exitcond1001_011)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 264 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul, i32 16, i32 17"   --->   Operation 264 'partselect' 'p_cast' <Predicate = (!exitcond1001_011)> <Delay = 0.00>
ST_35 : Operation 265 [1/1] (0.00ns)   --->   "%bh_1 = or i64 %bh, i64 1" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 265 'or' 'bh_1' <Predicate = (exitcond1001_011)> <Delay = 0.00>
ST_35 : [1/1] (0.42ns)   --->   Input mux for Operation 266 '%mul_ln98_1 = mul i64 %bh_1, i64 88'
ST_35 : Operation 266 [1/1] (4.10ns)   --->   "%mul_ln98_1 = mul i64 %bh_1, i64 88" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 266 'mul' 'mul_ln98_1' <Predicate = (exitcond1001_011)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i64 %mul_ln98_1" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 267 'trunc' 'trunc_ln86' <Predicate = (exitcond1001_011)> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (1.08ns)   --->   "%icmp_ln86 = icmp_eq  i64 %bh_1, i64 23" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 268 'icmp' 'icmp_ln86' <Predicate = (exitcond1001_011)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %PAD.i.1, void %OUT.preheader" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 269 'br' 'br_ln86' <Predicate = (exitcond1001_011)> <Delay = 0.00>
ST_35 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_2)   --->   "%or_ln90 = or i32 %trunc_ln90, i32 1" [src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 270 'or' 'or_ln90' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (1.08ns)   --->   "%add_ln90_3 = add i64 %bh_1, i64 %sext_ln90" [src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 271 'add' 'add_ln90_3' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln90_3, i32 63" [src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 272 'bitselect' 'tmp_528' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 273 [1/1] (1.08ns)   --->   "%icmp_ln56_1 = icmp_sgt  i64 %add_ln90_3, i64 254" [src/srcnn.cpp:56->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 273 'icmp' 'icmp_ln56_1' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 274 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln56_2 = add i32 %or_ln90, i32 %sext_ln86" [src/srcnn.cpp:56->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 274 'add' 'add_ln56_2' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node hclamp_1)   --->   "%select_ln55_6 = select i1 %tmp_528, i32 0, i32 254" [src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 275 'select' 'select_ln55_6' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node hclamp_1)   --->   "%or_ln55_1 = or i1 %tmp_528, i1 %icmp_ln56_1" [src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 276 'or' 'or_ln55_1' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 277 [1/1] (0.44ns) (out node of the LUT)   --->   "%hclamp_1 = select i1 %or_ln55_1, i32 %select_ln55_6, i32 %add_ln56_2" [src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29]   --->   Operation 277 'select' 'hclamp_1' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln98_3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %hclamp_1, i10 0" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 278 'bitconcatenate' 'shl_ln98_3' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln98_6 = sext i42 %shl_ln98_3" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 279 'sext' 'sext_ln98_6' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln98_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %hclamp_1, i2 0" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 280 'bitconcatenate' 'shl_ln98_4' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln98_7 = sext i34 %shl_ln98_4" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 281 'sext' 'sext_ln98_7' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 282 [1/1] (1.04ns)   --->   "%sub_ln98_1 = sub i43 %sext_ln98_6, i43 %sext_ln98_7" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 282 'sub' 'sub_ln98_1' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln98_8 = sext i43 %sub_ln98_1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 283 'sext' 'sext_ln98_8' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 284 [1/1] (1.08ns)   --->   "%add_ln98_2 = add i64 %sext_ln98_8, i64 %input_ftmap_read" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 284 'add' 'add_ln98_2' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln98_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln98_2, i32 2, i32 63" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 285 'partselect' 'trunc_ln98_3' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i62 %trunc_ln98_3" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 286 'sext' 'sext_ln98_2' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 287 [1/1] (0.00ns)   --->   "%i1_addr_2 = getelementptr i32 %i1, i64 %sext_ln98_2" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 287 'getelementptr' 'i1_addr_2' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 288 [1/1] (1.08ns)   --->   "%add_ln99_2 = add i64 %add_ln98_2, i64 1016" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 288 'add' 'add_ln99_2' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln99_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln99_2, i32 2, i32 63" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 289 'partselect' 'trunc_ln99_3' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i62 %trunc_ln99_3" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 290 'sext' 'sext_ln99_1' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 291 [1/1] (0.00ns)   --->   "%i1_addr_3 = getelementptr i32 %i1, i64 %sext_ln99_1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 291 'getelementptr' 'i1_addr_3' <Predicate = (exitcond1001_011 & !icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 292 [1/1] (0.42ns)   --->   "%br_ln31 = br void %OUT" [src/conv1.cpp:31]   --->   Operation 292 'br' 'br_ln31' <Predicate = (exitcond1001_011 & icmp_ln86)> <Delay = 0.42>

State 36 <SV = 23> <Delay = 7.30>
ST_36 : Operation 293 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 293 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%empty_408 = trunc i32 %i1_addr_read" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 294 'trunc' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 295 [12/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 295 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 24> <Delay = 1.39>
ST_37 : Operation 296 [11/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 296 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 25> <Delay = 1.39>
ST_38 : Operation 297 [10/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 297 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 1.39>
ST_39 : Operation 298 [9/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 298 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 1.39>
ST_40 : Operation 299 [8/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 299 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 1.39>
ST_41 : Operation 300 [7/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 300 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 1.39>
ST_42 : Operation 301 [6/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 301 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 1.39>
ST_43 : Operation 302 [5/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 302 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 1.39>
ST_44 : Operation 303 [4/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 303 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 1.39>
ST_45 : Operation 304 [3/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 304 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 1.39>
ST_46 : Operation 305 [2/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 305 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 3.42>
ST_47 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 307 [1/13] (1.39ns)   --->   "%empty_409 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 307 'urem' 'empty_409' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 308 [1/1] (0.00ns)   --->   "%p_cast5388 = zext i9 %empty_409"   --->   Operation 308 'zext' 'p_cast5388' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 309 [1/1] (0.79ns)   --->   "%empty_410 = add i11 %trunc_ln98_1, i11 %p_cast5388" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 309 'add' 'empty_410' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 310 [1/1] (0.00ns)   --->   "%p_cast5393 = zext i11 %empty_410" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 310 'zext' 'p_cast5393' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 311 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_633 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %p_cast5393" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 311 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_633' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 312 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_634 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %p_cast5393" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 312 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_634' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 313 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_635 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %p_cast5393" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 313 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_635' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 314 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast, void %.case.2.0, i2 0, void %.case.0.0, i2 1, void %.case.1.0"   --->   Operation 314 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_47 : Operation 315 [1/1] (1.23ns)   --->   "%store_ln98 = store i24 %empty_408, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_634" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 315 'store' 'store_ln98' <Predicate = (p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 316 'br' 'br_ln0' <Predicate = (p_cast == 1)> <Delay = 0.00>
ST_47 : Operation 317 [1/1] (1.23ns)   --->   "%store_ln98 = store i24 %empty_408, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_633" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 317 'store' 'store_ln98' <Predicate = (p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 318 'br' 'br_ln0' <Predicate = (p_cast == 0)> <Delay = 0.00>
ST_47 : Operation 319 [1/1] (1.23ns)   --->   "%store_ln98 = store i24 %empty_408, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_635" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 319 'store' 'store_ln98' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_47 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 320 'br' 'br_ln0' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_47 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.0"   --->   Operation 321 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 23> <Delay = 7.30>
ST_48 : Operation 322 [8/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 322 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 24> <Delay = 7.30>
ST_49 : Operation 323 [7/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 323 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 324 [8/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 324 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 25> <Delay = 7.30>
ST_50 : Operation 325 [6/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 325 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 326 [7/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 326 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 26> <Delay = 7.30>
ST_51 : Operation 327 [5/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 327 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 328 [6/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 328 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 329 [4/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 329 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 330 [5/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 330 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 28> <Delay = 7.30>
ST_53 : Operation 331 [3/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 331 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 332 [4/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 332 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 29> <Delay = 7.30>
ST_54 : Operation 333 [2/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 333 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 334 [3/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 334 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 30> <Delay = 7.30>
ST_55 : Operation 335 [1/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 335 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 336 [2/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 336 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 31> <Delay = 7.30>
ST_56 : Operation 337 [1/1] (7.30ns)   --->   "%i1_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_2" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 337 'read' 'i1_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln98_4 = trunc i32 %i1_addr_2_read_1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 338 'trunc' 'trunc_ln98_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 339 [1/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 339 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 340 [1/1] (7.30ns)   --->   "%i1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_3" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 340 'read' 'i1_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i32 %i1_addr_3_read" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 341 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 342 [1/1] (0.42ns)   --->   "%br_ln96 = br void %for.inc.i.1" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 342 'br' 'br_ln96' <Predicate = true> <Delay = 0.42>

State 58 <SV = 33> <Delay = 2.16>
ST_58 : Operation 343 [1/1] (0.00ns)   --->   "%p_1 = phi i3 %add_ln96_1, void %for.inc.i.1.split, i3 0, void %PAD.i.1" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 343 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_201_cast = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln98_1, i32 3, i32 10" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 344 'partselect' 'tmp_201_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_202 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_201_cast, i3 %p_1" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 345 'bitconcatenate' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln98_7 = zext i11 %tmp_202" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 346 'zext' 'zext_ln98_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 347 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_636 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln98_7" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 347 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_636' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i3 %p_1" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 348 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 349 [1/1] (0.67ns)   --->   "%icmp_ln96_1 = icmp_eq  i3 %p_1, i3 4" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 349 'icmp' 'icmp_ln96_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 350 [1/1] (0.67ns)   --->   "%add_ln96_1 = add i3 %p_1, i3 1" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 350 'add' 'add_ln96_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96_1, void %for.inc.i.1.split, void %for.end.i.1" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 351 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 352 [1/1] (0.77ns)   --->   "%add_ln99_3 = add i9 %zext_ln96_1, i9 259" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 352 'add' 'add_ln99_3' <Predicate = (!icmp_ln96_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 353 [13/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 353 'urem' 'urem_ln99_1' <Predicate = (!icmp_ln96_1)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 354 [1/1] (1.23ns)   --->   "%store_ln98 = store i24 %trunc_ln98_4, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_636" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 354 'store' 'store_ln98' <Predicate = (!icmp_ln96_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>

State 59 <SV = 34> <Delay = 1.39>
ST_59 : Operation 355 [12/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 355 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 1.39>
ST_60 : Operation 356 [11/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 356 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 36> <Delay = 1.39>
ST_61 : Operation 357 [10/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 357 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 1.39>
ST_62 : Operation 358 [9/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 358 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 1.39>
ST_63 : Operation 359 [8/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 359 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 39> <Delay = 1.39>
ST_64 : Operation 360 [7/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 360 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 1.39>
ST_65 : Operation 361 [6/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 361 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 41> <Delay = 1.39>
ST_66 : Operation 362 [5/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 362 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 42> <Delay = 1.39>
ST_67 : Operation 363 [4/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 363 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 43> <Delay = 1.39>
ST_68 : Operation 364 [3/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 364 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 44> <Delay = 1.39>
ST_69 : Operation 365 [2/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 365 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 45> <Delay = 3.42>
ST_70 : Operation 366 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 366 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 367 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 368 [1/13] (1.39ns)   --->   "%urem_ln99_1 = urem i9 %add_ln99_3, i9 88" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 368 'urem' 'urem_ln99_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i9 %urem_ln99_1" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 369 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 370 [1/1] (0.79ns)   --->   "%add_ln99_5 = add i11 %trunc_ln86, i11 %zext_ln99_2" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 370 'add' 'add_ln99_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i11 %add_ln99_5" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 371 'zext' 'zext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 372 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_637 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln99_3" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 372 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_637' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 373 [1/1] (1.23ns)   --->   "%store_ln99 = store i24 %trunc_ln99_1, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_637" [src/conv1.cpp:99->src/conv1.cpp:29]   --->   Operation 373 'store' 'store_ln99' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_70 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc.i.1" [src/conv1.cpp:96->src/conv1.cpp:29]   --->   Operation 374 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 71 <SV = 34> <Delay = 7.30>
ST_71 : Operation 375 [8/8] (7.30ns)   --->   "%empty_431 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 375 'readreq' 'empty_431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 35> <Delay = 7.30>
ST_72 : Operation 376 [7/8] (7.30ns)   --->   "%empty_431 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 376 'readreq' 'empty_431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 36> <Delay = 7.30>
ST_73 : Operation 377 [6/8] (7.30ns)   --->   "%empty_431 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 377 'readreq' 'empty_431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 37> <Delay = 7.30>
ST_74 : Operation 378 [5/8] (7.30ns)   --->   "%empty_431 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 378 'readreq' 'empty_431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 38> <Delay = 7.30>
ST_75 : Operation 379 [4/8] (7.30ns)   --->   "%empty_431 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 379 'readreq' 'empty_431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 39> <Delay = 7.30>
ST_76 : Operation 380 [3/8] (7.30ns)   --->   "%empty_431 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 380 'readreq' 'empty_431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 40> <Delay = 7.30>
ST_77 : Operation 381 [2/8] (7.30ns)   --->   "%empty_431 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 381 'readreq' 'empty_431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 41> <Delay = 7.30>
ST_78 : Operation 382 [1/8] (7.30ns)   --->   "%empty_431 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 382 'readreq' 'empty_431' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 383 [1/1] (0.42ns)   --->   "%br_ln103 = br void %load-store-loop.i.1" [src/conv1.cpp:103->src/conv1.cpp:29]   --->   Operation 383 'br' 'br_ln103' <Predicate = true> <Delay = 0.42>

State 79 <SV = 42> <Delay = 2.90>
ST_79 : Operation 384 [1/1] (0.00ns)   --->   "%loop_index_i_1 = phi i8 0, void %for.end.i.1, i8 %empty_432, void %.exit.1"   --->   Operation 384 'phi' 'loop_index_i_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 385 [1/1] (0.00ns)   --->   "%loop_index_i_1_cast = zext i8 %loop_index_i_1"   --->   Operation 385 'zext' 'loop_index_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 386 [1/1] (0.76ns)   --->   "%exitcond1001_113 = icmp_eq  i8 %loop_index_i_1, i8 255"   --->   Operation 386 'icmp' 'exitcond1001_113' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 387 [1/1] (0.76ns)   --->   "%empty_432 = add i8 %loop_index_i_1, i8 1"   --->   Operation 387 'add' 'empty_432' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1001_113, void %load-store-loop.i.1.split, void %for.inc42.i.1"   --->   Operation 388 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 389 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i_1 = add i9 %loop_index_i_1_cast, i9 4"   --->   Operation 389 'add' 'arrayidx36612_sum_i_1' <Predicate = (!exitcond1001_113)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 390 [13/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 390 'urem' 'empty_434' <Predicate = (!exitcond1001_113)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 391 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_1_cast = zext i9 %arrayidx36612_sum_i_1"   --->   Operation 391 'zext' 'arrayidx36612_sum_i_1_cast' <Predicate = (!exitcond1001_113)> <Delay = 0.00>
ST_79 : Operation 392 [1/1] (2.14ns)   --->   "%mul353 = mul i19 %arrayidx36612_sum_i_1_cast, i19 745"   --->   Operation 392 'mul' 'mul353' <Predicate = (!exitcond1001_113)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 393 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul353, i32 16, i32 17"   --->   Operation 393 'partselect' 'p_cast6' <Predicate = (!exitcond1001_113)> <Delay = 0.00>
ST_79 : Operation 394 [1/1] (1.08ns)   --->   "%add_ln86 = add i64 %bh, i64 2" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 394 'add' 'add_ln86' <Predicate = (exitcond1001_113)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln86 = br void %PAD.i.0" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 395 'br' 'br_ln86' <Predicate = (exitcond1001_113)> <Delay = 0.00>

State 80 <SV = 43> <Delay = 7.30>
ST_80 : Operation 396 [1/1] (7.30ns)   --->   "%i1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr_2" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 396 'read' 'i1_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 397 [1/1] (0.00ns)   --->   "%empty_433 = trunc i32 %i1_addr_2_read" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 397 'trunc' 'empty_433' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 398 [12/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 398 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 44> <Delay = 1.39>
ST_81 : Operation 399 [11/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 399 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 45> <Delay = 1.39>
ST_82 : Operation 400 [10/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 400 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 46> <Delay = 1.39>
ST_83 : Operation 401 [9/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 401 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 47> <Delay = 1.39>
ST_84 : Operation 402 [8/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 402 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 48> <Delay = 1.39>
ST_85 : Operation 403 [7/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 403 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 49> <Delay = 1.39>
ST_86 : Operation 404 [6/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 404 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 50> <Delay = 1.39>
ST_87 : Operation 405 [5/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 405 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 51> <Delay = 1.39>
ST_88 : Operation 406 [4/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 406 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 52> <Delay = 1.39>
ST_89 : Operation 407 [3/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 407 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 53> <Delay = 1.39>
ST_90 : Operation 408 [2/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 408 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 54> <Delay = 3.42>
ST_91 : Operation 409 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 409 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 410 [1/13] (1.39ns)   --->   "%empty_434 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 410 'urem' 'empty_434' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 411 [1/1] (0.00ns)   --->   "%p_cast5389 = zext i9 %empty_434"   --->   Operation 411 'zext' 'p_cast5389' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 412 [1/1] (0.79ns)   --->   "%empty_435 = add i11 %trunc_ln86, i11 %p_cast5389" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 412 'add' 'empty_435' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 413 [1/1] (0.00ns)   --->   "%p_cast5395 = zext i11 %empty_435" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 413 'zext' 'p_cast5395' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 414 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_638 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %p_cast5395" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 414 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_638' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 415 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_639 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %p_cast5395" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 415 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_639' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 416 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_640 = getelementptr i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %p_cast5395" [src/conv1.cpp:86->src/conv1.cpp:29]   --->   Operation 416 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_640' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 417 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast6, void %.case.2.1, i2 0, void %.case.0.1, i2 1, void %.case.1.1"   --->   Operation 417 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_91 : Operation 418 [1/1] (1.23ns)   --->   "%store_ln98 = store i24 %empty_433, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_639" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 418 'store' 'store_ln98' <Predicate = (p_cast6 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_91 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 419 'br' 'br_ln0' <Predicate = (p_cast6 == 1)> <Delay = 0.00>
ST_91 : Operation 420 [1/1] (1.23ns)   --->   "%store_ln98 = store i24 %empty_433, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_638" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 420 'store' 'store_ln98' <Predicate = (p_cast6 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_91 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 421 'br' 'br_ln0' <Predicate = (p_cast6 == 0)> <Delay = 0.00>
ST_91 : Operation 422 [1/1] (1.23ns)   --->   "%store_ln98 = store i24 %empty_433, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_640" [src/conv1.cpp:98->src/conv1.cpp:29]   --->   Operation 422 'store' 'store_ln98' <Predicate = (p_cast6 != 0 & p_cast6 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2024> <RAM>
ST_91 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 423 'br' 'br_ln0' <Predicate = (p_cast6 != 0 & p_cast6 != 1)> <Delay = 0.00>
ST_91 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.1"   --->   Operation 424 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 92 <SV = 23> <Delay = 1.19>
ST_92 : Operation 425 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln31, void %_Z23export_output_buffer_c1PA15_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i7 0, void %OUT.preheader" [src/conv1.cpp:31]   --->   Operation 425 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:31]   --->   Operation 426 'bitselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_529, void %OUT.split, void %for.inc147" [src/conv1.cpp:31]   --->   Operation 427 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i7 %out" [src/conv1.cpp:128->src/conv1.cpp:62]   --->   Operation 428 'trunc' 'trunc_ln128' <Predicate = (!tmp_529)> <Delay = 0.00>
ST_92 : Operation 429 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:31]   --->   Operation 429 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!tmp_529)> <Delay = 0.00>
ST_92 : Operation 430 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv1.cpp:31]   --->   Operation 430 'specloopname' 'specloopname_ln31' <Predicate = (!tmp_529)> <Delay = 0.00>
ST_92 : Operation 431 [1/1] (0.42ns)   --->   "%br_ln113 = br void %IN.i" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 431 'br' 'br_ln113' <Predicate = (!tmp_529)> <Delay = 0.42>
ST_92 : Operation 432 [1/1] (0.76ns)   --->   "%add_ln27 = add i8 %h_4, i8 15" [src/conv1.cpp:27]   --->   Operation 432 'add' 'add_ln27' <Predicate = (tmp_529)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 433 [1/1] (0.42ns)   --->   "%store_ln27 = store i8 %add_ln27, i8 %h" [src/conv1.cpp:27]   --->   Operation 433 'store' 'store_ln27' <Predicate = (tmp_529)> <Delay = 0.42>
ST_92 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln27 = br void %TILE_OUT" [src/conv1.cpp:27]   --->   Operation 434 'br' 'br_ln27' <Predicate = (tmp_529)> <Delay = 0.00>

State 93 <SV = 24> <Delay = 3.60>
ST_93 : Operation 435 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln113_1, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 435 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 436 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 %add_ln113_2, void %for.inc23.i, i8 0, void %OUT.split" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 436 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 437 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 %select_ln113, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 437 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 438 [1/1] (0.76ns)   --->   "%add_ln113_2 = add i8 %phi_mul, i8 22" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 438 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i4 %bout" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 439 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 440 [1/1] (0.79ns)   --->   "%icmp_ln113 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 440 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 441 [1/1] (0.79ns)   --->   "%add_ln113_1 = add i4 %bout, i4 1" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 441 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %IN.i.split, void %for.body104.preheader" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 442 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 443 [1/1] (0.00ns)   --->   "%speclooptripcount_ln113 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 443 'speclooptripcount' 'speclooptripcount_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_93 : Operation 444 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 444 'specloopname' 'specloopname_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_93 : Operation 445 [1/1] (0.78ns)   --->   "%add_ln113 = add i6 %zext_ln113, i6 %trunc_ln128" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 445 'add' 'add_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i6 %add_ln113" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 446 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_93 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_530 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul, i32 6, i32 7" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 447 'partselect' 'tmp_530' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_93 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_531 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %tmp_530, i1 0, i2 %tmp_530" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 448 'bitconcatenate' 'tmp_531' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_93 : Operation 449 [1/1] (0.00ns)   --->   "%empty_411 = zext i5 %tmp_531" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 449 'zext' 'empty_411' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_93 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i4 %phi_urem" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 450 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_93 : Operation 451 [1/1] (1.74ns)   --->   "%mul_ln119 = mul i14 %zext_ln113_1, i14 162" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 451 'mul' 'mul_ln119' <Predicate = (!icmp_ln113)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i14 %mul_ln119" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 452 'zext' 'zext_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_93 : Operation 453 [1/1] (1.08ns)   --->   "%add_ln119 = add i64 %zext_ln119, i64 %conv1_weights_read" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 453 'add' 'add_ln119' <Predicate = (!icmp_ln113)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 454 [1/1] (0.42ns)   --->   "%br_ln115 = br void %for.body8.0.i" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 454 'br' 'br_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.42>
ST_93 : Operation 455 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"   --->   Operation 455 'call' 'call_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 25> <Delay = 1.55>
ST_94 : Operation 456 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln115, void %for.inc.1.i, i4 0, void %IN.i.split" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 456 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 457 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 457 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 458 [1/1] (0.78ns)   --->   "%empty_412 = add i8 %empty_411, i8 %k_cast" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 458 'add' 'empty_412' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node empty_414)   --->   "%empty_413 = shl i8 %empty_412, i8 3" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 459 'shl' 'empty_413' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 460 [1/1] (0.76ns) (out node of the LUT)   --->   "%empty_414 = add i8 %empty_413, i8 %empty_412" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 460 'add' 'empty_414' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 461 [1/1] (0.79ns)   --->   "%icmp_ln115 = icmp_ult  i4 %k, i4 9" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 461 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc23.i, void %for.body8.0.i.split" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 462 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32 1, i32 3" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 463 'partselect' 'tmp_196' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_94 : Operation 464 [1/1] (0.00ns)   --->   "%add_ln119_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i4.i1, i3 %tmp_196, i4 %k, i1 0" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 464 'bitconcatenate' 'add_ln119_4' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_94 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i8 %add_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 465 'zext' 'zext_ln119_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_94 : Operation 466 [1/1] (1.08ns)   --->   "%add_ln119_1 = add i64 %zext_ln119_1, i64 %add_ln119" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 466 'add' 'add_ln119_1' <Predicate = (icmp_ln115)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln119_1, i32 1, i32 63" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 467 'partselect' 'trunc_ln' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_94 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i63 %trunc_ln" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 468 'sext' 'sext_ln119' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_94 : Operation 469 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i16 %w1, i64 %sext_ln119" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 469 'getelementptr' 'w1_addr' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 95 <SV = 26> <Delay = 7.30>
ST_95 : Operation 470 [8/8] (7.30ns)   --->   "%empty_415 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 470 'readreq' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 27> <Delay = 7.30>
ST_96 : Operation 471 [7/8] (7.30ns)   --->   "%empty_415 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 471 'readreq' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 28> <Delay = 7.30>
ST_97 : Operation 472 [6/8] (7.30ns)   --->   "%empty_415 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 472 'readreq' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 29> <Delay = 7.30>
ST_98 : Operation 473 [5/8] (7.30ns)   --->   "%empty_415 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 473 'readreq' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 30> <Delay = 7.30>
ST_99 : Operation 474 [4/8] (7.30ns)   --->   "%empty_415 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 474 'readreq' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 31> <Delay = 7.30>
ST_100 : Operation 475 [3/8] (7.30ns)   --->   "%empty_415 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 475 'readreq' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 32> <Delay = 7.30>
ST_101 : Operation 476 [2/8] (7.30ns)   --->   "%empty_415 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 476 'readreq' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 33> <Delay = 7.30>
ST_102 : Operation 477 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 477 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 478 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 478 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 479 [1/8] (7.30ns)   --->   "%empty_415 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 479 'readreq' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 480 [1/1] (0.42ns)   --->   "%br_ln119 = br void %load-store-loop.0.i" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 480 'br' 'br_ln119' <Predicate = true> <Delay = 0.42>

State 103 <SV = 34> <Delay = 1.98>
ST_103 : Operation 481 [1/1] (0.00ns)   --->   "%loop_index_0_i = phi i4 0, void %for.body8.0.i.split, i4 %empty_417, void %.exit14"   --->   Operation 481 'phi' 'loop_index_0_i' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 482 [1/1] (0.00ns)   --->   "%loop_index_0_i_cast5390 = zext i4 %loop_index_0_i"   --->   Operation 482 'zext' 'loop_index_0_i_cast5390' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 483 [1/1] (0.76ns)   --->   "%empty_416 = add i8 %empty_414, i8 %loop_index_0_i_cast5390" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 483 'add' 'empty_416' <Predicate = (icmp_ln115)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 484 [1/1] (0.00ns)   --->   "%p_cast5397 = zext i8 %empty_416" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 484 'zext' 'p_cast5397' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 485 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast5397" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 485 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 486 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast5397" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 486 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 487 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast5397" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 487 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 488 [1/1] (0.79ns)   --->   "%exitcond100714 = icmp_eq  i4 %loop_index_0_i, i4 9"   --->   Operation 488 'icmp' 'exitcond100714' <Predicate = (icmp_ln115)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 489 [1/1] (0.79ns)   --->   "%empty_417 = add i4 %loop_index_0_i, i4 1"   --->   Operation 489 'add' 'empty_417' <Predicate = (icmp_ln115)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond100714, void %load-store-loop.0.i.split, void %for.inc.0.i"   --->   Operation 490 'br' 'br_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 491 [1/1] (0.00ns)   --->   "%or_ln119 = or i4 %k, i4 1" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 491 'or' 'or_ln119' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.00>
ST_103 : Operation 492 [1/1] (0.00ns)   --->   "%or_ln119_cast = zext i4 %or_ln119" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 492 'zext' 'or_ln119_cast' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.00>
ST_103 : Operation 493 [1/1] (0.78ns)   --->   "%empty_419 = add i8 %empty_411, i8 %or_ln119_cast" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 493 'add' 'empty_419' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node empty_421)   --->   "%empty_420 = shl i8 %empty_419, i8 3" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 494 'shl' 'empty_420' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.00>
ST_103 : Operation 495 [1/1] (0.76ns) (out node of the LUT)   --->   "%empty_421 = add i8 %empty_420, i8 %empty_419" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 495 'add' 'empty_421' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 496 [1/1] (0.76ns)   --->   "%add_ln119_2 = add i8 %add_ln119_4, i8 18" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 496 'add' 'add_ln119_2' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i8 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 497 'zext' 'zext_ln119_2' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.00>
ST_103 : Operation 498 [1/1] (1.08ns)   --->   "%add_ln119_3 = add i64 %zext_ln119_2, i64 %add_ln119" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 498 'add' 'add_ln119_3' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 499 [1/1] (0.79ns)   --->   "%icmp_ln115_1 = icmp_ult  i4 %or_ln119, i4 9" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 499 'icmp' 'icmp_ln115_1' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_1, void %for.inc23.i, void %for.body8.1.i" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 500 'br' 'br_ln115' <Predicate = (icmp_ln115 & exitcond100714)> <Delay = 0.00>
ST_103 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln119_3, i32 1, i32 63" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 501 'partselect' 'trunc_ln119_1' <Predicate = (icmp_ln115 & exitcond100714 & icmp_ln115_1)> <Delay = 0.00>
ST_103 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i63 %trunc_ln119_1" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 502 'sext' 'sext_ln119_1' <Predicate = (icmp_ln115 & exitcond100714 & icmp_ln115_1)> <Delay = 0.00>
ST_103 : Operation 503 [1/1] (0.00ns)   --->   "%w1_addr_1 = getelementptr i16 %w1, i64 %sext_ln119_1" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 503 'getelementptr' 'w1_addr_1' <Predicate = (icmp_ln115 & exitcond100714 & icmp_ln115_1)> <Delay = 0.00>
ST_103 : Operation 504 [1/1] (0.79ns)   --->   "%add_ln113_3 = add i4 %phi_urem, i4 1" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 504 'add' 'add_ln113_3' <Predicate = (exitcond100714 & !icmp_ln115_1) | (!icmp_ln115)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 505 [1/1] (0.79ns)   --->   "%icmp_ln113_1 = icmp_ult  i4 %add_ln113_3, i4 3" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 505 'icmp' 'icmp_ln113_1' <Predicate = (exitcond100714 & !icmp_ln115_1) | (!icmp_ln115)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 506 [1/1] (0.39ns)   --->   "%select_ln113 = select i1 %icmp_ln113_1, i4 %add_ln113_3, i4 0" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 506 'select' 'select_ln113' <Predicate = (exitcond100714 & !icmp_ln115_1) | (!icmp_ln115)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln113 = br void %IN.i" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 507 'br' 'br_ln113' <Predicate = (exitcond100714 & !icmp_ln115_1) | (!icmp_ln115)> <Delay = 0.00>

State 104 <SV = 35> <Delay = 7.30>
ST_104 : Operation 508 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 508 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 509 [1/1] (7.30ns)   --->   "%w1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %w1_addr" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 509 'read' 'w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 510 [1/1] (0.00ns)   --->   "%empty_418 = trunc i16 %w1_addr_read" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 510 'trunc' 'empty_418' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 511 [1/1] (0.73ns)   --->   "%switch_ln113 = switch i2 %trunc_ln113, void %.case.217, i2 0, void %.case.015, i2 1, void %.case.116" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 511 'switch' 'switch_ln113' <Predicate = true> <Delay = 0.73>

State 105 <SV = 36> <Delay = 0.67>
ST_105 : Operation 512 [1/1] (0.67ns)   --->   "%store_ln119 = store i12 %empty_418, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_976" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 512 'store' 'store_ln119' <Predicate = (trunc_ln113 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_105 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 513 'br' 'br_ln0' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_105 : Operation 514 [1/1] (0.67ns)   --->   "%store_ln119 = store i12 %empty_418, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_975" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 514 'store' 'store_ln119' <Predicate = (trunc_ln113 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_105 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 515 'br' 'br_ln0' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_105 : Operation 516 [1/1] (0.67ns)   --->   "%store_ln119 = store i12 %empty_418, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_977" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 516 'store' 'store_ln119' <Predicate = (trunc_ln113 != 0 & trunc_ln113 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_105 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 517 'br' 'br_ln0' <Predicate = (trunc_ln113 != 0 & trunc_ln113 != 1)> <Delay = 0.00>
ST_105 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i"   --->   Operation 518 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 106 <SV = 35> <Delay = 7.30>
ST_106 : Operation 519 [8/8] (7.30ns)   --->   "%empty_422 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 519 'readreq' 'empty_422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 36> <Delay = 7.30>
ST_107 : Operation 520 [7/8] (7.30ns)   --->   "%empty_422 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 520 'readreq' 'empty_422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 37> <Delay = 7.30>
ST_108 : Operation 521 [6/8] (7.30ns)   --->   "%empty_422 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 521 'readreq' 'empty_422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 38> <Delay = 7.30>
ST_109 : Operation 522 [5/8] (7.30ns)   --->   "%empty_422 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 522 'readreq' 'empty_422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 39> <Delay = 7.30>
ST_110 : Operation 523 [4/8] (7.30ns)   --->   "%empty_422 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 523 'readreq' 'empty_422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 40> <Delay = 7.30>
ST_111 : Operation 524 [3/8] (7.30ns)   --->   "%empty_422 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 524 'readreq' 'empty_422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 41> <Delay = 7.30>
ST_112 : Operation 525 [2/8] (7.30ns)   --->   "%empty_422 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 525 'readreq' 'empty_422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 42> <Delay = 7.30>
ST_113 : Operation 526 [1/8] (7.30ns)   --->   "%empty_422 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 526 'readreq' 'empty_422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 527 [1/1] (0.42ns)   --->   "%br_ln119 = br void %load-store-loop.1.i" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 527 'br' 'br_ln119' <Predicate = true> <Delay = 0.42>

State 114 <SV = 43> <Delay = 0.79>
ST_114 : Operation 528 [1/1] (0.00ns)   --->   "%loop_index_1_i = phi i4 0, void %for.body8.1.i, i4 %empty_424, void %.exit1202"   --->   Operation 528 'phi' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 529 [1/1] (0.00ns)   --->   "%loop_index_1_i_cast5391 = zext i4 %loop_index_1_i"   --->   Operation 529 'zext' 'loop_index_1_i_cast5391' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 530 [1/1] (0.76ns)   --->   "%empty_423 = add i8 %empty_421, i8 %loop_index_1_i_cast5391" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 530 'add' 'empty_423' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 531 [1/1] (0.79ns)   --->   "%exitcond100815 = icmp_eq  i4 %loop_index_1_i, i4 9"   --->   Operation 531 'icmp' 'exitcond100815' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 532 [1/1] (0.79ns)   --->   "%empty_424 = add i4 %loop_index_1_i, i4 1"   --->   Operation 532 'add' 'empty_424' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 44> <Delay = 7.30>
ST_115 : Operation 533 [1/1] (0.00ns)   --->   "%p_cast5403 = zext i8 %empty_423" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 533 'zext' 'p_cast5403' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 534 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast5403" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 534 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 535 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast5403" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 535 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 536 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast5403" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 536 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond100815, void %load-store-loop.1.i.split, void %for.inc.1.i"   --->   Operation 537 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 538 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 538 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond100815)> <Delay = 0.00>
ST_115 : Operation 539 [1/1] (7.30ns)   --->   "%w1_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %w1_addr_1" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 539 'read' 'w1_addr_1_read' <Predicate = (!exitcond100815)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 540 [1/1] (0.00ns)   --->   "%empty_425 = trunc i16 %w1_addr_1_read" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 540 'trunc' 'empty_425' <Predicate = (!exitcond100815)> <Delay = 0.00>
ST_115 : Operation 541 [1/1] (0.73ns)   --->   "%switch_ln113 = switch i2 %trunc_ln113, void %.case.21205, i2 0, void %.case.01203, i2 1, void %.case.11204" [src/conv1.cpp:113->src/conv1.cpp:33]   --->   Operation 541 'switch' 'switch_ln113' <Predicate = (!exitcond100815)> <Delay = 0.73>
ST_115 : Operation 542 [1/1] (0.79ns)   --->   "%add_ln115 = add i4 %k, i4 2" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 542 'add' 'add_ln115' <Predicate = (exitcond100815)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.body8.0.i" [src/conv1.cpp:115->src/conv1.cpp:33]   --->   Operation 543 'br' 'br_ln115' <Predicate = (exitcond100815)> <Delay = 0.00>

State 116 <SV = 45> <Delay = 0.67>
ST_116 : Operation 544 [1/1] (0.67ns)   --->   "%store_ln119 = store i12 %empty_425, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_979" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 544 'store' 'store_ln119' <Predicate = (trunc_ln113 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_116 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit1202"   --->   Operation 545 'br' 'br_ln0' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_116 : Operation 546 [1/1] (0.67ns)   --->   "%store_ln119 = store i12 %empty_425, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_978" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 546 'store' 'store_ln119' <Predicate = (trunc_ln113 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_116 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit1202"   --->   Operation 547 'br' 'br_ln0' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_116 : Operation 548 [1/1] (0.67ns)   --->   "%store_ln119 = store i12 %empty_425, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_980" [src/conv1.cpp:119->src/conv1.cpp:33]   --->   Operation 548 'store' 'store_ln119' <Predicate = (trunc_ln113 != 0 & trunc_ln113 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 243> <RAM>
ST_116 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit1202"   --->   Operation 549 'br' 'br_ln0' <Predicate = (trunc_ln113 != 0 & trunc_ln113 != 1)> <Delay = 0.00>
ST_116 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 550 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 117 <SV = 25> <Delay = 0.42>
ST_117 : Operation 551 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i24 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"   --->   Operation 551 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 552 [1/1] (0.42ns)   --->   "%br_ln132 = br void %BH.i" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 552 'br' 'br_ln132' <Predicate = true> <Delay = 0.42>

State 118 <SV = 26> <Delay = 4.35>
ST_118 : Operation 553 [1/1] (0.00ns)   --->   "%bout_1 = phi i4 %add_ln132, void %for.inc48.i, i4 0, void %for.body104.preheader" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 553 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 554 [1/1] (0.79ns)   --->   "%icmp_ln132 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 554 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 555 [1/1] (0.79ns)   --->   "%add_ln132 = add i4 %bout_1, i4 1" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 555 'add' 'add_ln132' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %BH.i.split, void %BH.i.i.preheader" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 556 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i4 %bout_1" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 557 'zext' 'zext_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_118 : Operation 558 [1/1] (0.78ns)   --->   "%empty_426 = add i6 %zext_ln132, i6 %trunc_ln128" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 558 'add' 'empty_426' <Predicate = (!icmp_ln132)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 559 [1/1] (0.00ns)   --->   "%p_cast26 = zext i6 %empty_426" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 559 'zext' 'p_cast26' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_118 : Operation 560 [1/1] (0.00ns)   --->   "%p_cast52 = zext i6 %empty_426" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 560 'zext' 'p_cast52' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_118 : Operation 561 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i10 %conv1_biases, i64 0, i64 %p_cast26" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 561 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_118 : Operation 562 [2/2] (0.67ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 562 'load' 'conv1_biases_load' <Predicate = (!icmp_ln132)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_118 : Operation 563 [1/1] (2.49ns)   --->   "%mul_ln136 = mul i24 %p_cast52, i24 260100" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 563 'mul' 'mul_ln136' <Predicate = (!icmp_ln132)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i24 %mul_ln136" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 564 'zext' 'zext_ln136' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_118 : Operation 565 [1/1] (1.08ns)   --->   "%add_ln136 = add i64 %zext_ln136, i64 %output_ftmap_read" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 565 'add' 'add_ln136' <Predicate = (!icmp_ln132)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 566 [1/1] (0.42ns)   --->   "%br_ln69 = br void %BH.i.i" [src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 566 'br' 'br_ln69' <Predicate = (icmp_ln132)> <Delay = 0.42>

State 119 <SV = 27> <Delay = 0.76>
ST_119 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i4 %bout_1" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 567 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_309 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %bout_1, i4 0" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 568 'bitconcatenate' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i8 %tmp_309" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 569 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 570 [1/1] (0.76ns)   --->   "%sub_ln139 = sub i9 %zext_ln139_1, i9 %zext_ln139" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 570 'sub' 'sub_ln139' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 571 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 571 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 572 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 572 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 573 [1/2] (0.67ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 573 'load' 'conv1_biases_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_119 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %conv1_biases_load, i20 0" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 574 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i9 %sub_ln139" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 575 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 576 [1/1] (0.42ns)   --->   "%br_ln133 = br void %RELU.0.i" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 576 'br' 'br_ln133' <Predicate = true> <Delay = 0.42>

State 120 <SV = 28> <Delay = 2.73>
ST_120 : Operation 577 [1/1] (0.00ns)   --->   "%bh_2 = phi i5 %add_ln133, void %for.body8.1.i970.preheader, i5 0, void %BH.i.split" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 577 'phi' 'bh_2' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 578 [1/1] (0.78ns)   --->   "%icmp_ln133 = icmp_ult  i5 %bh_2, i5 15" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 578 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.inc48.i, void %RELU.0.i.split" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 579 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i5 %bh_2" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 580 'zext' 'zext_ln139_2' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 581 [1/1] (0.77ns)   --->   "%add_ln133_1 = add i7 %trunc_ln139, i7 %zext_ln139_2" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 581 'add' 'add_ln133_1' <Predicate = (icmp_ln133)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i5 %bh_2" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 582 'trunc' 'trunc_ln133' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i5 %bh_2" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 583 'zext' 'zext_ln133' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 584 [2/2] (1.23ns)   --->   "%call_ln133 = call void @conv1_Pipeline_RELU, i7 %add_ln133_1, i30 %shl_ln5, i30 %shl_ln5, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 584 'call' 'call_ln133' <Predicate = (icmp_ln133)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 585 [1/1] (0.76ns)   --->   "%add_ln136_1 = add i9 %zext_ln133, i9 %zext_ln129" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 585 'add' 'add_ln136_1' <Predicate = (icmp_ln133)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 586 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln136_1, i10 0" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 586 'bitconcatenate' 'shl_ln6' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i19 %shl_ln6" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 587 'zext' 'zext_ln136_1' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln136_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln136_1, i2 0" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 588 'bitconcatenate' 'shl_ln136_1' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i11 %shl_ln136_1" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 589 'zext' 'zext_ln136_2' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 590 [1/1] (0.88ns)   --->   "%sub_ln136 = sub i20 %zext_ln136_1, i20 %zext_ln136_2" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 590 'sub' 'sub_ln136' <Predicate = (icmp_ln133)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i20 %sub_ln136" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 591 'sext' 'sext_ln136' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 592 [1/1] (1.08ns)   --->   "%add_ln136_2 = add i64 %sext_ln136, i64 %add_ln136" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 592 'add' 'add_ln136_2' <Predicate = (icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln136_2, i32 2, i32 63" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 593 'partselect' 'trunc_ln3' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln136 = or i4 %trunc_ln133, i4 1" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 594 'or' 'or_ln136' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i4 %or_ln136" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 595 'zext' 'zext_ln136_3' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 596 [1/1] (0.76ns)   --->   "%add_ln136_3 = add i9 %zext_ln136_3, i9 %zext_ln129" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 596 'add' 'add_ln136_3' <Predicate = (icmp_ln133)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln136_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln136_3, i10 0" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 597 'bitconcatenate' 'shl_ln136_2' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln136_4 = zext i19 %shl_ln136_2" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 598 'zext' 'zext_ln136_4' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 599 [1/1] (0.00ns)   --->   "%shl_ln136_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln136_3, i2 0" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 599 'bitconcatenate' 'shl_ln136_3' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln136_5 = zext i11 %shl_ln136_3" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 600 'zext' 'zext_ln136_5' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 601 [1/1] (0.88ns)   --->   "%sub_ln136_1 = sub i20 %zext_ln136_4, i20 %zext_ln136_5" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 601 'sub' 'sub_ln136_1' <Predicate = (icmp_ln133)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i20 %sub_ln136_1" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 602 'sext' 'sext_ln136_1' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 603 [1/1] (1.08ns)   --->   "%add_ln136_4 = add i64 %sext_ln136_1, i64 %add_ln136" [src/conv1.cpp:136->src/conv1.cpp:62]   --->   Operation 603 'add' 'add_ln136_4' <Predicate = (icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln139_1 = trunc i9 %sub_ln139" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 604 'trunc' 'trunc_ln139_1' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i4 %or_ln136" [src/conv1.cpp:139->src/conv1.cpp:62]   --->   Operation 605 'zext' 'zext_ln139_3' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_120 : Operation 606 [1/1] (0.77ns)   --->   "%add_ln133_2 = add i7 %trunc_ln139_1, i7 %zext_ln139_3" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 606 'add' 'add_ln133_2' <Predicate = (icmp_ln133)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 607 [1/1] (0.79ns)   --->   "%icmp_ln133_1 = icmp_eq  i4 %or_ln136, i4 15" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 607 'icmp' 'icmp_ln133_1' <Predicate = (icmp_ln133)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 29> <Delay = 7.30>
ST_121 : Operation 608 [1/2] (0.00ns)   --->   "%call_ln133 = call void @conv1_Pipeline_RELU, i7 %add_ln133_1, i30 %shl_ln5, i30 %shl_ln5, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 608 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i62 %trunc_ln3" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 609 'sext' 'sext_ln146' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 610 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln146" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 610 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 611 [1/1] (7.30ns)   --->   "%empty_427 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 255" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 611 'writereq' 'empty_427' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 30> <Delay = 1.23>
ST_122 : Operation 612 [2/2] (1.23ns)   --->   "%call_ln146 = call void @conv1_Pipeline_3, i32 %i2, i62 %trunc_ln3, i7 %add_ln133_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 612 'call' 'call_ln146' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 31> <Delay = 0.00>
ST_123 : Operation 613 [1/2] (0.00ns)   --->   "%call_ln146 = call void @conv1_Pipeline_3, i32 %i2, i62 %trunc_ln3, i7 %add_ln133_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 613 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 32> <Delay = 7.30>
ST_124 : Operation 614 [5/5] (7.30ns)   --->   "%empty_428 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 614 'writeresp' 'empty_428' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 33> <Delay = 7.30>
ST_125 : Operation 615 [4/5] (7.30ns)   --->   "%empty_428 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 615 'writeresp' 'empty_428' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 34> <Delay = 7.30>
ST_126 : Operation 616 [3/5] (7.30ns)   --->   "%empty_428 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 616 'writeresp' 'empty_428' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 35> <Delay = 7.30>
ST_127 : Operation 617 [2/5] (7.30ns)   --->   "%empty_428 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 617 'writeresp' 'empty_428' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 36> <Delay = 7.30>
ST_128 : Operation 618 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 618 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_128 : Operation 619 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 619 'specloopname' 'specloopname_ln133' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_128 : Operation 620 [1/5] (7.30ns)   --->   "%empty_428 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 620 'writeresp' 'empty_428' <Predicate = (icmp_ln133)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133_1, void %for.body8.1.i970.preheader, void %for.inc48.i" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 621 'br' 'br_ln133' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_128 : Operation 622 [2/2] (1.23ns)   --->   "%call_ln133 = call void @conv1_Pipeline_RELU7, i7 %add_ln133_2, i30 %shl_ln5, i30 %shl_ln5, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 622 'call' 'call_ln133' <Predicate = (icmp_ln133 & !icmp_ln133_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln146_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln136_4, i32 2, i32 63" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 623 'partselect' 'trunc_ln146_1' <Predicate = (icmp_ln133 & !icmp_ln133_1)> <Delay = 0.00>
ST_128 : Operation 624 [1/1] (0.78ns)   --->   "%add_ln133 = add i5 %bh_2, i5 2" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 624 'add' 'add_ln133' <Predicate = (icmp_ln133 & !icmp_ln133_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln132 = br void %BH.i" [src/conv1.cpp:132->src/conv1.cpp:62]   --->   Operation 625 'br' 'br_ln132' <Predicate = (icmp_ln133_1) | (!icmp_ln133)> <Delay = 0.00>

State 129 <SV = 37> <Delay = 7.30>
ST_129 : Operation 626 [1/2] (0.00ns)   --->   "%call_ln133 = call void @conv1_Pipeline_RELU7, i7 %add_ln133_2, i30 %shl_ln5, i30 %shl_ln5, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 626 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln146_1 = sext i62 %trunc_ln146_1" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 627 'sext' 'sext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 628 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln146_1" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 628 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 629 [1/1] (7.30ns)   --->   "%empty_429 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr_1, i32 255" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 629 'writereq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 38> <Delay = 1.23>
ST_130 : Operation 630 [2/2] (1.23ns)   --->   "%call_ln146 = call void @conv1_Pipeline_5, i32 %i2, i62 %trunc_ln146_1, i7 %add_ln133_2, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 630 'call' 'call_ln146' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 39> <Delay = 0.00>
ST_131 : Operation 631 [1/2] (0.00ns)   --->   "%call_ln146 = call void @conv1_Pipeline_5, i32 %i2, i62 %trunc_ln146_1, i7 %add_ln133_2, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:146->src/conv1.cpp:62]   --->   Operation 631 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 40> <Delay = 7.30>
ST_132 : Operation 632 [5/5] (7.30ns)   --->   "%empty_430 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 632 'writeresp' 'empty_430' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 41> <Delay = 7.30>
ST_133 : Operation 633 [4/5] (7.30ns)   --->   "%empty_430 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 633 'writeresp' 'empty_430' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 42> <Delay = 7.30>
ST_134 : Operation 634 [3/5] (7.30ns)   --->   "%empty_430 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 634 'writeresp' 'empty_430' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 43> <Delay = 7.30>
ST_135 : Operation 635 [2/5] (7.30ns)   --->   "%empty_430 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 635 'writeresp' 'empty_430' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 44> <Delay = 7.30>
ST_136 : Operation 636 [1/5] (7.30ns)   --->   "%empty_430 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 636 'writeresp' 'empty_430' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln133 = br void %RELU.0.i" [src/conv1.cpp:133->src/conv1.cpp:62]   --->   Operation 637 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 137 <SV = 27> <Delay = 0.79>
ST_137 : Operation 638 [1/1] (0.00ns)   --->   "%o_2 = phi i4 %add_ln69, void %for.inc16.i.i, i4 0, void %BH.i.i.preheader" [src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 638 'phi' 'o_2' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 639 [1/1] (0.79ns)   --->   "%icmp_ln69 = icmp_eq  i4 %o_2, i4 8" [src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 639 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 640 [1/1] (0.79ns)   --->   "%add_ln69 = add i4 %o_2, i4 1" [src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 640 'add' 'add_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %BH.i.i.split, void %_Z23export_output_buffer_c1PA15_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit" [src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 641 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %o_2" [src/conv1.cpp:74->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 642 'zext' 'zext_ln74' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_137 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_311 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %o_2, i4 0" [src/conv1.cpp:74->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 643 'bitconcatenate' 'tmp_311' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_137 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %tmp_311" [src/conv1.cpp:74->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 644 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_137 : Operation 645 [1/1] (0.76ns)   --->   "%sub_ln74 = sub i9 %zext_ln74_2, i9 %zext_ln74" [src/conv1.cpp:74->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 645 'sub' 'sub_ln74' <Predicate = (!icmp_ln69)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 646 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 646 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_137 : Operation 647 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 647 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_137 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i9 %sub_ln74" [src/conv1.cpp:74->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 648 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_137 : Operation 649 [1/1] (0.42ns)   --->   "%br_ln70 = br void %BW.0.i.i" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 649 'br' 'br_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.42>
ST_137 : Operation 650 [1/1] (0.77ns)   --->   "%add_ln31 = add i7 %out, i7 8" [src/conv1.cpp:31]   --->   Operation 650 'add' 'add_ln31' <Predicate = (icmp_ln69)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln31 = br void %OUT" [src/conv1.cpp:31]   --->   Operation 651 'br' 'br_ln31' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 138 <SV = 28> <Delay = 2.02>
ST_138 : Operation 652 [1/1] (0.00ns)   --->   "%h_2 = phi i5 %add_ln70, void %for.body8.1.i.i.preheader, i5 0, void %BH.i.i.split" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 652 'phi' 'h_2' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 653 [1/1] (0.78ns)   --->   "%icmp_ln70 = icmp_ult  i5 %h_2, i5 15" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 653 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.inc16.i.i, void %BW.0.i.i.split" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 654 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i5 %h_2" [src/conv1.cpp:74->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 655 'zext' 'zext_ln74_3' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_138 : Operation 656 [1/1] (0.77ns)   --->   "%add_ln70_1 = add i7 %trunc_ln74, i7 %zext_ln74_3" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 656 'add' 'add_ln70_1' <Predicate = (icmp_ln70)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 657 [2/2] (1.23ns)   --->   "%call_ln70 = call void @conv1_Pipeline_BW, i7 %add_ln70_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 657 'call' 'call_ln70' <Predicate = (icmp_ln70)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i9 %sub_ln74" [src/conv1.cpp:74->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 658 'trunc' 'trunc_ln74_1' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 139 <SV = 29> <Delay = 0.79>
ST_139 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i5 %h_2" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 659 'trunc' 'trunc_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_139 : Operation 660 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 660 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_139 : Operation 661 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 661 'specloopname' 'specloopname_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_139 : Operation 662 [1/2] (0.00ns)   --->   "%call_ln70 = call void @conv1_Pipeline_BW, i7 %add_ln70_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 662 'call' 'call_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 663 [1/1] (0.00ns)   --->   "%or_ln70 = or i4 %trunc_ln70, i4 1" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 663 'or' 'or_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_139 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i4 %or_ln70" [src/conv1.cpp:74->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 664 'zext' 'zext_ln74_4' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_139 : Operation 665 [1/1] (0.77ns)   --->   "%add_ln70_2 = add i7 %trunc_ln74_1, i7 %zext_ln74_4" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 665 'add' 'add_ln70_2' <Predicate = (icmp_ln70)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 666 [1/1] (0.79ns)   --->   "%icmp_ln70_1 = icmp_eq  i4 %or_ln70, i4 15" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 666 'icmp' 'icmp_ln70_1' <Predicate = (icmp_ln70)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %for.body8.1.i.i.preheader, void %for.inc16.i.i" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 667 'br' 'br_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_139 : Operation 668 [1/1] (0.78ns)   --->   "%add_ln70 = add i5 %h_2, i5 2" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 668 'add' 'add_ln70' <Predicate = (icmp_ln70 & !icmp_ln70_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln69 = br void %BH.i.i" [src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 669 'br' 'br_ln69' <Predicate = (icmp_ln70_1) | (!icmp_ln70)> <Delay = 0.00>

State 140 <SV = 30> <Delay = 1.23>
ST_140 : Operation 670 [2/2] (1.23ns)   --->   "%call_ln70 = call void @conv1_Pipeline_BW8, i7 %add_ln70_2, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 670 'call' 'call_ln70' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 31> <Delay = 0.00>
ST_141 : Operation 671 [1/2] (0.00ns)   --->   "%call_ln70 = call void @conv1_Pipeline_BW8, i7 %add_ln70_2, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 671 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln70 = br void %BW.0.i.i" [src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62]   --->   Operation 672 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [16]  (0.000 ns)
	'store' operation ('store_ln27', src/conv1.cpp:27) of constant 0 on local variable 'h' [27]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv1.cpp:27) on local variable 'h' [30]  (0.000 ns)
	'icmp' operation ('icmp_ln27', src/conv1.cpp:27) [31]  (0.765 ns)

 <State 3>: 5.837ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:86->src/conv1.cpp:29) with incoming values : ('add_ln86', src/conv1.cpp:86->src/conv1.cpp:29) [42]  (0.000 ns)
	'add' operation ('add_ln90_2', src/conv1.cpp:90->src/conv1.cpp:29) [46]  (1.085 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv1.cpp:90->src/conv1.cpp:29) [48]  (1.085 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29) [51]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29) [52]  (0.449 ns)
	'sub' operation ('sub_ln98', src/conv1.cpp:98->src/conv1.cpp:29) [57]  (1.048 ns)
	'add' operation ('add_ln98', src/conv1.cpp:98->src/conv1.cpp:29) [59]  (1.085 ns)
	'add' operation ('add_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [66]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [63]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [63]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [63]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [63]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [63]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [63]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [63]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [63]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read_1', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [64]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_1_read', src/conv1.cpp:99->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:29) [71]  (7.300 ns)

 <State 14>: 5.767ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.427 ns)
'mul' operation ('mul_ln98', src/conv1.cpp:98->src/conv1.cpp:29) [76]  (4.103 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_631', src/conv1.cpp:98->src/conv1.cpp:29) [81]  (0.000 ns)
	'store' operation ('store_ln98', src/conv1.cpp:98->src/conv1.cpp:29) of variable 'trunc_ln98', src/conv1.cpp:98->src/conv1.cpp:29 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [95]  (1.237 ns)

 <State 15>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 16>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 17>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 18>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 19>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 20>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 21>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 22>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 23>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 24>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 25>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)

 <State 26>: 3.427ns
The critical path consists of the following:
	'urem' operation ('urem_ln99', src/conv1.cpp:99->src/conv1.cpp:29) [90]  (1.392 ns)
	'add' operation ('add_ln99_4', src/conv1.cpp:99->src/conv1.cpp:29) [92]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_632', src/conv1.cpp:99->src/conv1.cpp:29) [94]  (0.000 ns)
	'store' operation ('store_ln99', src/conv1.cpp:99->src/conv1.cpp:29) of variable 'trunc_ln99', src/conv1.cpp:99->src/conv1.cpp:29 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' [96]  (1.237 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [99]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [99]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [99]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [99]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [99]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [99]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [99]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [99]  (7.300 ns)

 <State 35>: 5.837ns
The critical path consists of the following:
	'or' operation ('bh', src/conv1.cpp:86->src/conv1.cpp:29) [135]  (0.000 ns)
	'add' operation ('add_ln90_3', src/conv1.cpp:90->src/conv1.cpp:29) [142]  (1.085 ns)
	'icmp' operation ('icmp_ln56_1', src/srcnn.cpp:56->src/conv1.cpp:90->src/conv1.cpp:29) [144]  (1.085 ns)
	'or' operation ('or_ln55_1', src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29) [147]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:90->src/conv1.cpp:29) [148]  (0.449 ns)
	'sub' operation ('sub_ln98_1', src/conv1.cpp:98->src/conv1.cpp:29) [153]  (1.048 ns)
	'add' operation ('add_ln98_2', src/conv1.cpp:98->src/conv1.cpp:29) [155]  (1.085 ns)
	'add' operation ('add_ln99_2', src/conv1.cpp:99->src/conv1.cpp:29) [162]  (1.085 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [109]  (7.300 ns)

 <State 37>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 38>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 39>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 40>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 41>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 42>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 43>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 44>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 45>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 46>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)

 <State 47>: 3.427ns
The critical path consists of the following:
	'urem' operation ('empty_409') [112]  (1.392 ns)
	'add' operation ('empty_410', src/conv1.cpp:98->src/conv1.cpp:29) [114]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_635', src/conv1.cpp:98->src/conv1.cpp:29) [118]  (0.000 ns)
	'store' operation ('store_ln98', src/conv1.cpp:98->src/conv1.cpp:29) of variable 'empty_408', src/conv1.cpp:98->src/conv1.cpp:29 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' [130]  (1.237 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [159]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [159]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [159]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [159]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [159]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [159]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [159]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [159]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_2_read_1', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [160]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_3_read', src/conv1.cpp:99->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:29) [167]  (7.300 ns)

 <State 58>: 2.168ns
The critical path consists of the following:
	'phi' operation ('p', src/conv1.cpp:96->src/conv1.cpp:29) with incoming values : ('add_ln96_1', src/conv1.cpp:96->src/conv1.cpp:29) [171]  (0.000 ns)
	'add' operation ('add_ln99_3', src/conv1.cpp:99->src/conv1.cpp:29) [183]  (0.776 ns)
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 59>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 60>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 61>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 62>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 63>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 64>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 65>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 66>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 67>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 68>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 69>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)

 <State 70>: 3.427ns
The critical path consists of the following:
	'urem' operation ('urem_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29) [184]  (1.392 ns)
	'add' operation ('add_ln99_5', src/conv1.cpp:99->src/conv1.cpp:29) [186]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_637', src/conv1.cpp:99->src/conv1.cpp:29) [188]  (0.000 ns)
	'store' operation ('store_ln99', src/conv1.cpp:99->src/conv1.cpp:29) of variable 'trunc_ln99_1', src/conv1.cpp:99->src/conv1.cpp:29 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' [190]  (1.237 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_431', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [193]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_431', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [193]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_431', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [193]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_431', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [193]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_431', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [193]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_431', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [193]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_431', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [193]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_431', src/conv1.cpp:103->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:103->src/conv1.cpp:29) [193]  (7.300 ns)

 <State 79>: 2.905ns
The critical path consists of the following:
	'phi' operation ('loop_index_i_1') with incoming values : ('empty_432') [196]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i_1') [205]  (0.765 ns)
	'mul' operation ('mul353') [214]  (2.140 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_2_read', src/conv1.cpp:98->src/conv1.cpp:29) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:29) [203]  (7.300 ns)

 <State 81>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 82>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 83>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 84>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 85>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 86>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 87>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 88>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 89>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 90>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)

 <State 91>: 3.427ns
The critical path consists of the following:
	'urem' operation ('empty_434') [206]  (1.392 ns)
	'add' operation ('empty_435', src/conv1.cpp:86->src/conv1.cpp:29) [208]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_640', src/conv1.cpp:86->src/conv1.cpp:29) [212]  (0.000 ns)
	'store' operation ('store_ln98', src/conv1.cpp:98->src/conv1.cpp:29) of variable 'empty_433', src/conv1.cpp:98->src/conv1.cpp:29 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' [224]  (1.237 ns)

 <State 92>: 1.192ns
The critical path consists of the following:
	'add' operation ('add_ln27', src/conv1.cpp:27) [486]  (0.765 ns)
	'store' operation ('store_ln27', src/conv1.cpp:27) of variable 'add_ln27', src/conv1.cpp:27 on local variable 'h' [487]  (0.427 ns)

 <State 93>: 3.606ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:113->src/conv1.cpp:33) with incoming values : ('add_ln113_1', src/conv1.cpp:113->src/conv1.cpp:33) [243]  (0.000 ns)
	'add' operation ('add_ln113', src/conv1.cpp:113->src/conv1.cpp:33) [254]  (0.781 ns)
	'mul' operation ('mul_ln119', src/conv1.cpp:119->src/conv1.cpp:33) [260]  (1.740 ns)
	'add' operation ('add_ln119', src/conv1.cpp:119->src/conv1.cpp:33) [262]  (1.085 ns)

 <State 94>: 1.554ns
The critical path consists of the following:
	'phi' operation ('k', src/conv1.cpp:115->src/conv1.cpp:33) with incoming values : ('add_ln115', src/conv1.cpp:115->src/conv1.cpp:33) [265]  (0.000 ns)
	'add' operation ('empty_412', src/conv1.cpp:113->src/conv1.cpp:33) [267]  (0.789 ns)
	'add' operation ('empty_414', src/conv1.cpp:113->src/conv1.cpp:33) [269]  (0.765 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_415', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [282]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_415', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [282]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_415', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [282]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_415', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [282]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_415', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [282]  (7.300 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_415', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [282]  (7.300 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_415', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [282]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_415', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [282]  (7.300 ns)

 <State 103>: 1.985ns
The critical path consists of the following:
	'add' operation ('add_ln113_3', src/conv1.cpp:113->src/conv1.cpp:33) [359]  (0.797 ns)
	'icmp' operation ('icmp_ln113_1', src/conv1.cpp:113->src/conv1.cpp:33) [360]  (0.797 ns)
	'select' operation ('select_ln113', src/conv1.cpp:113->src/conv1.cpp:33) [361]  (0.391 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_read', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [297]  (7.300 ns)

 <State 105>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', src/conv1.cpp:119->src/conv1.cpp:33) of variable 'empty_418', src/conv1.cpp:119->src/conv1.cpp:33 on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [304]  (0.677 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_422', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [326]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_422', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [326]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_422', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [326]  (7.300 ns)

 <State 109>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_422', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [326]  (7.300 ns)

 <State 110>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_422', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [326]  (7.300 ns)

 <State 111>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_422', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [326]  (7.300 ns)

 <State 112>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_422', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [326]  (7.300 ns)

 <State 113>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_422', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [326]  (7.300 ns)

 <State 114>: 0.797ns
The critical path consists of the following:
	'phi' operation ('loop_index_1_i') with incoming values : ('empty_424') [329]  (0.000 ns)
	'icmp' operation ('exitcond100815') [336]  (0.797 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_1_read', src/conv1.cpp:119->src/conv1.cpp:33) on port 'w1' (src/conv1.cpp:119->src/conv1.cpp:33) [341]  (7.300 ns)

 <State 116>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', src/conv1.cpp:119->src/conv1.cpp:33) of variable 'empty_425', src/conv1.cpp:119->src/conv1.cpp:33 on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' [348]  (0.677 ns)

 <State 117>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bout', src/conv1.cpp:132->src/conv1.cpp:62) with incoming values : ('add_ln132', src/conv1.cpp:132->src/conv1.cpp:62) [367]  (0.427 ns)

 <State 118>: 4.356ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:132->src/conv1.cpp:62) with incoming values : ('add_ln132', src/conv1.cpp:132->src/conv1.cpp:62) [367]  (0.000 ns)
	'add' operation ('empty_426', src/conv1.cpp:132->src/conv1.cpp:62) [379]  (0.781 ns)
	'mul' operation ('mul_ln136', src/conv1.cpp:136->src/conv1.cpp:62) [385]  (2.490 ns)
	'add' operation ('add_ln136', src/conv1.cpp:136->src/conv1.cpp:62) [387]  (1.085 ns)

 <State 119>: 0.765ns
The critical path consists of the following:
	'sub' operation ('sub_ln139', src/conv1.cpp:139->src/conv1.cpp:62) [375]  (0.765 ns)

 <State 120>: 2.734ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:133->src/conv1.cpp:62) with incoming values : ('add_ln133', src/conv1.cpp:133->src/conv1.cpp:62) [391]  (0.000 ns)
	'add' operation ('add_ln136_1', src/conv1.cpp:136->src/conv1.cpp:62) [402]  (0.765 ns)
	'sub' operation ('sub_ln136', src/conv1.cpp:136->src/conv1.cpp:62) [407]  (0.884 ns)
	'add' operation ('add_ln136_2', src/conv1.cpp:136->src/conv1.cpp:62) [409]  (1.085 ns)

 <State 121>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr', src/conv1.cpp:146->src/conv1.cpp:62) [412]  (0.000 ns)
	bus request operation ('empty_427', src/conv1.cpp:146->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:146->src/conv1.cpp:62) [413]  (7.300 ns)

 <State 122>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln146', src/conv1.cpp:146->src/conv1.cpp:62) to 'conv1_Pipeline_3' [414]  (1.237 ns)

 <State 123>: 0.000ns
The critical path consists of the following:

 <State 124>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_428', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [425]  (7.300 ns)

 <State 125>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_428', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [425]  (7.300 ns)

 <State 126>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_428', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [425]  (7.300 ns)

 <State 127>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_428', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [425]  (7.300 ns)

 <State 128>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_428', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [425]  (7.300 ns)

 <State 129>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr_1', src/conv1.cpp:146->src/conv1.cpp:62) [435]  (0.000 ns)
	bus request operation ('empty_429', src/conv1.cpp:146->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:146->src/conv1.cpp:62) [436]  (7.300 ns)

 <State 130>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln146', src/conv1.cpp:146->src/conv1.cpp:62) to 'conv1_Pipeline_5' [437]  (1.237 ns)

 <State 131>: 0.000ns
The critical path consists of the following:

 <State 132>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_430', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [438]  (7.300 ns)

 <State 133>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_430', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [438]  (7.300 ns)

 <State 134>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_430', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [438]  (7.300 ns)

 <State 135>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_430', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [438]  (7.300 ns)

 <State 136>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_430', src/conv1.cpp:133->src/conv1.cpp:62) on port 'i2' (src/conv1.cpp:133->src/conv1.cpp:62) [438]  (7.300 ns)

 <State 137>: 0.797ns
The critical path consists of the following:
	'phi' operation ('o', src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62) with incoming values : ('add_ln69', src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62) [446]  (0.000 ns)
	'icmp' operation ('icmp_ln69', src/conv1.cpp:69->src/conv1.cpp:149->src/conv1.cpp:62) [447]  (0.797 ns)

 <State 138>: 2.026ns
The critical path consists of the following:
	'phi' operation ('h', src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62) with incoming values : ('add_ln70', src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62) [460]  (0.000 ns)
	'add' operation ('add_ln70_1', src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62) [465]  (0.773 ns)
	'call' operation ('call_ln70', src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62) to 'conv1_Pipeline_BW' [469]  (1.237 ns)
	blocking operation 0.016 ns on control path)

 <State 139>: 0.797ns
The critical path consists of the following:
	'or' operation ('or_ln70', src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62) [470]  (0.000 ns)
	'icmp' operation ('icmp_ln70_1', src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62) [474]  (0.797 ns)

 <State 140>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln70', src/conv1.cpp:70->src/conv1.cpp:149->src/conv1.cpp:62) to 'conv1_Pipeline_BW8' [477]  (1.237 ns)

 <State 141>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
