// Seed: 785079928
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6
);
  logic id_8 = id_0;
  module_2 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_1 (
    output tri   id_0,
    output wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    output wire  id_4
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_4,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_2 = 0;
  tri0 id_6 = -1;
endmodule
module module_2 (
    output wor id_0,
    input  tri id_1
);
  wire id_3;
endmodule
