
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.65

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.35 fmax = 424.69

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency y[10]$_SDFFE_PP0P_/CLK ^
  -0.23 target latency y[10]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.33    0.56 ^ y[6]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net30 (net)
                  0.08    0.00    0.56 ^ _192_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.61 v _192_/Y (sky130_fd_sc_hd__nand2_1)
                                         _026_ (net)
                  0.03    0.00    0.61 v _193_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    0.66 ^ _193_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _005_ (net)
                  0.06    0.00    0.66 ^ y[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.23   clock reconvergence pessimism
                         -0.03    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 v input16/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     8    0.03    0.23    0.56    0.76 v input16/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net15 (net)
                  0.23    0.00    0.76 v _121_/B (sky130_fd_sc_hd__nor4_2)
     6    0.02    0.61    0.63    1.39 ^ _121_/Y (sky130_fd_sc_hd__nor4_2)
                                         _060_ (net)
                  0.61    0.00    1.39 ^ _124_/B (sky130_fd_sc_hd__nand4_1)
     3    0.01    0.21    0.26    1.65 v _124_/Y (sky130_fd_sc_hd__nand4_1)
                                         _063_ (net)
                  0.21    0.00    1.65 v _125_/A4 (sky130_fd_sc_hd__o41a_1)
     4    0.01    0.12    0.43    2.08 v _125_/X (sky130_fd_sc_hd__o41a_1)
                                         _064_ (net)
                  0.12    0.00    2.08 v _184_/B (sky130_fd_sc_hd__nand2b_1)
     4    0.01    0.15    0.17    2.25 ^ _184_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _019_ (net)
                  0.15    0.00    2.25 ^ _189_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.09    0.10    2.36 v _189_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _024_ (net)
                  0.09    0.00    2.36 v _190_/B1 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.12    2.48 v _190_/X (sky130_fd_sc_hd__o31a_1)
                                         _004_ (net)
                  0.05    0.00    2.48 v y[5]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.48   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.23 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.11    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  2.65   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 v input16/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     8    0.03    0.23    0.56    0.76 v input16/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net15 (net)
                  0.23    0.00    0.76 v _121_/B (sky130_fd_sc_hd__nor4_2)
     6    0.02    0.61    0.63    1.39 ^ _121_/Y (sky130_fd_sc_hd__nor4_2)
                                         _060_ (net)
                  0.61    0.00    1.39 ^ _124_/B (sky130_fd_sc_hd__nand4_1)
     3    0.01    0.21    0.26    1.65 v _124_/Y (sky130_fd_sc_hd__nand4_1)
                                         _063_ (net)
                  0.21    0.00    1.65 v _125_/A4 (sky130_fd_sc_hd__o41a_1)
     4    0.01    0.12    0.43    2.08 v _125_/X (sky130_fd_sc_hd__o41a_1)
                                         _064_ (net)
                  0.12    0.00    2.08 v _184_/B (sky130_fd_sc_hd__nand2b_1)
     4    0.01    0.15    0.17    2.25 ^ _184_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _019_ (net)
                  0.15    0.00    2.25 ^ _189_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.09    0.10    2.36 v _189_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _024_ (net)
                  0.09    0.00    2.36 v _190_/B1 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.12    2.48 v _190_/X (sky130_fd_sc_hd__o31a_1)
                                         _004_ (net)
                  0.05    0.00    2.48 v y[5]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.48   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.23 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.11    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  2.65   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.685754656791687

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4614

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.015771940350532532

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7487

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: y[5]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.31    0.54 v y[5]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.09    0.63 ^ _161_/Y (sky130_fd_sc_hd__nand2_1)
   0.25    0.87 ^ _186_/Y (sky130_fd_sc_hd__nor4b_1)
   0.11    0.98 v _189_/Y (sky130_fd_sc_hd__a22oi_1)
   0.12    1.10 v _190_/X (sky130_fd_sc_hd__o31a_1)
   0.00    1.10 v y[5]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.10   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.23 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.23   clock reconvergence pessimism
  -0.11    5.12   library setup time
           5.12   data required time
---------------------------------------------------------
           5.12   data required time
          -1.10   data arrival time
---------------------------------------------------------
           4.02   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    0.56 ^ y[6]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.61 v _192_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    0.66 ^ _193_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.66 ^ y[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.66   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.23   clock reconvergence pessimism
  -0.03    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.66   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2336

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2341

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.4765

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.6453

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
106.816071

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.39e-05   1.03e-06   7.33e-11   7.50e-05  35.3%
Combinational          2.51e-05   2.58e-05   2.66e-10   5.09e-05  24.0%
Clock                  5.57e-05   3.08e-05   2.28e-11   8.65e-05  40.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.55e-04   5.77e-05   3.62e-10   2.12e-04 100.0%
                          72.9%      27.1%       0.0%
