#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jul 13 19:40:54 2022
# Process ID: 1692220
# Current directory: /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1
# Command line: vivado -log design_1_4c_2h_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_4c_2h_wrapper.tcl -notrace
# Log file: /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/design_1_4c_2h_wrapper.vdi
# Journal file: /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/vivado.jou
# Running On: goossens-Precision-5530, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 6, Host memory: 33291 MB
#-----------------------------------------------------------
source design_1_4c_2h_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_4c_2h_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_axi_bram_ctrl_0_0/design_1_4c_2h_axi_bram_ctrl_0_0.dcp' for cell 'design_1_4c_2h_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_axi_bram_ctrl_0_1/design_1_4c_2h_axi_bram_ctrl_0_1.dcp' for cell 'design_1_4c_2h_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_axi_bram_ctrl_0_2/design_1_4c_2h_axi_bram_ctrl_0_2.dcp' for cell 'design_1_4c_2h_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_axi_bram_ctrl_0_3/design_1_4c_2h_axi_bram_ctrl_0_3.dcp' for cell 'design_1_4c_2h_i/axi_bram_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_blk_mem_gen_0_0/design_1_4c_2h_blk_mem_gen_0_0.dcp' for cell 'design_1_4c_2h_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_blk_mem_gen_0_1/design_1_4c_2h_blk_mem_gen_0_1.dcp' for cell 'design_1_4c_2h_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_blk_mem_gen_0_2/design_1_4c_2h_blk_mem_gen_0_2.dcp' for cell 'design_1_4c_2h_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_blk_mem_gen_0_3/design_1_4c_2h_blk_mem_gen_0_3.dcp' for cell 'design_1_4c_2h_i/blk_mem_gen_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_multihart_ip_0_8/design_1_4c_2h_multihart_ip_0_8.dcp' for cell 'design_1_4c_2h_i/multihart_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_multihart_ip_0_9/design_1_4c_2h_multihart_ip_0_9.dcp' for cell 'design_1_4c_2h_i/multihart_ip_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_multihart_ip_0_10/design_1_4c_2h_multihart_ip_0_10.dcp' for cell 'design_1_4c_2h_i/multihart_ip_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_multihart_ip_0_11/design_1_4c_2h_multihart_ip_0_11.dcp' for cell 'design_1_4c_2h_i/multihart_ip_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_processing_system7_0_0/design_1_4c_2h_processing_system7_0_0.dcp' for cell 'design_1_4c_2h_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_rst_ps7_0_100M_0/design_1_4c_2h_rst_ps7_0_100M_0.dcp' for cell 'design_1_4c_2h_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_xbar_1/design_1_4c_2h_xbar_1.dcp' for cell 'design_1_4c_2h_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_auto_pc_0/design_1_4c_2h_auto_pc_0.dcp' for cell 'design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_auto_pc_1/design_1_4c_2h_auto_pc_1.dcp' for cell 'design_1_4c_2h_i/axi_interconnect_0/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_auto_pc_2/design_1_4c_2h_auto_pc_2.dcp' for cell 'design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_auto_pc_3/design_1_4c_2h_auto_pc_3.dcp' for cell 'design_1_4c_2h_i/axi_interconnect_0/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_auto_pc_4/design_1_4c_2h_auto_pc_4.dcp' for cell 'design_1_4c_2h_i/axi_interconnect_0/s04_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2910.895 ; gain = 0.000 ; free physical = 12051 ; free virtual = 19158
INFO: [Netlist 29-17] Analyzing 2130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_processing_system7_0_0/design_1_4c_2h_processing_system7_0_0.xdc] for cell 'design_1_4c_2h_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_processing_system7_0_0/design_1_4c_2h_processing_system7_0_0.xdc] for cell 'design_1_4c_2h_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_rst_ps7_0_100M_0/design_1_4c_2h_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_4c_2h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_rst_ps7_0_100M_0/design_1_4c_2h_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_4c_2h_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_rst_ps7_0_100M_0/design_1_4c_2h_rst_ps7_0_100M_0.xdc] for cell 'design_1_4c_2h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_rst_ps7_0_100M_0/design_1_4c_2h_rst_ps7_0_100M_0.xdc] for cell 'design_1_4c_2h_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_4c_2h_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.039 ; gain = 0.000 ; free physical = 11919 ; free virtual = 19017
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances

30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3207.039 ; gain = 296.145 ; free physical = 11919 ; free virtual = 19017
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3207.039 ; gain = 0.000 ; free physical = 11909 ; free virtual = 19007

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12eab66b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3241.766 ; gain = 34.727 ; free physical = 11476 ; free virtual = 18574

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/executing_hart_V_reg_18173[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_hart_V_fu_510[0]_i_3, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/f_to_d_is_valid_V_reg_18396[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/f_state_is_full_0_6_reg_18408[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17659[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_4, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699[0]_i_2 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699[0]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_0887_fu_634[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17654[0]_i_2 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17654[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_is_valid_V_reg_18567[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/and_ln947_11_reg_18591[0]_i_3, which resulted in an inversion of 63 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[15]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[15]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[15]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[16]_INST_0_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[16]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[16]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[17]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[17]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[18]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[18]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[19]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[19]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[1]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[17]_INST_0_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[20]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[20]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[21]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[21]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[22]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[22]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[23]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[23]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[24]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[24]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[26]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[26]_INST_0_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[29]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[29]_INST_0_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[2]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[18]_INST_0_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[30]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[30]_INST_0_i_7, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[31]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[31]_i_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[5]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[21]_INST_0_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/executing_hart_V_reg_18173[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_hart_V_fu_510[0]_i_3, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/f_to_d_is_valid_V_reg_18396[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/f_state_is_full_0_6_reg_18408[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17659[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_4, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699[0]_i_2 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699[0]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_0887_fu_634[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17654[0]_i_2 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17654[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_is_valid_V_reg_18567[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/and_ln947_11_reg_18591[0]_i_3, which resulted in an inversion of 63 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[15]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[15]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[15]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[16]_INST_0_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[16]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[16]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[17]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[17]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[18]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[18]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[19]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[19]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[1]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[17]_INST_0_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[20]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[20]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[21]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[21]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[22]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[22]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[23]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[23]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[24]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[24]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[26]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[26]_INST_0_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[29]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[29]_INST_0_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[2]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[18]_INST_0_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[30]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[30]_INST_0_i_7, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[31]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[31]_i_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[5]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[21]_INST_0_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/executing_hart_V_reg_18173[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_hart_V_fu_510[0]_i_3, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/f_to_d_is_valid_V_reg_18396[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/f_state_is_full_0_6_reg_18408[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17659[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_4, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699[0]_i_2 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699[0]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_0887_fu_634[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17654[0]_i_2 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17654[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_is_valid_V_reg_18567[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/and_ln947_11_reg_18591[0]_i_3, which resulted in an inversion of 63 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[15]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[15]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[15]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[16]_INST_0_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[16]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[16]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[17]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[17]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[18]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[18]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[19]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[19]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[1]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[17]_INST_0_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[20]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[20]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[21]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[21]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[22]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[22]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[23]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[23]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[24]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[24]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[26]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[26]_INST_0_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[29]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[29]_INST_0_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[2]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[18]_INST_0_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[30]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[30]_INST_0_i_7, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[31]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[31]_i_10, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[5]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[21]_INST_0_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/executing_hart_V_reg_18173[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_hart_V_fu_510[0]_i_3, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/f_to_d_is_valid_V_reg_18396[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/f_state_is_full_0_6_reg_18408[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17659[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_4, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699[0]_i_2 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17699[0]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_0_0886_fu_630[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_0887_fu_634[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17654[0]_i_2 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17654[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_is_valid_V_reg_18567[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/and_ln947_11_reg_18591[0]_i_3, which resulted in an inversion of 63 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[15]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[15]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[15]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[0]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[16]_INST_0_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[16]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[16]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[17]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[17]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[18]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[18]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_2_reg_18778[19]_i_1 into driver instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ip_data_ram_Din_A[19]_INST_0_i_2, which resulted in an inversion of 3 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 8 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b463dca6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3496.781 ; gain = 0.000 ; free physical = 11285 ; free virtual = 18384
INFO: [Opt 31-389] Phase Retarget created 170 cells and removed 365 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 18 load pin(s).
Phase 2 Constant propagation | Checksum: 15ca18ffe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3496.781 ; gain = 0.000 ; free physical = 11285 ; free virtual = 18385
INFO: [Opt 31-389] Phase Constant propagation created 392 cells and removed 901 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1203663cd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3496.781 ; gain = 0.000 ; free physical = 11273 ; free virtual = 18391
INFO: [Opt 31-389] Phase Sweep created 72 cells and removed 991 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1203663cd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3528.797 ; gain = 32.016 ; free physical = 11275 ; free virtual = 18391
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1203663cd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3528.797 ; gain = 32.016 ; free physical = 11275 ; free virtual = 18391
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 147c47e52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3528.797 ; gain = 32.016 ; free physical = 11275 ; free virtual = 18391
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             170  |             365  |                                              0  |
|  Constant propagation         |             392  |             901  |                                              0  |
|  Sweep                        |              72  |             991  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3528.797 ; gain = 0.000 ; free physical = 11275 ; free virtual = 18391
Ending Logic Optimization Task | Checksum: 15a7017f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3528.797 ; gain = 32.016 ; free physical = 11275 ; free virtual = 18391

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 136 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 4 Total Ports: 272
Ending PowerOpt Patch Enables Task | Checksum: ce61ee6a

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4095.762 ; gain = 0.000 ; free physical = 11143 ; free virtual = 18241
Ending Power Optimization Task | Checksum: ce61ee6a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 4095.762 ; gain = 566.965 ; free physical = 11215 ; free virtual = 18313

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ce61ee6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4095.762 ; gain = 0.000 ; free physical = 11215 ; free virtual = 18313

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4095.762 ; gain = 0.000 ; free physical = 11215 ; free virtual = 18313
Ending Netlist Obfuscation Task | Checksum: 157f0a88a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4095.762 ; gain = 0.000 ; free physical = 11215 ; free virtual = 18313
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 4095.762 ; gain = 888.723 ; free physical = 11215 ; free virtual = 18313
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4103.766 ; gain = 0.000 ; free physical = 11213 ; free virtual = 18313
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/design_1_4c_2h_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_4c_2h_wrapper_drc_opted.rpt -pb design_1_4c_2h_wrapper_drc_opted.pb -rpx design_1_4c_2h_wrapper_drc_opted.rpx
Command: report_drc -file design_1_4c_2h_wrapper_drc_opted.rpt -pb design_1_4c_2h_wrapper_drc_opted.pb -rpx design_1_4c_2h_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/design_1_4c_2h_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 11053 ; free virtual = 18163
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b694463a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 11053 ; free virtual = 18163
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 11053 ; free virtual = 18163

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4ed07673

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 11102 ; free virtual = 18212

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c3b7c74a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 11029 ; free virtual = 18137

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c3b7c74a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 11029 ; free virtual = 18137
Phase 1 Placer Initialization | Checksum: c3b7c74a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 11036 ; free virtual = 18145

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19d1fb23b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10969 ; free virtual = 18078

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19188a57d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10962 ; free virtual = 18071

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19188a57d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10962 ; free virtual = 18071

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 508 LUTNM shape to break, 841 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 146, two critical 362, total 508, new lutff created 22
INFO: [Physopt 32-1138] End 1 Pass. Optimized 804 nets or LUTs. Breaked 508 LUTs, combined 296 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10929 ; free virtual = 18057
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10929 ; free virtual = 18057

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          508  |            296  |                   804  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          508  |            296  |                   804  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 186fb272b

Time (s): cpu = 00:02:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10927 ; free virtual = 18039
Phase 2.4 Global Placement Core | Checksum: 1711b2409

Time (s): cpu = 00:02:48 ; elapsed = 00:00:51 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10916 ; free virtual = 18028
Phase 2 Global Placement | Checksum: 1711b2409

Time (s): cpu = 00:02:48 ; elapsed = 00:00:51 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10945 ; free virtual = 18057

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f3703bfb

Time (s): cpu = 00:02:59 ; elapsed = 00:00:53 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10949 ; free virtual = 18061

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bf39dbed

Time (s): cpu = 00:03:19 ; elapsed = 00:00:59 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10930 ; free virtual = 18040

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ddba8394

Time (s): cpu = 00:03:21 ; elapsed = 00:01:00 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10929 ; free virtual = 18040

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11677771a

Time (s): cpu = 00:03:21 ; elapsed = 00:01:00 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10929 ; free virtual = 18040

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 173a3ada7

Time (s): cpu = 00:03:49 ; elapsed = 00:01:12 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10932 ; free virtual = 18043

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 160bdebe5

Time (s): cpu = 00:04:14 ; elapsed = 00:01:35 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10860 ; free virtual = 17995

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10e7447d2

Time (s): cpu = 00:04:17 ; elapsed = 00:01:37 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10839 ; free virtual = 17993

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1df3cc89d

Time (s): cpu = 00:04:18 ; elapsed = 00:01:38 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10822 ; free virtual = 17981

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 186d303c4

Time (s): cpu = 00:04:53 ; elapsed = 00:01:51 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10847 ; free virtual = 17970
Phase 3 Detail Placement | Checksum: 186d303c4

Time (s): cpu = 00:04:54 ; elapsed = 00:01:51 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10847 ; free virtual = 17970

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c17ff465

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.331 | TNS=-131354.274 |
Phase 1 Physical Synthesis Initialization | Checksum: 218b0d67a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10847 ; free virtual = 17985
INFO: [Place 46-33] Processed net design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17e143d7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10846 ; free virtual = 17984
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c17ff465

Time (s): cpu = 00:05:25 ; elapsed = 00:02:00 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10846 ; free virtual = 17984

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.345. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 151823ba8

Time (s): cpu = 00:06:00 ; elapsed = 00:02:20 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10883 ; free virtual = 17984

Time (s): cpu = 00:06:00 ; elapsed = 00:02:20 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10883 ; free virtual = 17984
Phase 4.1 Post Commit Optimization | Checksum: 151823ba8

Time (s): cpu = 00:06:01 ; elapsed = 00:02:20 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10884 ; free virtual = 17985

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 151823ba8

Time (s): cpu = 00:06:01 ; elapsed = 00:02:21 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10884 ; free virtual = 17985

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 151823ba8

Time (s): cpu = 00:06:02 ; elapsed = 00:02:21 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10887 ; free virtual = 17985
Phase 4.3 Placer Reporting | Checksum: 151823ba8

Time (s): cpu = 00:06:02 ; elapsed = 00:02:21 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10887 ; free virtual = 17985

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10887 ; free virtual = 17985

Time (s): cpu = 00:06:02 ; elapsed = 00:02:21 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10887 ; free virtual = 17985
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17420b511

Time (s): cpu = 00:06:02 ; elapsed = 00:02:22 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10887 ; free virtual = 17985
Ending Placer Task | Checksum: 1264f1458

Time (s): cpu = 00:06:03 ; elapsed = 00:02:22 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10887 ; free virtual = 17985
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:06 ; elapsed = 00:02:23 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10965 ; free virtual = 18063
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10866 ; free virtual = 18061
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/design_1_4c_2h_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10947 ; free virtual = 18069
INFO: [runtcl-4] Executing : report_io -file design_1_4c_2h_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10926 ; free virtual = 18048
INFO: [runtcl-4] Executing : report_utilization -file design_1_4c_2h_wrapper_utilization_placed.rpt -pb design_1_4c_2h_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_4c_2h_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10935 ; free virtual = 18055
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 21.98s |  WALL: 5.71s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10910 ; free virtual = 18029

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.383 | TNS=-109407.047 |
Phase 1 Physical Synthesis Initialization | Checksum: 16978c83f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10860 ; free virtual = 18004
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.383 | TNS=-109407.047 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16978c83f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10860 ; free virtual = 18004

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.383 | TNS=-109407.047 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[61].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[61]
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.345 | TNS=-109406.901 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.334 | TNS=-109405.126 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.332 | TNS=-109401.415 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][55]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_2__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_2__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.327 | TNS=-109395.463 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[58]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[54]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[50]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[46]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[42]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[38]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[30]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[22]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[18]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.301 | TNS=-109393.251 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.297 | TNS=-109390.909 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.285 | TNS=-109391.243 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][55]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.284 | TNS=-109389.141 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.282 | TNS=-109389.068 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.278 | TNS=-109387.584 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.275 | TNS=-109386.230 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.273 | TNS=-109386.281 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.266 | TNS=-109383.727 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.256 | TNS=-109383.589 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.253 | TNS=-109382.534 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Rewired (signal push) design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.250 | TNS=-109381.428 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[60].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[60]
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.249 | TNS=-109380.955 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.235 | TNS=-109379.645 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.229 | TNS=-109373.228 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.229 | TNS=-109372.028 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.225 | TNS=-109369.175 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[11].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[11]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.225 | TNS=-109368.681 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.212 | TNS=-109366.949 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.209 | TNS=-109366.949 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.208 | TNS=-109363.951 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[10].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[10]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.202 | TNS=-109363.013 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.199 | TNS=-109362.867 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[7].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[7]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.190 | TNS=-109363.653 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[9].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[9]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.185 | TNS=-109364.119 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.183 | TNS=-109361.885 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[61].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[61]
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.181 | TNS=-109361.514 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_0_0890_fu_998_reg[1][1].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_V_reg_17671[1]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_0_0890_fu_998_reg[1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.180 | TNS=-109361.077 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.177 | TNS=-109360.626 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[56].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[56]
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.172 | TNS=-109360.655 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.164 | TNS=-109358.014 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.159 | TNS=-109357.388 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[59].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[59]
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[59]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.158 | TNS=-109356.915 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_3__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.154 | TNS=-109356.064 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.154 | TNS=-109354.442 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_0_0890_fu_998_reg[1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.148 | TNS=-109353.976 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[5]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.145 | TNS=-109353.408 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.143 | TNS=-109352.448 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.137 | TNS=-109352.128 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.136 | TNS=-109348.817 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.133 | TNS=-109348.155 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.132 | TNS=-109345.230 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.130 | TNS=-109344.859 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_0_0890_fu_998_reg[1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.128 | TNS=-109345.143 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.124 | TNS=-109325.156 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_rewire_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.123 | TNS=-109324.261 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[6]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.120 | TNS=-109322.427 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.117 | TNS=-109322.275 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_3__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.117 | TNS=-109314.584 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.102 | TNS=-109314.344 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.099 | TNS=-109310.269 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.085 | TNS=-109307.330 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[57].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[57]
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.076 | TNS=-109307.206 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_4__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_4__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.070 | TNS=-109305.423 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.052 | TNS=-109303.845 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.040 | TNS=-109301.684 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[58].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[58]
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.039 | TNS=-109301.473 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_3__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.022 | TNS=-109300.454 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.020 | TNS=-109299.981 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[56]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[54]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[50]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[46]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[42]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[38]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[30]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[22]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[18]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[7].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[7]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.019 | TNS=-109298.548 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[6]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.007 | TNS=-109296.394 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.997 | TNS=-109295.295 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.992 | TNS=-109293.949 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.988 | TNS=-109292.727 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.986 | TNS=-109292.523 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.984 | TNS=-109288.143 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.981 | TNS=-109287.575 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_4__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_4__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.977 | TNS=-109283.916 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.977 | TNS=-109283.734 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.973 | TNS=-109283.967 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_0_0890_fu_998_reg[1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.966 | TNS=-109283.079 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.966 | TNS=-109282.715 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.961 | TNS=-109280.430 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.954 | TNS=-109273.962 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[5]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.952 | TNS=-109273.962 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.946 | TNS=-109272.369 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.943 | TNS=-109272.471 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.939 | TNS=-109271.154 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_rewire_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.938 | TNS=-109270.877 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_3__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.937 | TNS=-109267.712 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.934 | TNS=-109267.930 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.931 | TNS=-109266.904 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.931 | TNS=-109266.904 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.923 | TNS=-109260.727 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[4].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[4]_i_1
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.922 | TNS=-109260.036 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[12]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.922 | TNS=-109242.217 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_to_i_is_valid_V_2_reg_2195[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.918 | TNS=-109227.462 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.912 | TNS=-109226.617 |
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.912 | TNS=-109218.687 |
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[44].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[44]
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.908 | TNS=-109218.468 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.898 | TNS=-109217.654 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_3__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.893 | TNS=-109208.006 |
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.893 | TNS=-109202.774 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-242] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Rewired (signal push) design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_rewire_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[14]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[58].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[58]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][55]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_comp.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp_1.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp_1.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_comp_3.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_3_fu_986[5].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_3_fu_986_reg[5]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[5].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[5]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[60].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[60]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_3_comp.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp_1.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_comp.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_comp.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[13]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[13]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_comp.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[8].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[8]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[5].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[5]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_comp.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[3].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[3]
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_comp.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[61].  Re-placed instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[61]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[12].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[12]_i_1
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[2].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[2]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[5]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[5]_i_1
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[59].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[59]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[54].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[54]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[60].  Re-placed instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[60]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[4].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[4]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[6].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[6]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[17].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[17]
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[9].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[9]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[6]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[6]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_4_comp.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[10]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[10]_i_1
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[61].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[61]
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[49].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[49]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[56]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[54]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[50]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[46]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[42]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[38]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[30]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[22]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[18]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_2_comp.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_3__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_3__0_comp.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[0].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg[0]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[0].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[0]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[13].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[13]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_comp.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_comp_1.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[6].  Re-placed instance design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/a_reg_17719[6]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[13]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[13]_i_1
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[15].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[15]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[22].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[22]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[14].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[14]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_3_fu_986[15].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_3_fu_986_reg[15]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_3_fu_986[2].  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv2_3_fu_986_reg[2]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[7].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[7]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[13]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_to_m_address_V_1_fu_9397_p3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[13]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[13]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/d_to_i_is_valid_V_2_reg_2195[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[13]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_41_fu_9309_p2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_sig_allocacmp_e_from_i_rv1_load[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[12].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[12]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[16].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[16]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[23].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[23]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[20].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[20]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_974_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_to_m_address_V_1_fu_9397_p3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[7]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[7]_i_1
Phase 3 Critical Path Optimization | Checksum: 16978c83f

Time (s): cpu = 00:02:05 ; elapsed = 00:00:38 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10845 ; free virtual = 17974

Phase 4 Critical Path Optimization
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[19].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[19]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[1].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[1]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[24].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[24]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_comp.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_comp.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][55]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_4_comp.
INFO: [Common 17-14] Message 'Physopt 32-710' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[58]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[54]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[50]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[46]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[42]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[38]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[30]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[22]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[18]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][55]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[8]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[8]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[56]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[54]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[50]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[46]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[42]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[38]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[30]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[22]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[18]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_fu_3689_p4.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[9]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[9]_i_1
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[26].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[26]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][55]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[10]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[10]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[3]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[3]_i_1
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[25].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[25]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[28].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[28]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[0].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg[0]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[12]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[12]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[18].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[18]
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[21].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[21]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/user_resp/pop.  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_3
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[29].  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982_reg[29]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_to_m_address_V_1_fu_9397_p3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[5]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[5]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_to_m_address_V_1_fu_9397_p3[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[12]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[12]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[13]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[13]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_3/inst/control_s_axi_U/int_ip_code_ram/q0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/p_1475_in.  Re-placed instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_1
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717[57].  Re-placed instance design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/gmem_addr_7_reg_18717_reg[57]
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_41_fu_9309_p2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_sig_allocacmp_e_from_i_rv1_load[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U99/tmp_20_fu_13022_p34[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U99/mux_3_2__7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result_18_fu_982[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_18_fu_982[31]_i_7_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_18_fu_982[31]_i_7
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[4]_i_1_n_0.  Re-placed instance design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_load_reg_17625[4]_i_1
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U99/mux_1_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_23_fu_1374[31]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/data_ram_read_reg_296_reg[63]_0[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_enable_reg_pp0_iter3. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 16978c83f

Time (s): cpu = 00:02:34 ; elapsed = 00:00:46 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10848 ; free virtual = 17977
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10849 ; free virtual = 17978
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.585 | TNS=-108784.276 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.798  |        622.771  |            0  |              0  |                   200  |           0  |           2  |  00:00:42  |
|  Total          |          0.798  |        622.771  |            0  |              0  |                   200  |           0  |           3  |  00:00:42  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10849 ; free virtual = 17978
Ending Physical Synthesis Task | Checksum: 1f24cd972

Time (s): cpu = 00:02:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10849 ; free virtual = 17979
INFO: [Common 17-83] Releasing license: Implementation
913 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10890 ; free virtual = 18022
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10793 ; free virtual = 18018
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/design_1_4c_2h_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10869 ; free virtual = 18019
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9823204e ConstDB: 0 ShapeSum: c645d4a8 RouteDB: 0
Post Restoration Checksum: NetGraph: 914827b1 NumContArr: b08a7e02 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 141d2a5b3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10744 ; free virtual = 17895

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 141d2a5b3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10711 ; free virtual = 17862

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 141d2a5b3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10708 ; free virtual = 17860
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18076c0ee

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10642 ; free virtual = 17793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.376 | TNS=-96964.701| WHS=-0.238 | THS=-282.943|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 60539
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 60539
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1193a8d30

Time (s): cpu = 00:01:26 ; elapsed = 00:00:37 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10657 ; free virtual = 17807

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1193a8d30

Time (s): cpu = 00:01:27 ; elapsed = 00:00:37 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10657 ; free virtual = 17807
Phase 3 Initial Routing | Checksum: 2027ff16f

Time (s): cpu = 00:02:06 ; elapsed = 00:00:46 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10631 ; free virtual = 17781
INFO: [Route 35-580] Design has 510 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                              |
+====================+===================+==================================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_phi_reg_pp0_iter1_d_state_d_i_type_V_reg_2269_reg[0]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_phi_reg_pp0_iter1_d_state_d_i_type_V_reg_2269_reg[2]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_phi_reg_pp0_iter1_d_state_d_i_type_V_reg_2269_reg[1]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_4c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_phi_reg_pp0_iter1_d_to_i_is_valid_V_reg_2351_reg[0]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/is_reg_computed_0_4_0_fu_1054_reg[0]/D                    |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20503
 Number of Nodes with overlaps = 4965
 Number of Nodes with overlaps = 2044
 Number of Nodes with overlaps = 730
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.689 | TNS=-145293.816| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e8a91cbb

Time (s): cpu = 00:05:09 ; elapsed = 00:02:36 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10643 ; free virtual = 17788

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8411
 Number of Nodes with overlaps = 2321
 Number of Nodes with overlaps = 637
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.690 | TNS=-147364.815| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 150d670d8

Time (s): cpu = 00:08:06 ; elapsed = 00:04:22 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10636 ; free virtual = 17777
Phase 4 Rip-up And Reroute | Checksum: 150d670d8

Time (s): cpu = 00:08:06 ; elapsed = 00:04:22 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10636 ; free virtual = 17777

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18d852822

Time (s): cpu = 00:08:13 ; elapsed = 00:04:24 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10635 ; free virtual = 17776
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.689 | TNS=-142274.206| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1011b048c

Time (s): cpu = 00:08:14 ; elapsed = 00:04:24 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10628 ; free virtual = 17770

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1011b048c

Time (s): cpu = 00:08:14 ; elapsed = 00:04:25 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10628 ; free virtual = 17770
Phase 5 Delay and Skew Optimization | Checksum: 1011b048c

Time (s): cpu = 00:08:15 ; elapsed = 00:04:25 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10628 ; free virtual = 17770

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 84f47c5f

Time (s): cpu = 00:08:22 ; elapsed = 00:04:27 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10628 ; free virtual = 17769
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.647 | TNS=-142148.565| WHS=-0.024 | THS=-0.045 |

Phase 6.1 Hold Fix Iter | Checksum: 12a983ff0

Time (s): cpu = 00:08:23 ; elapsed = 00:04:28 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10628 ; free virtual = 17769
Phase 6 Post Hold Fix | Checksum: a957fbec

Time (s): cpu = 00:08:23 ; elapsed = 00:04:28 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10628 ; free virtual = 17769

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.3675 %
  Global Horizontal Routing Utilization  = 29.7762 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y57 -> INT_R_X39Y57
   INT_R_X49Y26 -> INT_R_X49Y26
   INT_R_X49Y23 -> INT_R_X49Y23
   INT_L_X62Y19 -> INT_L_X62Y19
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y122 -> INT_L_X42Y122
   INT_R_X57Y111 -> INT_R_X57Y111
   INT_L_X28Y64 -> INT_L_X28Y64
   INT_L_X30Y64 -> INT_L_X30Y64
   INT_L_X28Y63 -> INT_L_X28Y63
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X50Y124 -> INT_L_X50Y124
   INT_L_X54Y124 -> INT_L_X54Y124
   INT_L_X52Y123 -> INT_L_X52Y123
   INT_R_X53Y123 -> INT_R_X53Y123
   INT_L_X58Y123 -> INT_L_X58Y123
West Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y124 -> INT_L_X38Y124
   INT_R_X55Y113 -> INT_R_X55Y113
   INT_L_X56Y113 -> INT_L_X56Y113
   INT_L_X24Y59 -> INT_L_X24Y59
   INT_L_X30Y59 -> INT_L_X30Y59

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.75

Phase 7 Route finalize | Checksum: 159b82b66

Time (s): cpu = 00:08:23 ; elapsed = 00:04:28 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10628 ; free virtual = 17769

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 159b82b66

Time (s): cpu = 00:08:24 ; elapsed = 00:04:28 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10628 ; free virtual = 17769

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20125224d

Time (s): cpu = 00:08:29 ; elapsed = 00:04:32 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10621 ; free virtual = 17761

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d6d86a91

Time (s): cpu = 00:08:37 ; elapsed = 00:04:34 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10636 ; free virtual = 17776
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.647 | TNS=-142148.565| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d6d86a91

Time (s): cpu = 00:08:37 ; elapsed = 00:04:35 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10636 ; free virtual = 17776
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:37 ; elapsed = 00:04:35 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10710 ; free virtual = 17850

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
932 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:05 ; elapsed = 00:04:42 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10710 ; free virtual = 17850
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10588 ; free virtual = 17845
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/design_1_4c_2h_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10658 ; free virtual = 17826
INFO: [runtcl-4] Executing : report_drc -file design_1_4c_2h_wrapper_drc_routed.rpt -pb design_1_4c_2h_wrapper_drc_routed.pb -rpx design_1_4c_2h_wrapper_drc_routed.rpx
Command: report_drc -file design_1_4c_2h_wrapper_drc_routed.rpt -pb design_1_4c_2h_wrapper_drc_routed.pb -rpx design_1_4c_2h_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/design_1_4c_2h_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10615 ; free virtual = 17783
INFO: [runtcl-4] Executing : report_methodology -file design_1_4c_2h_wrapper_methodology_drc_routed.rpt -pb design_1_4c_2h_wrapper_methodology_drc_routed.pb -rpx design_1_4c_2h_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_4c_2h_wrapper_methodology_drc_routed.rpt -pb design_1_4c_2h_wrapper_methodology_drc_routed.pb -rpx design_1_4c_2h_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/impl_1/design_1_4c_2h_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:38 ; elapsed = 00:00:08 . Memory (MB): peak = 4207.816 ; gain = 0.000 ; free physical = 10554 ; free virtual = 17769
INFO: [runtcl-4] Executing : report_power -file design_1_4c_2h_wrapper_power_routed.rpt -pb design_1_4c_2h_wrapper_power_summary_routed.pb -rpx design_1_4c_2h_wrapper_power_routed.rpx
Command: report_power -file design_1_4c_2h_wrapper_power_routed.rpt -pb design_1_4c_2h_wrapper_power_summary_routed.pb -rpx design_1_4c_2h_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
944 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 4232.828 ; gain = 25.012 ; free physical = 10358 ; free virtual = 17645
INFO: [runtcl-4] Executing : report_route_status -file design_1_4c_2h_wrapper_route_status.rpt -pb design_1_4c_2h_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_4c_2h_wrapper_timing_summary_routed.rpt -pb design_1_4c_2h_wrapper_timing_summary_routed.pb -rpx design_1_4c_2h_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_4c_2h_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_4c_2h_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_4c_2h_wrapper_bus_skew_routed.rpt -pb design_1_4c_2h_wrapper_bus_skew_routed.pb -rpx design_1_4c_2h_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_4c_2h_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_4c_2h_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 4608.504 ; gain = 375.676 ; free physical = 10321 ; free virtual = 17578
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 19:51:32 2022...
