AArch64 S+dmb.sttp+ctrl_asynctagfault
Variant=memtag,async
{
0:X0=x:red; 0:X1=x:green; 0:X3=y:green;
1:X1=x:red; 1:X3=y:green;
}
 P0          |P1           ;
 STG X0,[X1] |L1:          ;
 DMB ST      | LDR W2,[X3] ;
 MOV W2,#1   | CBZ W2,L1   ;
 STR W2,[X3] | MOV W0,#1   ;
             | STR W0,[X1] ;
             |L0:          ;
exists 1:X2=1 /\ TFSR_ELx=1
