<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Shared RISC-V intrinsics"><title>core::core_arch::riscv_shared - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-2fcac8296ac587d8.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="" data-rustdoc-version="1.72.0-nightly (b2b34bd83 2023-06-06)" data-search-js="search-4926e5fc22a5646a.js" data-settings-js="settings-de11bff964e9d4e5.js" data-settings-css="settings-8c76f75bfb6bd192.css" data-theme-light-css="light-0f8c037637f9eb3e.css" data-theme-dark-css="dark-1097f8e92a01e3cf.css" data-theme-ayu-css="ayu-614652228113ac93.css" ></div><script src="../../../static.files/storage-62ce34ea385b278a.js"></script><script defer src="../../../static.files/main-48600a9606eff342.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../../../static.files/light-0f8c037637f9eb3e.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../../../static.files/dark-1097f8e92a01e3cf.css"><link rel="stylesheet" href="../../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"><script src="/stdrs_dev_script/nav.js"></script>
</head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../core/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../../../core/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">Module riscv_shared</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li><li><a href="#functions">Functions</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press â€˜Sâ€™ to search, â€˜?â€™ for more optionsâ€¦" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">core</a>::<wbr><a href="../index.html">core_arch</a>::<wbr><a class="mod" href="#">riscv_shared</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../../src/core/stdarch/crates/core_arch/src/riscv_shared/mod.rs.html#1-760">source</a> Â· <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><span class="item-info"><div class="stab unstable"><span class="emoji">ðŸ”¬</span><span>This is a nightly-only experimental API. (<code>stdsimd</code>&nbsp;<a href="https://github.com/rust-lang/rust/issues/48556">#48556</a>)</span></div></span><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Shared RISC-V intrinsics</p>
</div></details><h2 id="reexports" class="small-section-header"><a href="#reexports">Re-exports</a></h2><ul class="item-table"><li><div class="item-name"><code>pub use <a class="mod" href="p/index.html" title="mod core::core_arch::riscv_shared::p">p</a>::*;</code></div><div class="desc docblock-short"><span class="stab unstable" title="">Experimental</span></div></li></ul><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="p/index.html" title="mod core::core_arch::riscv_shared::p">p</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> <span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">RISC-V Packed SIMD intrinsics; shared part.</div></li></ul><h2 id="functions" class="small-section-header"><a href="#functions">Functions</a></h2><ul class="item-table"><li><div class="item-name"><a class="fn" href="fn.fence_i.html" title="fn core::core_arch::riscv_shared::fence_i">fence_i</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Generates the <code>FENCE.I</code> instruction</div></li><li><div class="item-name"><a class="fn" href="fn.frcsr.html" title="fn core::core_arch::riscv_shared::frcsr">frcsr</a><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Reads the floating-point control and status register <code>fcsr</code></div></li><li><div class="item-name"><a class="fn" href="fn.frflags.html" title="fn core::core_arch::riscv_shared::frflags">frflags</a><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Reads the floating-point accrued exception flags register <code>fflags</code></div></li><li><div class="item-name"><a class="fn" href="fn.frrm.html" title="fn core::core_arch::riscv_shared::frrm">frrm</a><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Reads the floating-point rounding mode register <code>frm</code></div></li><li><div class="item-name"><a class="fn" href="fn.fscsr.html" title="fn core::core_arch::riscv_shared::fscsr">fscsr</a><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Swaps the floating-point control and status register <code>fcsr</code></div></li><li><div class="item-name"><a class="fn" href="fn.fsflags.html" title="fn core::core_arch::riscv_shared::fsflags">fsflags</a><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Swaps the floating-point accrued exception flags register <code>fflags</code></div></li><li><div class="item-name"><a class="fn" href="fn.fsrm.html" title="fn core::core_arch::riscv_shared::fsrm">fsrm</a><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Swaps the floating-point rounding mode register <code>frm</code></div></li><li><div class="item-name"><a class="fn" href="fn.hfence_gvma.html" title="fn core::core_arch::riscv_shared::hfence_gvma">hfence_gvma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Hypervisor memory management fence for guest physical address and virtual machine</div></li><li><div class="item-name"><a class="fn" href="fn.hfence_gvma_all.html" title="fn core::core_arch::riscv_shared::hfence_gvma_all">hfence_gvma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Hypervisor memory management fence for all virtual machines and guest physical addresses</div></li><li><div class="item-name"><a class="fn" href="fn.hfence_gvma_gaddr.html" title="fn core::core_arch::riscv_shared::hfence_gvma_gaddr">hfence_gvma_gaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Hypervisor memory management fence for guest physical address</div></li><li><div class="item-name"><a class="fn" href="fn.hfence_gvma_vmid.html" title="fn core::core_arch::riscv_shared::hfence_gvma_vmid">hfence_gvma_vmid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Hypervisor memory management fence for given virtual machine</div></li><li><div class="item-name"><a class="fn" href="fn.hfence_vvma.html" title="fn core::core_arch::riscv_shared::hfence_vvma">hfence_vvma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Hypervisor memory management fence for given guest virtual address and guest address space</div></li><li><div class="item-name"><a class="fn" href="fn.hfence_vvma_all.html" title="fn core::core_arch::riscv_shared::hfence_vvma_all">hfence_vvma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Hypervisor memory management fence for all guest address spaces and guest virtual addresses</div></li><li><div class="item-name"><a class="fn" href="fn.hfence_vvma_asid.html" title="fn core::core_arch::riscv_shared::hfence_vvma_asid">hfence_vvma_asid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Hypervisor memory management fence for given guest address space</div></li><li><div class="item-name"><a class="fn" href="fn.hfence_vvma_vaddr.html" title="fn core::core_arch::riscv_shared::hfence_vvma_vaddr">hfence_vvma_vaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Hypervisor memory management fence for given guest virtual address</div></li><li><div class="item-name"><a class="fn" href="fn.hinval_gvma.html" title="fn core::core_arch::riscv_shared::hinval_gvma">hinval_gvma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate hypervisor translation cache for guest physical address and virtual machine</div></li><li><div class="item-name"><a class="fn" href="fn.hinval_gvma_all.html" title="fn core::core_arch::riscv_shared::hinval_gvma_all">hinval_gvma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate hypervisor translation cache for all virtual machines and guest physical addresses</div></li><li><div class="item-name"><a class="fn" href="fn.hinval_gvma_gaddr.html" title="fn core::core_arch::riscv_shared::hinval_gvma_gaddr">hinval_gvma_gaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate hypervisor translation cache for guest physical address</div></li><li><div class="item-name"><a class="fn" href="fn.hinval_gvma_vmid.html" title="fn core::core_arch::riscv_shared::hinval_gvma_vmid">hinval_gvma_vmid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate hypervisor translation cache for given virtual machine</div></li><li><div class="item-name"><a class="fn" href="fn.hinval_vvma.html" title="fn core::core_arch::riscv_shared::hinval_vvma">hinval_vvma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate hypervisor translation cache for given guest virtual address and guest address space</div></li><li><div class="item-name"><a class="fn" href="fn.hinval_vvma_all.html" title="fn core::core_arch::riscv_shared::hinval_vvma_all">hinval_vvma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate hypervisor translation cache for all guest address spaces and guest virtual addresses</div></li><li><div class="item-name"><a class="fn" href="fn.hinval_vvma_asid.html" title="fn core::core_arch::riscv_shared::hinval_vvma_asid">hinval_vvma_asid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate hypervisor translation cache for given guest address space</div></li><li><div class="item-name"><a class="fn" href="fn.hinval_vvma_vaddr.html" title="fn core::core_arch::riscv_shared::hinval_vvma_vaddr">hinval_vvma_vaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate hypervisor translation cache for given guest virtual address</div></li><li><div class="item-name"><a class="fn" href="fn.hlv_b.html" title="fn core::core_arch::riscv_shared::hlv_b">hlv_b</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Loads virtual machine memory by signed byte integer</div></li><li><div class="item-name"><a class="fn" href="fn.hlv_bu.html" title="fn core::core_arch::riscv_shared::hlv_bu">hlv_bu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Loads virtual machine memory by unsigned byte integer</div></li><li><div class="item-name"><a class="fn" href="fn.hlv_h.html" title="fn core::core_arch::riscv_shared::hlv_h">hlv_h</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Loads virtual machine memory by signed half integer</div></li><li><div class="item-name"><a class="fn" href="fn.hlv_hu.html" title="fn core::core_arch::riscv_shared::hlv_hu">hlv_hu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Loads virtual machine memory by unsigned half integer</div></li><li><div class="item-name"><a class="fn" href="fn.hlv_w.html" title="fn core::core_arch::riscv_shared::hlv_w">hlv_w</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Loads virtual machine memory by signed word integer</div></li><li><div class="item-name"><a class="fn" href="fn.hlvx_hu.html" title="fn core::core_arch::riscv_shared::hlvx_hu">hlvx_hu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Accesses virtual machine instruction by unsigned half integer</div></li><li><div class="item-name"><a class="fn" href="fn.hlvx_wu.html" title="fn core::core_arch::riscv_shared::hlvx_wu">hlvx_wu</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Accesses virtual machine instruction by unsigned word integer</div></li><li><div class="item-name"><a class="fn" href="fn.hsv_b.html" title="fn core::core_arch::riscv_shared::hsv_b">hsv_b</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Stores virtual machine memory by byte integer</div></li><li><div class="item-name"><a class="fn" href="fn.hsv_h.html" title="fn core::core_arch::riscv_shared::hsv_h">hsv_h</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Stores virtual machine memory by half integer</div></li><li><div class="item-name"><a class="fn" href="fn.hsv_w.html" title="fn core::core_arch::riscv_shared::hsv_w">hsv_w</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Stores virtual machine memory by word integer</div></li><li><div class="item-name"><a class="fn" href="fn.nop.html" title="fn core::core_arch::riscv_shared::nop">nop</a><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Generates the <code>NOP</code> instruction</div></li><li><div class="item-name"><a class="fn" href="fn.pause.html" title="fn core::core_arch::riscv_shared::pause">pause</a><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Generates the <code>PAUSE</code> instruction</div></li><li><div class="item-name"><a class="fn" href="fn.sfence_inval_ir.html" title="fn core::core_arch::riscv_shared::sfence_inval_ir">sfence_inval_ir</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Generates the <code>SFENCE.INVAL.IR</code> instruction</div></li><li><div class="item-name"><a class="fn" href="fn.sfence_vma.html" title="fn core::core_arch::riscv_shared::sfence_vma">sfence_vma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Supervisor memory management fence for given virtual address and address space</div></li><li><div class="item-name"><a class="fn" href="fn.sfence_vma_all.html" title="fn core::core_arch::riscv_shared::sfence_vma_all">sfence_vma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Supervisor memory management fence for all address spaces and virtual addresses</div></li><li><div class="item-name"><a class="fn" href="fn.sfence_vma_asid.html" title="fn core::core_arch::riscv_shared::sfence_vma_asid">sfence_vma_asid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Supervisor memory management fence for given address space</div></li><li><div class="item-name"><a class="fn" href="fn.sfence_vma_vaddr.html" title="fn core::core_arch::riscv_shared::sfence_vma_vaddr">sfence_vma_vaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Supervisor memory management fence for given virtual address</div></li><li><div class="item-name"><a class="fn" href="fn.sfence_w_inval.html" title="fn core::core_arch::riscv_shared::sfence_w_inval">sfence_w_inval</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Generates the <code>SFENCE.W.INVAL</code> instruction</div></li><li><div class="item-name"><a class="fn" href="fn.sinval_vma.html" title="fn core::core_arch::riscv_shared::sinval_vma">sinval_vma</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate supervisor translation cache for given virtual address and address space</div></li><li><div class="item-name"><a class="fn" href="fn.sinval_vma_all.html" title="fn core::core_arch::riscv_shared::sinval_vma_all">sinval_vma_all</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate supervisor translation cache for all address spaces and virtual addresses</div></li><li><div class="item-name"><a class="fn" href="fn.sinval_vma_asid.html" title="fn core::core_arch::riscv_shared::sinval_vma_asid">sinval_vma_asid</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate supervisor translation cache for given address space</div></li><li><div class="item-name"><a class="fn" href="fn.sinval_vma_vaddr.html" title="fn core::core_arch::riscv_shared::sinval_vma_vaddr">sinval_vma_vaddr</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Invalidate supervisor translation cache for given virtual address</div></li><li><div class="item-name"><a class="fn" href="fn.sm3p0.html" title="fn core::core_arch::riscv_shared::sm3p0">sm3p0</a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `zksh` only"><code>zksh</code></span></div><div class="desc docblock-short"><code>P0</code> transformation function as is used in the SM3 hash algorithm</div></li><li><div class="item-name"><a class="fn" href="fn.sm3p1.html" title="fn core::core_arch::riscv_shared::sm3p1">sm3p1</a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `zksh` only"><code>zksh</code></span></div><div class="desc docblock-short"><code>P1</code> transformation function as is used in the SM3 hash algorithm</div></li><li><div class="item-name"><a class="fn" href="fn.sm4ed.html" title="fn core::core_arch::riscv_shared::sm4ed">sm4ed</a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `zksed` only"><code>zksed</code></span></div><div class="desc docblock-short">Accelerates the round function <code>F</code> in the SM4 block cipher algorithm</div></li><li><div class="item-name"><a class="fn" href="fn.sm4ks.html" title="fn core::core_arch::riscv_shared::sm4ks">sm4ks</a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `zksed` only"><code>zksed</code></span></div><div class="desc docblock-short">Accelerates the key schedule operation in the SM4 block cipher algorithm</div></li><li><div class="item-name"><a class="fn" href="fn.wfi.html" title="fn core::core_arch::riscv_shared::wfi">wfi</a><sup title="unsafe function">âš </sup><span class="stab unstable" title="">Experimental</span></div><div class="desc docblock-short">Generates the <code>WFI</code> instruction</div></li></ul></section></div></main></body></html>