
Temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007068  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08007208  08007208  00017208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800737c  0800737c  00020134  2**0
                  CONTENTS
  4 .ARM          00000008  0800737c  0800737c  0001737c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007384  08007384  00020134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007384  08007384  00017384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007388  08007388  00017388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  0800738c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042dc  20000134  080074c0  00020134  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004410  080074c0  00024410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014962  00000000  00000000  000201a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003443  00000000  00000000  00034b09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001418  00000000  00000000  00037f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f7e  00000000  00000000  00039368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019a96  00000000  00000000  0003a2e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017715  00000000  00000000  00053d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098a50  00000000  00000000  0006b491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000058c0  00000000  00000000  00103ee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  001097a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000134 	.word	0x20000134
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080071f0 	.word	0x080071f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000138 	.word	0x20000138
 80001dc:	080071f0 	.word	0x080071f0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b970 	b.w	8000d54 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	460d      	mov	r5, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	460f      	mov	r7, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4694      	mov	ip, r2
 8000aa0:	d965      	bls.n	8000b6e <__udivmoddi4+0xe2>
 8000aa2:	fab2 f382 	clz	r3, r2
 8000aa6:	b143      	cbz	r3, 8000aba <__udivmoddi4+0x2e>
 8000aa8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000aac:	f1c3 0220 	rsb	r2, r3, #32
 8000ab0:	409f      	lsls	r7, r3
 8000ab2:	fa20 f202 	lsr.w	r2, r0, r2
 8000ab6:	4317      	orrs	r7, r2
 8000ab8:	409c      	lsls	r4, r3
 8000aba:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000abe:	fa1f f58c 	uxth.w	r5, ip
 8000ac2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ac6:	0c22      	lsrs	r2, r4, #16
 8000ac8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000acc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ad0:	fb01 f005 	mul.w	r0, r1, r5
 8000ad4:	4290      	cmp	r0, r2
 8000ad6:	d90a      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ad8:	eb1c 0202 	adds.w	r2, ip, r2
 8000adc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ae0:	f080 811c 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000ae4:	4290      	cmp	r0, r2
 8000ae6:	f240 8119 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000aea:	3902      	subs	r1, #2
 8000aec:	4462      	add	r2, ip
 8000aee:	1a12      	subs	r2, r2, r0
 8000af0:	b2a4      	uxth	r4, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000afe:	fb00 f505 	mul.w	r5, r0, r5
 8000b02:	42a5      	cmp	r5, r4
 8000b04:	d90a      	bls.n	8000b1c <__udivmoddi4+0x90>
 8000b06:	eb1c 0404 	adds.w	r4, ip, r4
 8000b0a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0e:	f080 8107 	bcs.w	8000d20 <__udivmoddi4+0x294>
 8000b12:	42a5      	cmp	r5, r4
 8000b14:	f240 8104 	bls.w	8000d20 <__udivmoddi4+0x294>
 8000b18:	4464      	add	r4, ip
 8000b1a:	3802      	subs	r0, #2
 8000b1c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b20:	1b64      	subs	r4, r4, r5
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11e      	cbz	r6, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40dc      	lsrs	r4, r3
 8000b28:	2300      	movs	r3, #0
 8000b2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d908      	bls.n	8000b48 <__udivmoddi4+0xbc>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80ed 	beq.w	8000d16 <__udivmoddi4+0x28a>
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b42:	4608      	mov	r0, r1
 8000b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b48:	fab3 f183 	clz	r1, r3
 8000b4c:	2900      	cmp	r1, #0
 8000b4e:	d149      	bne.n	8000be4 <__udivmoddi4+0x158>
 8000b50:	42ab      	cmp	r3, r5
 8000b52:	d302      	bcc.n	8000b5a <__udivmoddi4+0xce>
 8000b54:	4282      	cmp	r2, r0
 8000b56:	f200 80f8 	bhi.w	8000d4a <__udivmoddi4+0x2be>
 8000b5a:	1a84      	subs	r4, r0, r2
 8000b5c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b60:	2001      	movs	r0, #1
 8000b62:	4617      	mov	r7, r2
 8000b64:	2e00      	cmp	r6, #0
 8000b66:	d0e2      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	e9c6 4700 	strd	r4, r7, [r6]
 8000b6c:	e7df      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b6e:	b902      	cbnz	r2, 8000b72 <__udivmoddi4+0xe6>
 8000b70:	deff      	udf	#255	; 0xff
 8000b72:	fab2 f382 	clz	r3, r2
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	f040 8090 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7c:	1a8a      	subs	r2, r1, r2
 8000b7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b82:	fa1f fe8c 	uxth.w	lr, ip
 8000b86:	2101      	movs	r1, #1
 8000b88:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b8c:	fb07 2015 	mls	r0, r7, r5, r2
 8000b90:	0c22      	lsrs	r2, r4, #16
 8000b92:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b96:	fb0e f005 	mul.w	r0, lr, r5
 8000b9a:	4290      	cmp	r0, r2
 8000b9c:	d908      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000b9e:	eb1c 0202 	adds.w	r2, ip, r2
 8000ba2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4290      	cmp	r0, r2
 8000baa:	f200 80cb 	bhi.w	8000d44 <__udivmoddi4+0x2b8>
 8000bae:	4645      	mov	r5, r8
 8000bb0:	1a12      	subs	r2, r2, r0
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bb8:	fb07 2210 	mls	r2, r7, r0, r2
 8000bbc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bc0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bc4:	45a6      	cmp	lr, r4
 8000bc6:	d908      	bls.n	8000bda <__udivmoddi4+0x14e>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bd0:	d202      	bcs.n	8000bd8 <__udivmoddi4+0x14c>
 8000bd2:	45a6      	cmp	lr, r4
 8000bd4:	f200 80bb 	bhi.w	8000d4e <__udivmoddi4+0x2c2>
 8000bd8:	4610      	mov	r0, r2
 8000bda:	eba4 040e 	sub.w	r4, r4, lr
 8000bde:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000be2:	e79f      	b.n	8000b24 <__udivmoddi4+0x98>
 8000be4:	f1c1 0720 	rsb	r7, r1, #32
 8000be8:	408b      	lsls	r3, r1
 8000bea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bf2:	fa05 f401 	lsl.w	r4, r5, r1
 8000bf6:	fa20 f307 	lsr.w	r3, r0, r7
 8000bfa:	40fd      	lsrs	r5, r7
 8000bfc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c00:	4323      	orrs	r3, r4
 8000c02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c06:	fa1f fe8c 	uxth.w	lr, ip
 8000c0a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c0e:	0c1c      	lsrs	r4, r3, #16
 8000c10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c14:	fb08 f50e 	mul.w	r5, r8, lr
 8000c18:	42a5      	cmp	r5, r4
 8000c1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1c 0404 	adds.w	r4, ip, r4
 8000c28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c2c:	f080 8088 	bcs.w	8000d40 <__udivmoddi4+0x2b4>
 8000c30:	42a5      	cmp	r5, r4
 8000c32:	f240 8085 	bls.w	8000d40 <__udivmoddi4+0x2b4>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	4464      	add	r4, ip
 8000c3c:	1b64      	subs	r4, r4, r5
 8000c3e:	b29d      	uxth	r5, r3
 8000c40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c44:	fb09 4413 	mls	r4, r9, r3, r4
 8000c48:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c4c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c50:	45a6      	cmp	lr, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c5c:	d26c      	bcs.n	8000d38 <__udivmoddi4+0x2ac>
 8000c5e:	45a6      	cmp	lr, r4
 8000c60:	d96a      	bls.n	8000d38 <__udivmoddi4+0x2ac>
 8000c62:	3b02      	subs	r3, #2
 8000c64:	4464      	add	r4, ip
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c6e:	eba4 040e 	sub.w	r4, r4, lr
 8000c72:	42ac      	cmp	r4, r5
 8000c74:	46c8      	mov	r8, r9
 8000c76:	46ae      	mov	lr, r5
 8000c78:	d356      	bcc.n	8000d28 <__udivmoddi4+0x29c>
 8000c7a:	d053      	beq.n	8000d24 <__udivmoddi4+0x298>
 8000c7c:	b156      	cbz	r6, 8000c94 <__udivmoddi4+0x208>
 8000c7e:	ebb0 0208 	subs.w	r2, r0, r8
 8000c82:	eb64 040e 	sbc.w	r4, r4, lr
 8000c86:	fa04 f707 	lsl.w	r7, r4, r7
 8000c8a:	40ca      	lsrs	r2, r1
 8000c8c:	40cc      	lsrs	r4, r1
 8000c8e:	4317      	orrs	r7, r2
 8000c90:	e9c6 7400 	strd	r7, r4, [r6]
 8000c94:	4618      	mov	r0, r3
 8000c96:	2100      	movs	r1, #0
 8000c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9c:	f1c3 0120 	rsb	r1, r3, #32
 8000ca0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca4:	fa20 f201 	lsr.w	r2, r0, r1
 8000ca8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cac:	409d      	lsls	r5, r3
 8000cae:	432a      	orrs	r2, r5
 8000cb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cb4:	fa1f fe8c 	uxth.w	lr, ip
 8000cb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbc:	fb07 1510 	mls	r5, r7, r0, r1
 8000cc0:	0c11      	lsrs	r1, r2, #16
 8000cc2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000cc6:	fb00 f50e 	mul.w	r5, r0, lr
 8000cca:	428d      	cmp	r5, r1
 8000ccc:	fa04 f403 	lsl.w	r4, r4, r3
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x258>
 8000cd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cda:	d22f      	bcs.n	8000d3c <__udivmoddi4+0x2b0>
 8000cdc:	428d      	cmp	r5, r1
 8000cde:	d92d      	bls.n	8000d3c <__udivmoddi4+0x2b0>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	4461      	add	r1, ip
 8000ce4:	1b49      	subs	r1, r1, r5
 8000ce6:	b292      	uxth	r2, r2
 8000ce8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000cec:	fb07 1115 	mls	r1, r7, r5, r1
 8000cf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf4:	fb05 f10e 	mul.w	r1, r5, lr
 8000cf8:	4291      	cmp	r1, r2
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x282>
 8000cfc:	eb1c 0202 	adds.w	r2, ip, r2
 8000d00:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d04:	d216      	bcs.n	8000d34 <__udivmoddi4+0x2a8>
 8000d06:	4291      	cmp	r1, r2
 8000d08:	d914      	bls.n	8000d34 <__udivmoddi4+0x2a8>
 8000d0a:	3d02      	subs	r5, #2
 8000d0c:	4462      	add	r2, ip
 8000d0e:	1a52      	subs	r2, r2, r1
 8000d10:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d14:	e738      	b.n	8000b88 <__udivmoddi4+0xfc>
 8000d16:	4631      	mov	r1, r6
 8000d18:	4630      	mov	r0, r6
 8000d1a:	e708      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000d1c:	4639      	mov	r1, r7
 8000d1e:	e6e6      	b.n	8000aee <__udivmoddi4+0x62>
 8000d20:	4610      	mov	r0, r2
 8000d22:	e6fb      	b.n	8000b1c <__udivmoddi4+0x90>
 8000d24:	4548      	cmp	r0, r9
 8000d26:	d2a9      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d28:	ebb9 0802 	subs.w	r8, r9, r2
 8000d2c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d30:	3b01      	subs	r3, #1
 8000d32:	e7a3      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d34:	4645      	mov	r5, r8
 8000d36:	e7ea      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d38:	462b      	mov	r3, r5
 8000d3a:	e794      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3c:	4640      	mov	r0, r8
 8000d3e:	e7d1      	b.n	8000ce4 <__udivmoddi4+0x258>
 8000d40:	46d0      	mov	r8, sl
 8000d42:	e77b      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d44:	3d02      	subs	r5, #2
 8000d46:	4462      	add	r2, ip
 8000d48:	e732      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e70a      	b.n	8000b64 <__udivmoddi4+0xd8>
 8000d4e:	4464      	add	r4, ip
 8000d50:	3802      	subs	r0, #2
 8000d52:	e742      	b.n	8000bda <__udivmoddi4+0x14e>

08000d54 <__aeabi_idiv0>:
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <LeftReact>:

encoder enc;
extern menu_t menu;


void LeftReact(){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0

	//HAL_UART_Transmit(&huart2, (uint8_t*)"LEFT\n", 5, 100);
	menu.handleLeft(&menu);
 8000d5c:	4b02      	ldr	r3, [pc, #8]	; (8000d68 <LeftReact+0x10>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4801      	ldr	r0, [pc, #4]	; (8000d68 <LeftReact+0x10>)
 8000d62:	4798      	blx	r3

}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000040 	.word	0x20000040

08000d6c <RightReact>:

void RightReact(){
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0

	//HAL_UART_Transmit(&huart2, (uint8_t*)"RIGHT\n", 6, 100);
	menu.handleRight(&menu);
 8000d70:	4b02      	ldr	r3, [pc, #8]	; (8000d7c <RightReact+0x10>)
 8000d72:	69db      	ldr	r3, [r3, #28]
 8000d74:	4801      	ldr	r0, [pc, #4]	; (8000d7c <RightReact+0x10>)
 8000d76:	4798      	blx	r3
}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20000040 	.word	0x20000040

08000d80 <ClickedReact>:

void ClickedReact(){
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	menu.clickedReact(&menu);
 8000d84:	4b02      	ldr	r3, [pc, #8]	; (8000d90 <ClickedReact+0x10>)
 8000d86:	6a1b      	ldr	r3, [r3, #32]
 8000d88:	4801      	ldr	r0, [pc, #4]	; (8000d90 <ClickedReact+0x10>)
 8000d8a:	4798      	blx	r3
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	20000040 	.word	0x20000040

08000d94 <ISR>:


void ISR(){
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	  enc.lastClock = enc.newClock;
 8000d98:	4b2c      	ldr	r3, [pc, #176]	; (8000e4c <ISR+0xb8>)
 8000d9a:	789a      	ldrb	r2, [r3, #2]
 8000d9c:	4b2b      	ldr	r3, [pc, #172]	; (8000e4c <ISR+0xb8>)
 8000d9e:	701a      	strb	r2, [r3, #0]
	  enc.lastDir = enc.direction;
 8000da0:	4b2a      	ldr	r3, [pc, #168]	; (8000e4c <ISR+0xb8>)
 8000da2:	785a      	ldrb	r2, [r3, #1]
 8000da4:	4b29      	ldr	r3, [pc, #164]	; (8000e4c <ISR+0xb8>)
 8000da6:	70da      	strb	r2, [r3, #3]
	  enc.lastClicked = enc.Clicked;
 8000da8:	4b28      	ldr	r3, [pc, #160]	; (8000e4c <ISR+0xb8>)
 8000daa:	795a      	ldrb	r2, [r3, #5]
 8000dac:	4b27      	ldr	r3, [pc, #156]	; (8000e4c <ISR+0xb8>)
 8000dae:	711a      	strb	r2, [r3, #4]
	  enc.newClock = HAL_GPIO_ReadPin(enc_CLK_GPIO_Port, enc_CLK_Pin);
 8000db0:	2140      	movs	r1, #64	; 0x40
 8000db2:	4827      	ldr	r0, [pc, #156]	; (8000e50 <ISR+0xbc>)
 8000db4:	f002 f91c 	bl	8002ff0 <HAL_GPIO_ReadPin>
 8000db8:	4603      	mov	r3, r0
 8000dba:	461a      	mov	r2, r3
 8000dbc:	4b23      	ldr	r3, [pc, #140]	; (8000e4c <ISR+0xb8>)
 8000dbe:	709a      	strb	r2, [r3, #2]
	  enc.direction = HAL_GPIO_ReadPin(enc_DATA_GPIO_Port, enc_DATA_Pin);
 8000dc0:	2120      	movs	r1, #32
 8000dc2:	4823      	ldr	r0, [pc, #140]	; (8000e50 <ISR+0xbc>)
 8000dc4:	f002 f914 	bl	8002ff0 <HAL_GPIO_ReadPin>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	461a      	mov	r2, r3
 8000dcc:	4b1f      	ldr	r3, [pc, #124]	; (8000e4c <ISR+0xb8>)
 8000dce:	705a      	strb	r2, [r3, #1]
	  enc.Clicked = !HAL_GPIO_ReadPin(enc_CLICK_GPIO_Port, enc_CLICK_Pin);
 8000dd0:	2110      	movs	r1, #16
 8000dd2:	481f      	ldr	r0, [pc, #124]	; (8000e50 <ISR+0xbc>)
 8000dd4:	f002 f90c 	bl	8002ff0 <HAL_GPIO_ReadPin>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	bf0c      	ite	eq
 8000dde:	2301      	moveq	r3, #1
 8000de0:	2300      	movne	r3, #0
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b19      	ldr	r3, [pc, #100]	; (8000e4c <ISR+0xb8>)
 8000de8:	715a      	strb	r2, [r3, #5]
	  //HAL_UART_Transmit(&huart2, (uint8_t*)"ISR\n", 6, 100);
	  if (((enc.lastClock != enc.newClock)&& enc.newClock == 1)) {
 8000dea:	4b18      	ldr	r3, [pc, #96]	; (8000e4c <ISR+0xb8>)
 8000dec:	781a      	ldrb	r2, [r3, #0]
 8000dee:	4b17      	ldr	r3, [pc, #92]	; (8000e4c <ISR+0xb8>)
 8000df0:	789b      	ldrb	r3, [r3, #2]
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d00b      	beq.n	8000e0e <ISR+0x7a>
 8000df6:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <ISR+0xb8>)
 8000df8:	789b      	ldrb	r3, [r3, #2]
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d107      	bne.n	8000e0e <ISR+0x7a>
		if (enc.direction == 1) {
 8000dfe:	4b13      	ldr	r3, [pc, #76]	; (8000e4c <ISR+0xb8>)
 8000e00:	785b      	ldrb	r3, [r3, #1]
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d114      	bne.n	8000e30 <ISR+0x9c>
			enc.LeftCallback();
 8000e06:	4b11      	ldr	r3, [pc, #68]	; (8000e4c <ISR+0xb8>)
 8000e08:	68db      	ldr	r3, [r3, #12]
 8000e0a:	4798      	blx	r3
		if (enc.direction == 1) {
 8000e0c:	e010      	b.n	8000e30 <ISR+0x9c>
		}
		}else if((enc.lastDir != enc.direction)&& enc.direction == 1){
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <ISR+0xb8>)
 8000e10:	78da      	ldrb	r2, [r3, #3]
 8000e12:	4b0e      	ldr	r3, [pc, #56]	; (8000e4c <ISR+0xb8>)
 8000e14:	785b      	ldrb	r3, [r3, #1]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d00a      	beq.n	8000e30 <ISR+0x9c>
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <ISR+0xb8>)
 8000e1c:	785b      	ldrb	r3, [r3, #1]
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d106      	bne.n	8000e30 <ISR+0x9c>
			if (enc.newClock == 1) {
 8000e22:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <ISR+0xb8>)
 8000e24:	789b      	ldrb	r3, [r3, #2]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d102      	bne.n	8000e30 <ISR+0x9c>
				enc.RightCallback();
 8000e2a:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <ISR+0xb8>)
 8000e2c:	691b      	ldr	r3, [r3, #16]
 8000e2e:	4798      	blx	r3
			}
	  }
	  if ((enc.Clicked == 1)&&(enc.lastClicked==0)) {
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <ISR+0xb8>)
 8000e32:	795b      	ldrb	r3, [r3, #5]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d106      	bne.n	8000e46 <ISR+0xb2>
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <ISR+0xb8>)
 8000e3a:	791b      	ldrb	r3, [r3, #4]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d102      	bne.n	8000e46 <ISR+0xb2>
		enc.ClickedCallback();
 8000e40:	4b02      	ldr	r3, [pc, #8]	; (8000e4c <ISR+0xb8>)
 8000e42:	695b      	ldr	r3, [r3, #20]
 8000e44:	4798      	blx	r3
	  }
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000150 	.word	0x20000150
 8000e50:	40020400 	.word	0x40020400

08000e54 <encoderInit>:

void encoderInit(){
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
	enc.ISR = ISR;
 8000e58:	4b0e      	ldr	r3, [pc, #56]	; (8000e94 <encoderInit+0x40>)
 8000e5a:	4a0f      	ldr	r2, [pc, #60]	; (8000e98 <encoderInit+0x44>)
 8000e5c:	609a      	str	r2, [r3, #8]
	enc.RightCallback = RightReact;
 8000e5e:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <encoderInit+0x40>)
 8000e60:	4a0e      	ldr	r2, [pc, #56]	; (8000e9c <encoderInit+0x48>)
 8000e62:	611a      	str	r2, [r3, #16]
	enc.LeftCallback = LeftReact;
 8000e64:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <encoderInit+0x40>)
 8000e66:	4a0e      	ldr	r2, [pc, #56]	; (8000ea0 <encoderInit+0x4c>)
 8000e68:	60da      	str	r2, [r3, #12]
	enc.ClickedCallback = ClickedReact;
 8000e6a:	4b0a      	ldr	r3, [pc, #40]	; (8000e94 <encoderInit+0x40>)
 8000e6c:	4a0d      	ldr	r2, [pc, #52]	; (8000ea4 <encoderInit+0x50>)
 8000e6e:	615a      	str	r2, [r3, #20]
	enc.direction=1;
 8000e70:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <encoderInit+0x40>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	705a      	strb	r2, [r3, #1]
	enc.lastClock=1;
 8000e76:	4b07      	ldr	r3, [pc, #28]	; (8000e94 <encoderInit+0x40>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	701a      	strb	r2, [r3, #0]
	enc.lastDir =1;
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <encoderInit+0x40>)
 8000e7e:	2201      	movs	r2, #1
 8000e80:	70da      	strb	r2, [r3, #3]
	enc.newClock=1;
 8000e82:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <encoderInit+0x40>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	709a      	strb	r2, [r3, #2]
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	20000150 	.word	0x20000150
 8000e98:	08000d95 	.word	0x08000d95
 8000e9c:	08000d6d 	.word	0x08000d6d
 8000ea0:	08000d59 	.word	0x08000d59
 8000ea4:	08000d81 	.word	0x08000d81

08000ea8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	4a07      	ldr	r2, [pc, #28]	; (8000ed4 <vApplicationGetIdleTaskMemory+0x2c>)
 8000eb8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	4a06      	ldr	r2, [pc, #24]	; (8000ed8 <vApplicationGetIdleTaskMemory+0x30>)
 8000ebe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2280      	movs	r2, #128	; 0x80
 8000ec4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ec6:	bf00      	nop
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	20000168 	.word	0x20000168
 8000ed8:	20000208 	.word	0x20000208

08000edc <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000ee6:	4a38      	ldr	r2, [pc, #224]	; (8000fc8 <HD44780_Init+0xec>)
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000eec:	4b37      	ldr	r3, [pc, #220]	; (8000fcc <HD44780_Init+0xf0>)
 8000eee:	2208      	movs	r2, #8
 8000ef0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000ef2:	4b37      	ldr	r3, [pc, #220]	; (8000fd0 <HD44780_Init+0xf4>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000ef8:	4b33      	ldr	r3, [pc, #204]	; (8000fc8 <HD44780_Init+0xec>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d907      	bls.n	8000f10 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000f00:	4b33      	ldr	r3, [pc, #204]	; (8000fd0 <HD44780_Init+0xf4>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	f043 0308 	orr.w	r3, r3, #8
 8000f08:	b2da      	uxtb	r2, r3
 8000f0a:	4b31      	ldr	r3, [pc, #196]	; (8000fd0 <HD44780_Init+0xf4>)
 8000f0c:	701a      	strb	r2, [r3, #0]
 8000f0e:	e006      	b.n	8000f1e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000f10:	4b2f      	ldr	r3, [pc, #188]	; (8000fd0 <HD44780_Init+0xf4>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	f043 0304 	orr.w	r3, r3, #4
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	4b2d      	ldr	r3, [pc, #180]	; (8000fd0 <HD44780_Init+0xf4>)
 8000f1c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000f1e:	f000 f985 	bl	800122c <DelayInit>
  osDelay(50);
 8000f22:	2032      	movs	r0, #50	; 0x32
 8000f24:	f000 f9ac 	bl	8001280 <osDelay>

  ExpanderWrite(dpBacklight);
 8000f28:	4b28      	ldr	r3, [pc, #160]	; (8000fcc <HD44780_Init+0xf0>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f000 f943 	bl	80011b8 <ExpanderWrite>
  osDelay(1000);
 8000f32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f36:	f000 f9a3 	bl	8001280 <osDelay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000f3a:	2030      	movs	r0, #48	; 0x30
 8000f3c:	f000 f92b 	bl	8001196 <Write4Bits>
  osDelay(4500);
 8000f40:	f241 1094 	movw	r0, #4500	; 0x1194
 8000f44:	f000 f99c 	bl	8001280 <osDelay>

  Write4Bits(0x03 << 4);
 8000f48:	2030      	movs	r0, #48	; 0x30
 8000f4a:	f000 f924 	bl	8001196 <Write4Bits>
  osDelay(4500);
 8000f4e:	f241 1094 	movw	r0, #4500	; 0x1194
 8000f52:	f000 f995 	bl	8001280 <osDelay>

  Write4Bits(0x03 << 4);
 8000f56:	2030      	movs	r0, #48	; 0x30
 8000f58:	f000 f91d 	bl	8001196 <Write4Bits>
  osDelay(4500);
 8000f5c:	f241 1094 	movw	r0, #4500	; 0x1194
 8000f60:	f000 f98e 	bl	8001280 <osDelay>

  Write4Bits(0x02 << 4);
 8000f64:	2020      	movs	r0, #32
 8000f66:	f000 f916 	bl	8001196 <Write4Bits>
  osDelay(100);
 8000f6a:	2064      	movs	r0, #100	; 0x64
 8000f6c:	f000 f988 	bl	8001280 <osDelay>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000f70:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <HD44780_Init+0xf4>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	f043 0320 	orr.w	r3, r3, #32
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 f8ce 	bl	800111c <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <HD44780_Init+0xf8>)
 8000f82:	2204      	movs	r2, #4
 8000f84:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000f86:	f000 f875 	bl	8001074 <HD44780_Display>
  HD44780_Clear();
 8000f8a:	f000 f82b 	bl	8000fe4 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000f8e:	4b12      	ldr	r3, [pc, #72]	; (8000fd8 <HD44780_Init+0xfc>)
 8000f90:	2202      	movs	r2, #2
 8000f92:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000f94:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <HD44780_Init+0xfc>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	f043 0304 	orr.w	r3, r3, #4
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 f8bc 	bl	800111c <SendCommand>
  osDelay(4500);
 8000fa4:	f241 1094 	movw	r0, #4500	; 0x1194
 8000fa8:	f000 f96a 	bl	8001280 <osDelay>

  HD44780_CreateSpecialChar(0, special1);
 8000fac:	490b      	ldr	r1, [pc, #44]	; (8000fdc <HD44780_Init+0x100>)
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f000 f876 	bl	80010a0 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000fb4:	490a      	ldr	r1, [pc, #40]	; (8000fe0 <HD44780_Init+0x104>)
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f000 f872 	bl	80010a0 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000fbc:	f000 f81d 	bl	8000ffa <HD44780_Home>
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	2000040b 	.word	0x2000040b
 8000fcc:	2000040c 	.word	0x2000040c
 8000fd0:	20000408 	.word	0x20000408
 8000fd4:	20000409 	.word	0x20000409
 8000fd8:	2000040a 	.word	0x2000040a
 8000fdc:	20000000 	.word	0x20000000
 8000fe0:	20000008 	.word	0x20000008

08000fe4 <HD44780_Clear>:

void HD44780_Clear()
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f000 f897 	bl	800111c <SendCommand>
  osDelay(2000);
 8000fee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ff2:	f000 f945 	bl	8001280 <osDelay>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <HD44780_Home>:

void HD44780_Home()
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000ffe:	2002      	movs	r0, #2
 8001000:	f000 f88c 	bl	800111c <SendCommand>
  osDelay(2000);
 8001004:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001008:	f000 f93a 	bl	8001280 <osDelay>
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}

08001010 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b087      	sub	sp, #28
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	460a      	mov	r2, r1
 800101a:	71fb      	strb	r3, [r7, #7]
 800101c:	4613      	mov	r3, r2
 800101e:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <HD44780_SetCursor+0x5c>)
 8001022:	f107 0408 	add.w	r4, r7, #8
 8001026:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001028:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 800102c:	4b10      	ldr	r3, [pc, #64]	; (8001070 <HD44780_SetCursor+0x60>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	79ba      	ldrb	r2, [r7, #6]
 8001032:	429a      	cmp	r2, r3
 8001034:	d303      	bcc.n	800103e <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <HD44780_SetCursor+0x60>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	3b01      	subs	r3, #1
 800103c:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	3318      	adds	r3, #24
 8001044:	443b      	add	r3, r7
 8001046:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800104a:	b2da      	uxtb	r2, r3
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	4413      	add	r3, r2
 8001050:	b2db      	uxtb	r3, r3
 8001052:	b25b      	sxtb	r3, r3
 8001054:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001058:	b25b      	sxtb	r3, r3
 800105a:	b2db      	uxtb	r3, r3
 800105c:	4618      	mov	r0, r3
 800105e:	f000 f85d 	bl	800111c <SendCommand>
}
 8001062:	bf00      	nop
 8001064:	371c      	adds	r7, #28
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	bf00      	nop
 800106c:	08007208 	.word	0x08007208
 8001070:	2000040b 	.word	0x2000040b

08001074 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001078:	4b08      	ldr	r3, [pc, #32]	; (800109c <HD44780_Display+0x28>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	f043 0304 	orr.w	r3, r3, #4
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <HD44780_Display+0x28>)
 8001084:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001086:	4b05      	ldr	r3, [pc, #20]	; (800109c <HD44780_Display+0x28>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	f043 0308 	orr.w	r3, r3, #8
 800108e:	b2db      	uxtb	r3, r3
 8001090:	4618      	mov	r0, r3
 8001092:	f000 f843 	bl	800111c <SendCommand>
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000409 	.word	0x20000409

080010a0 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	6039      	str	r1, [r7, #0]
 80010aa:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	f003 0307 	and.w	r3, r3, #7
 80010b2:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	00db      	lsls	r3, r3, #3
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f82a 	bl	800111c <SendCommand>
  for (int i=0; i<8; i++)
 80010c8:	2300      	movs	r3, #0
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	e009      	b.n	80010e2 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	4413      	add	r3, r2
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 f82e 	bl	8001138 <SendChar>
  for (int i=0; i<8; i++)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	3301      	adds	r3, #1
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	2b07      	cmp	r3, #7
 80010e6:	ddf2      	ble.n	80010ce <HD44780_CreateSpecialChar+0x2e>
  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80010fa:	e006      	b.n	800110a <HD44780_PrintStr+0x18>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	1c5a      	adds	r2, r3, #1
 8001100:	607a      	str	r2, [r7, #4]
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	4618      	mov	r0, r3
 8001106:	f000 f817 	bl	8001138 <SendChar>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1f4      	bne.n	80010fc <HD44780_PrintStr+0xa>
}
 8001112:	bf00      	nop
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f000 f812 	bl	8001154 <Send>
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	2101      	movs	r1, #1
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f804 	bl	8001154 <Send>
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	460a      	mov	r2, r1
 800115e:	71fb      	strb	r3, [r7, #7]
 8001160:	4613      	mov	r3, r2
 8001162:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	f023 030f 	bic.w	r3, r3, #15
 800116a:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	011b      	lsls	r3, r3, #4
 8001170:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001172:	7bfa      	ldrb	r2, [r7, #15]
 8001174:	79bb      	ldrb	r3, [r7, #6]
 8001176:	4313      	orrs	r3, r2
 8001178:	b2db      	uxtb	r3, r3
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f80b 	bl	8001196 <Write4Bits>
  Write4Bits((lownib)|mode);
 8001180:	7bba      	ldrb	r2, [r7, #14]
 8001182:	79bb      	ldrb	r3, [r7, #6]
 8001184:	4313      	orrs	r3, r2
 8001186:	b2db      	uxtb	r3, r3
 8001188:	4618      	mov	r0, r3
 800118a:	f000 f804 	bl	8001196 <Write4Bits>
}
 800118e:	bf00      	nop
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b082      	sub	sp, #8
 800119a:	af00      	add	r7, sp, #0
 800119c:	4603      	mov	r3, r0
 800119e:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 f808 	bl	80011b8 <ExpanderWrite>
  PulseEnable(value);
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f000 f820 	bl	80011f0 <PulseEnable>
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af02      	add	r7, sp, #8
 80011be:	4603      	mov	r3, r0
 80011c0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80011c2:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <ExpanderWrite+0x30>)
 80011c4:	781a      	ldrb	r2, [r3, #0]
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80011ce:	f107 020f 	add.w	r2, r7, #15
 80011d2:	230a      	movs	r3, #10
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2301      	movs	r3, #1
 80011d8:	214e      	movs	r1, #78	; 0x4e
 80011da:	4804      	ldr	r0, [pc, #16]	; (80011ec <ExpanderWrite+0x34>)
 80011dc:	f002 f87e 	bl	80032dc <HAL_I2C_Master_Transmit>
}
 80011e0:	bf00      	nop
 80011e2:	3710      	adds	r7, #16
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	2000040c 	.word	0x2000040c
 80011ec:	20000410 	.word	0x20000410

080011f0 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	f043 0304 	orr.w	r3, r3, #4
 8001200:	b2db      	uxtb	r3, r3
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff ffd8 	bl	80011b8 <ExpanderWrite>
  osDelay(20);
 8001208:	2014      	movs	r0, #20
 800120a:	f000 f839 	bl	8001280 <osDelay>

  ExpanderWrite(_data & ~ENABLE);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	f023 0304 	bic.w	r3, r3, #4
 8001214:	b2db      	uxtb	r3, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ffce 	bl	80011b8 <ExpanderWrite>
  osDelay(20);
 800121c:	2014      	movs	r0, #20
 800121e:	f000 f82f 	bl	8001280 <osDelay>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <DelayInit>:

static void DelayInit(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <DelayInit+0x4c>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	4a10      	ldr	r2, [pc, #64]	; (8001278 <DelayInit+0x4c>)
 8001236:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800123a:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <DelayInit+0x4c>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	4a0d      	ldr	r2, [pc, #52]	; (8001278 <DelayInit+0x4c>)
 8001242:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001246:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001248:	4b0c      	ldr	r3, [pc, #48]	; (800127c <DelayInit+0x50>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a0b      	ldr	r2, [pc, #44]	; (800127c <DelayInit+0x50>)
 800124e:	f023 0301 	bic.w	r3, r3, #1
 8001252:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001254:	4b09      	ldr	r3, [pc, #36]	; (800127c <DelayInit+0x50>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a08      	ldr	r2, [pc, #32]	; (800127c <DelayInit+0x50>)
 800125a:	f043 0301 	orr.w	r3, r3, #1
 800125e:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <DelayInit+0x50>)
 8001262:	2200      	movs	r2, #0
 8001264:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001266:	bf00      	nop
  __ASM volatile ("NOP");
 8001268:	bf00      	nop
  __ASM volatile ("NOP");
 800126a:	bf00      	nop
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	e000edf0 	.word	0xe000edf0
 800127c:	e0001000 	.word	0xe0001000

08001280 <osDelay>:

static void osDelay(uint32_t us) {
 8001280:	b480      	push	{r7}
 8001282:	b087      	sub	sp, #28
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001288:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <osDelay+0x44>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a0e      	ldr	r2, [pc, #56]	; (80012c8 <osDelay+0x48>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	0c9a      	lsrs	r2, r3, #18
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 800129c:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <osDelay+0x4c>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80012a2:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <osDelay+0x4c>)
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d8f6      	bhi.n	80012a2 <osDelay+0x22>
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	371c      	adds	r7, #28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	200000d4 	.word	0x200000d4
 80012c8:	431bde83 	.word	0x431bde83
 80012cc:	e0001000 	.word	0xe0001000

080012d0 <pump>:
	}
	//defaultMenu();
}
*/

void pump(int timeOn){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	osDelay(2000);
 80012d8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012dc:	f004 f83b 	bl	8005356 <osDelay>
	HAL_GPIO_WritePin(pump_GPIO_Port, pump_Pin, 1);
 80012e0:	2201      	movs	r2, #1
 80012e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012e6:	480a      	ldr	r0, [pc, #40]	; (8001310 <pump+0x40>)
 80012e8:	f001 fe9a 	bl	8003020 <HAL_GPIO_WritePin>
	osDelay(timeOn);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f004 f831 	bl	8005356 <osDelay>
	HAL_GPIO_WritePin(pump_GPIO_Port, pump_Pin, 0);
 80012f4:	2200      	movs	r2, #0
 80012f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012fa:	4805      	ldr	r0, [pc, #20]	; (8001310 <pump+0x40>)
 80012fc:	f001 fe90 	bl	8003020 <HAL_GPIO_WritePin>
	osDelay(2000);
 8001300:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001304:	f004 f827 	bl	8005356 <osDelay>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40021000 	.word	0x40021000

08001314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001314:	b5b0      	push	{r4, r5, r7, lr}
 8001316:	b0a4      	sub	sp, #144	; 0x90
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  menu.currentMenu = &SUB1;
 800131a:	4b3d      	ldr	r3, [pc, #244]	; (8001410 <main+0xfc>)
 800131c:	4a3d      	ldr	r2, [pc, #244]	; (8001414 <main+0x100>)
 800131e:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001320:	f001 fbbe 	bl	8002aa0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001324:	f000 f890 	bl	8001448 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001328:	f000 f9b8 	bl	800169c <MX_GPIO_Init>
  MX_I2C1_Init();
 800132c:	f000 f8f6 	bl	800151c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001330:	f000 f922 	bl	8001578 <MX_TIM2_Init>
  MX_TIM9_Init();
 8001334:	f000 f96c 	bl	8001610 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  encoderInit();
 8001338:	f7ff fd8c 	bl	8000e54 <encoderInit>
  HAL_TIM_Base_Start_IT(&htim2);
 800133c:	4836      	ldr	r0, [pc, #216]	; (8001418 <main+0x104>)
 800133e:	f003 f841 	bl	80043c4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8001342:	2100      	movs	r1, #0
 8001344:	4835      	ldr	r0, [pc, #212]	; (800141c <main+0x108>)
 8001346:	f003 f8ef 	bl	8004528 <HAL_TIM_PWM_Start>
  initServo();
 800134a:	f001 f889 	bl	8002460 <initServo>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityAboveNormal, 0, 128);
 800134e:	4b34      	ldr	r3, [pc, #208]	; (8001420 <main+0x10c>)
 8001350:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8001354:	461d      	mov	r5, r3
 8001356:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001358:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800135a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800135e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001362:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f003 ffa8 	bl	80052be <osThreadCreate>
 800136e:	4603      	mov	r3, r0
 8001370:	4a2c      	ldr	r2, [pc, #176]	; (8001424 <main+0x110>)
 8001372:	6013      	str	r3, [r2, #0]

  /* definition and creation of diodeDetector */
  osThreadDef(diodeDetector, diodeDetector_Init, osPriorityIdle, 0, 128);
 8001374:	4b2c      	ldr	r3, [pc, #176]	; (8001428 <main+0x114>)
 8001376:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800137a:	461d      	mov	r5, r3
 800137c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001380:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001384:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  diodeDetectorHandle = osThreadCreate(osThread(diodeDetector), NULL);
 8001388:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800138c:	2100      	movs	r1, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f003 ff95 	bl	80052be <osThreadCreate>
 8001394:	4603      	mov	r3, r0
 8001396:	4a25      	ldr	r2, [pc, #148]	; (800142c <main+0x118>)
 8001398:	6013      	str	r3, [r2, #0]

  /* definition and creation of holeState */
  osThreadDef(holeState, holeState_Init, osPriorityNormal, 0, 128);
 800139a:	4b25      	ldr	r3, [pc, #148]	; (8001430 <main+0x11c>)
 800139c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80013a0:	461d      	mov	r5, r3
 80013a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  holeStateHandle = osThreadCreate(osThread(holeState), NULL);
 80013ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f003 ff82 	bl	80052be <osThreadCreate>
 80013ba:	4603      	mov	r3, r0
 80013bc:	4a1d      	ldr	r2, [pc, #116]	; (8001434 <main+0x120>)
 80013be:	6013      	str	r3, [r2, #0]

  /* definition and creation of displayMenu */
  osThreadDef(displayMenu, displayMenu_Init, osPriorityIdle, 0, 128);
 80013c0:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <main+0x124>)
 80013c2:	f107 0420 	add.w	r4, r7, #32
 80013c6:	461d      	mov	r5, r3
 80013c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayMenuHandle = osThreadCreate(osThread(displayMenu), NULL);
 80013d4:	f107 0320 	add.w	r3, r7, #32
 80013d8:	2100      	movs	r1, #0
 80013da:	4618      	mov	r0, r3
 80013dc:	f003 ff6f 	bl	80052be <osThreadCreate>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4a16      	ldr	r2, [pc, #88]	; (800143c <main+0x128>)
 80013e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of servoPour */
  osThreadDef(servoPour, pourInit, osPriorityHigh, 0, 128);
 80013e6:	4b16      	ldr	r3, [pc, #88]	; (8001440 <main+0x12c>)
 80013e8:	1d3c      	adds	r4, r7, #4
 80013ea:	461d      	mov	r5, r3
 80013ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  servoPourHandle = osThreadCreate(osThread(servoPour), NULL);
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	2100      	movs	r1, #0
 80013fc:	4618      	mov	r0, r3
 80013fe:	f003 ff5e 	bl	80052be <osThreadCreate>
 8001402:	4603      	mov	r3, r0
 8001404:	4a0f      	ldr	r2, [pc, #60]	; (8001444 <main+0x130>)
 8001406:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001408:	f003 ff52 	bl	80052b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800140c:	e7fe      	b.n	800140c <main+0xf8>
 800140e:	bf00      	nop
 8001410:	20000040 	.word	0x20000040
 8001414:	20000010 	.word	0x20000010
 8001418:	20000464 	.word	0x20000464
 800141c:	200004ac 	.word	0x200004ac
 8001420:	08007224 	.word	0x08007224
 8001424:	200004f4 	.word	0x200004f4
 8001428:	08007250 	.word	0x08007250
 800142c:	200004f8 	.word	0x200004f8
 8001430:	08007278 	.word	0x08007278
 8001434:	200004fc 	.word	0x200004fc
 8001438:	080072a0 	.word	0x080072a0
 800143c:	20000500 	.word	0x20000500
 8001440:	080072c8 	.word	0x080072c8
 8001444:	20000504 	.word	0x20000504

08001448 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b094      	sub	sp, #80	; 0x50
 800144c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144e:	f107 0320 	add.w	r3, r7, #32
 8001452:	2230      	movs	r2, #48	; 0x30
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f005 f9a8 	bl	80067ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800145c:	f107 030c 	add.w	r3, r7, #12
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800146c:	2300      	movs	r3, #0
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	4b28      	ldr	r3, [pc, #160]	; (8001514 <SystemClock_Config+0xcc>)
 8001472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001474:	4a27      	ldr	r2, [pc, #156]	; (8001514 <SystemClock_Config+0xcc>)
 8001476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800147a:	6413      	str	r3, [r2, #64]	; 0x40
 800147c:	4b25      	ldr	r3, [pc, #148]	; (8001514 <SystemClock_Config+0xcc>)
 800147e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001488:	2300      	movs	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	4b22      	ldr	r3, [pc, #136]	; (8001518 <SystemClock_Config+0xd0>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a21      	ldr	r2, [pc, #132]	; (8001518 <SystemClock_Config+0xd0>)
 8001492:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001496:	6013      	str	r3, [r2, #0]
 8001498:	4b1f      	ldr	r3, [pc, #124]	; (8001518 <SystemClock_Config+0xd0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014a4:	2302      	movs	r3, #2
 80014a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014a8:	2301      	movs	r3, #1
 80014aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ac:	2310      	movs	r3, #16
 80014ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b0:	2302      	movs	r3, #2
 80014b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014b4:	2300      	movs	r3, #0
 80014b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014b8:	2308      	movs	r3, #8
 80014ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80014bc:	2360      	movs	r3, #96	; 0x60
 80014be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014c0:	2302      	movs	r3, #2
 80014c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80014c4:	2308      	movs	r3, #8
 80014c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c8:	f107 0320 	add.w	r3, r7, #32
 80014cc:	4618      	mov	r0, r3
 80014ce:	f002 fa5f 	bl	8003990 <HAL_RCC_OscConfig>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014d8:	f000 fc26 	bl	8001d28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014dc:	230f      	movs	r3, #15
 80014de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e0:	2302      	movs	r3, #2
 80014e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80014ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	2103      	movs	r1, #3
 80014fa:	4618      	mov	r0, r3
 80014fc:	f002 fcc0 	bl	8003e80 <HAL_RCC_ClockConfig>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001506:	f000 fc0f 	bl	8001d28 <Error_Handler>
  }
}
 800150a:	bf00      	nop
 800150c:	3750      	adds	r7, #80	; 0x50
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40023800 	.word	0x40023800
 8001518:	40007000 	.word	0x40007000

0800151c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001520:	4b13      	ldr	r3, [pc, #76]	; (8001570 <MX_I2C1_Init+0x54>)
 8001522:	4a14      	ldr	r2, [pc, #80]	; (8001574 <MX_I2C1_Init+0x58>)
 8001524:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 25000;
 8001526:	4b12      	ldr	r3, [pc, #72]	; (8001570 <MX_I2C1_Init+0x54>)
 8001528:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800152c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800152e:	4b10      	ldr	r3, [pc, #64]	; (8001570 <MX_I2C1_Init+0x54>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001534:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <MX_I2C1_Init+0x54>)
 8001536:	2200      	movs	r2, #0
 8001538:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800153a:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <MX_I2C1_Init+0x54>)
 800153c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001540:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001542:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <MX_I2C1_Init+0x54>)
 8001544:	2200      	movs	r2, #0
 8001546:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001548:	4b09      	ldr	r3, [pc, #36]	; (8001570 <MX_I2C1_Init+0x54>)
 800154a:	2200      	movs	r2, #0
 800154c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800154e:	4b08      	ldr	r3, [pc, #32]	; (8001570 <MX_I2C1_Init+0x54>)
 8001550:	2200      	movs	r2, #0
 8001552:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001554:	4b06      	ldr	r3, [pc, #24]	; (8001570 <MX_I2C1_Init+0x54>)
 8001556:	2200      	movs	r2, #0
 8001558:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800155a:	4805      	ldr	r0, [pc, #20]	; (8001570 <MX_I2C1_Init+0x54>)
 800155c:	f001 fd7a 	bl	8003054 <HAL_I2C_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001566:	f000 fbdf 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000410 	.word	0x20000410
 8001574:	40005400 	.word	0x40005400

08001578 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800157e:	f107 0308 	add.w	r3, r7, #8
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158c:	463b      	mov	r3, r7
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001594:	4b1d      	ldr	r3, [pc, #116]	; (800160c <MX_TIM2_Init+0x94>)
 8001596:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800159a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800159c:	4b1b      	ldr	r3, [pc, #108]	; (800160c <MX_TIM2_Init+0x94>)
 800159e:	2200      	movs	r2, #0
 80015a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b1a      	ldr	r3, [pc, #104]	; (800160c <MX_TIM2_Init+0x94>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000;
 80015a8:	4b18      	ldr	r3, [pc, #96]	; (800160c <MX_TIM2_Init+0x94>)
 80015aa:	f64e 2260 	movw	r2, #60000	; 0xea60
 80015ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b0:	4b16      	ldr	r3, [pc, #88]	; (800160c <MX_TIM2_Init+0x94>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b6:	4b15      	ldr	r3, [pc, #84]	; (800160c <MX_TIM2_Init+0x94>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015bc:	4813      	ldr	r0, [pc, #76]	; (800160c <MX_TIM2_Init+0x94>)
 80015be:	f002 feb1 	bl	8004324 <HAL_TIM_Base_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015c8:	f000 fbae 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015d2:	f107 0308 	add.w	r3, r7, #8
 80015d6:	4619      	mov	r1, r3
 80015d8:	480c      	ldr	r0, [pc, #48]	; (800160c <MX_TIM2_Init+0x94>)
 80015da:	f003 fa07 	bl	80049ec <HAL_TIM_ConfigClockSource>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015e4:	f000 fba0 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e8:	2300      	movs	r3, #0
 80015ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015f0:	463b      	mov	r3, r7
 80015f2:	4619      	mov	r1, r3
 80015f4:	4805      	ldr	r0, [pc, #20]	; (800160c <MX_TIM2_Init+0x94>)
 80015f6:	f003 fdc1 	bl	800517c <HAL_TIMEx_MasterConfigSynchronization>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001600:	f000 fb92 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000464 	.word	0x20000464

08001610 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]
 8001624:	615a      	str	r2, [r3, #20]
 8001626:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001628:	4b1a      	ldr	r3, [pc, #104]	; (8001694 <MX_TIM9_Init+0x84>)
 800162a:	4a1b      	ldr	r2, [pc, #108]	; (8001698 <MX_TIM9_Init+0x88>)
 800162c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 266;
 800162e:	4b19      	ldr	r3, [pc, #100]	; (8001694 <MX_TIM9_Init+0x84>)
 8001630:	f44f 7285 	mov.w	r2, #266	; 0x10a
 8001634:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001636:	4b17      	ldr	r3, [pc, #92]	; (8001694 <MX_TIM9_Init+0x84>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 3600;
 800163c:	4b15      	ldr	r3, [pc, #84]	; (8001694 <MX_TIM9_Init+0x84>)
 800163e:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8001642:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001644:	4b13      	ldr	r3, [pc, #76]	; (8001694 <MX_TIM9_Init+0x84>)
 8001646:	2200      	movs	r2, #0
 8001648:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800164a:	4b12      	ldr	r3, [pc, #72]	; (8001694 <MX_TIM9_Init+0x84>)
 800164c:	2280      	movs	r2, #128	; 0x80
 800164e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001650:	4810      	ldr	r0, [pc, #64]	; (8001694 <MX_TIM9_Init+0x84>)
 8001652:	f002 ff19 	bl	8004488 <HAL_TIM_PWM_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM9_Init+0x50>
  {
    Error_Handler();
 800165c:	f000 fb64 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001660:	2360      	movs	r3, #96	; 0x60
 8001662:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 249;
 8001664:	23f9      	movs	r3, #249	; 0xf9
 8001666:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001670:	1d3b      	adds	r3, r7, #4
 8001672:	2200      	movs	r2, #0
 8001674:	4619      	mov	r1, r3
 8001676:	4807      	ldr	r0, [pc, #28]	; (8001694 <MX_TIM9_Init+0x84>)
 8001678:	f003 f8f6 	bl	8004868 <HAL_TIM_PWM_ConfigChannel>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 8001682:	f000 fb51 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001686:	4803      	ldr	r0, [pc, #12]	; (8001694 <MX_TIM9_Init+0x84>)
 8001688:	f001 f8bc 	bl	8002804 <HAL_TIM_MspPostInit>

}
 800168c:	bf00      	nop
 800168e:	3720      	adds	r7, #32
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	200004ac 	.word	0x200004ac
 8001698:	40014000 	.word	0x40014000

0800169c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08c      	sub	sp, #48	; 0x30
 80016a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a2:	f107 031c 	add.w	r3, r7, #28
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]
 80016b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	61bb      	str	r3, [r7, #24]
 80016b6:	4bb5      	ldr	r3, [pc, #724]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4ab4      	ldr	r2, [pc, #720]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016bc:	f043 0310 	orr.w	r3, r3, #16
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4bb2      	ldr	r3, [pc, #712]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0310 	and.w	r3, r3, #16
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	4bae      	ldr	r3, [pc, #696]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	4aad      	ldr	r2, [pc, #692]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016d8:	f043 0304 	orr.w	r3, r3, #4
 80016dc:	6313      	str	r3, [r2, #48]	; 0x30
 80016de:	4bab      	ldr	r3, [pc, #684]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	f003 0304 	and.w	r3, r3, #4
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	4ba7      	ldr	r3, [pc, #668]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4aa6      	ldr	r2, [pc, #664]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4ba4      	ldr	r3, [pc, #656]	; (800198c <MX_GPIO_Init+0x2f0>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001702:	613b      	str	r3, [r7, #16]
 8001704:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	4ba0      	ldr	r3, [pc, #640]	; (800198c <MX_GPIO_Init+0x2f0>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	4a9f      	ldr	r2, [pc, #636]	; (800198c <MX_GPIO_Init+0x2f0>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	6313      	str	r3, [r2, #48]	; 0x30
 8001716:	4b9d      	ldr	r3, [pc, #628]	; (800198c <MX_GPIO_Init+0x2f0>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	4b99      	ldr	r3, [pc, #612]	; (800198c <MX_GPIO_Init+0x2f0>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a98      	ldr	r2, [pc, #608]	; (800198c <MX_GPIO_Init+0x2f0>)
 800172c:	f043 0302 	orr.w	r3, r3, #2
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b96      	ldr	r3, [pc, #600]	; (800198c <MX_GPIO_Init+0x2f0>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	60bb      	str	r3, [r7, #8]
 800173c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	607b      	str	r3, [r7, #4]
 8001742:	4b92      	ldr	r3, [pc, #584]	; (800198c <MX_GPIO_Init+0x2f0>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	4a91      	ldr	r2, [pc, #580]	; (800198c <MX_GPIO_Init+0x2f0>)
 8001748:	f043 0308 	orr.w	r3, r3, #8
 800174c:	6313      	str	r3, [r2, #48]	; 0x30
 800174e:	4b8f      	ldr	r3, [pc, #572]	; (800198c <MX_GPIO_Init+0x2f0>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	f003 0308 	and.w	r3, r3, #8
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|pump_Pin, GPIO_PIN_RESET);
 800175a:	2200      	movs	r2, #0
 800175c:	f44f 7184 	mov.w	r1, #264	; 0x108
 8001760:	488b      	ldr	r0, [pc, #556]	; (8001990 <MX_GPIO_Init+0x2f4>)
 8001762:	f001 fc5d 	bl	8003020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001766:	2201      	movs	r2, #1
 8001768:	2101      	movs	r1, #1
 800176a:	488a      	ldr	r0, [pc, #552]	; (8001994 <MX_GPIO_Init+0x2f8>)
 800176c:	f001 fc58 	bl	8003020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, diode1_Pin|diode2_Pin, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	2114      	movs	r1, #20
 8001774:	4887      	ldr	r0, [pc, #540]	; (8001994 <MX_GPIO_Init+0x2f8>)
 8001776:	f001 fc53 	bl	8003020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, diode3_Pin|diode4_Pin, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	2105      	movs	r1, #5
 800177e:	4886      	ldr	r0, [pc, #536]	; (8001998 <MX_GPIO_Init+0x2fc>)
 8001780:	f001 fc4e 	bl	8003020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001784:	2200      	movs	r2, #0
 8001786:	f24f 0110 	movw	r1, #61456	; 0xf010
 800178a:	4884      	ldr	r0, [pc, #528]	; (800199c <MX_GPIO_Init+0x300>)
 800178c:	f001 fc48 	bl	8003020 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001790:	2304      	movs	r3, #4
 8001792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800179c:	f107 031c 	add.w	r3, r7, #28
 80017a0:	4619      	mov	r1, r3
 80017a2:	487b      	ldr	r0, [pc, #492]	; (8001990 <MX_GPIO_Init+0x2f4>)
 80017a4:	f001 faa0 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin pump_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|pump_Pin;
 80017a8:	f44f 7384 	mov.w	r3, #264	; 0x108
 80017ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ae:	2301      	movs	r3, #1
 80017b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017ba:	f107 031c 	add.w	r3, r7, #28
 80017be:	4619      	mov	r1, r3
 80017c0:	4873      	ldr	r0, [pc, #460]	; (8001990 <MX_GPIO_Init+0x2f4>)
 80017c2:	f001 fa91 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 80017c6:	2332      	movs	r3, #50	; 0x32
 80017c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80017ca:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80017ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017d4:	f107 031c 	add.w	r3, r7, #28
 80017d8:	4619      	mov	r1, r3
 80017da:	486d      	ldr	r0, [pc, #436]	; (8001990 <MX_GPIO_Init+0x2f4>)
 80017dc:	f001 fa84 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin diode1_Pin diode2_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|diode1_Pin|diode2_Pin;
 80017e0:	2315      	movs	r3, #21
 80017e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ec:	2300      	movs	r3, #0
 80017ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f0:	f107 031c 	add.w	r3, r7, #28
 80017f4:	4619      	mov	r1, r3
 80017f6:	4867      	ldr	r0, [pc, #412]	; (8001994 <MX_GPIO_Init+0x2f8>)
 80017f8:	f001 fa76 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : holeStatePin1_Pin holeStatePin2_Pin */
  GPIO_InitStruct.Pin = holeStatePin1_Pin|holeStatePin2_Pin;
 80017fc:	2322      	movs	r3, #34	; 0x22
 80017fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001800:	2300      	movs	r3, #0
 8001802:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001804:	2302      	movs	r3, #2
 8001806:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001808:	f107 031c 	add.w	r3, r7, #28
 800180c:	4619      	mov	r1, r3
 800180e:	4861      	ldr	r0, [pc, #388]	; (8001994 <MX_GPIO_Init+0x2f8>)
 8001810:	f001 fa6a 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001814:	2308      	movs	r3, #8
 8001816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001818:	2302      	movs	r3, #2
 800181a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001820:	2300      	movs	r3, #0
 8001822:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001824:	2305      	movs	r3, #5
 8001826:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001828:	f107 031c 	add.w	r3, r7, #28
 800182c:	4619      	mov	r1, r3
 800182e:	4859      	ldr	r0, [pc, #356]	; (8001994 <MX_GPIO_Init+0x2f8>)
 8001830:	f001 fa5a 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001834:	2301      	movs	r3, #1
 8001836:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001838:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800183c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	4619      	mov	r1, r3
 8001848:	4855      	ldr	r0, [pc, #340]	; (80019a0 <MX_GPIO_Init+0x304>)
 800184a:	f001 fa4d 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800184e:	2310      	movs	r3, #16
 8001850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001852:	2302      	movs	r3, #2
 8001854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185a:	2300      	movs	r3, #0
 800185c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800185e:	2306      	movs	r3, #6
 8001860:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001862:	f107 031c 	add.w	r3, r7, #28
 8001866:	4619      	mov	r1, r3
 8001868:	484d      	ldr	r0, [pc, #308]	; (80019a0 <MX_GPIO_Init+0x304>)
 800186a:	f001 fa3d 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800186e:	23e0      	movs	r3, #224	; 0xe0
 8001870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001872:	2302      	movs	r3, #2
 8001874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187a:	2303      	movs	r3, #3
 800187c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800187e:	2305      	movs	r3, #5
 8001880:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001882:	f107 031c 	add.w	r3, r7, #28
 8001886:	4619      	mov	r1, r3
 8001888:	4845      	ldr	r0, [pc, #276]	; (80019a0 <MX_GPIO_Init+0x304>)
 800188a:	f001 fa2d 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : diode3_Pin diode4_Pin */
  GPIO_InitStruct.Pin = diode3_Pin|diode4_Pin;
 800188e:	2305      	movs	r3, #5
 8001890:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	2301      	movs	r3, #1
 8001894:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189e:	f107 031c 	add.w	r3, r7, #28
 80018a2:	4619      	mov	r1, r3
 80018a4:	483c      	ldr	r0, [pc, #240]	; (8001998 <MX_GPIO_Init+0x2fc>)
 80018a6:	f001 fa1f 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : holeStatePin3_Pin */
  GPIO_InitStruct.Pin = holeStatePin3_Pin;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ae:	2300      	movs	r3, #0
 80018b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018b2:	2302      	movs	r3, #2
 80018b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(holeStatePin3_GPIO_Port, &GPIO_InitStruct);
 80018b6:	f107 031c 	add.w	r3, r7, #28
 80018ba:	4619      	mov	r1, r3
 80018bc:	4836      	ldr	r0, [pc, #216]	; (8001998 <MX_GPIO_Init+0x2fc>)
 80018be:	f001 fa13 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : holeStatePin4_Pin */
  GPIO_InitStruct.Pin = holeStatePin4_Pin;
 80018c2:	2380      	movs	r3, #128	; 0x80
 80018c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c6:	2300      	movs	r3, #0
 80018c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018ca:	2302      	movs	r3, #2
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(holeStatePin4_GPIO_Port, &GPIO_InitStruct);
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	4619      	mov	r1, r3
 80018d4:	482e      	ldr	r0, [pc, #184]	; (8001990 <MX_GPIO_Init+0x2f4>)
 80018d6:	f001 fa07 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80018da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e8:	2300      	movs	r3, #0
 80018ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018ec:	2305      	movs	r3, #5
 80018ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	4619      	mov	r1, r3
 80018f6:	4828      	ldr	r0, [pc, #160]	; (8001998 <MX_GPIO_Init+0x2fc>)
 80018f8:	f001 f9f6 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80018fc:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001900:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
 8001904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800190e:	f107 031c 	add.w	r3, r7, #28
 8001912:	4619      	mov	r1, r3
 8001914:	4821      	ldr	r0, [pc, #132]	; (800199c <MX_GPIO_Init+0x300>)
 8001916:	f001 f9e7 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800191a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800191e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800192c:	2306      	movs	r3, #6
 800192e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	4619      	mov	r1, r3
 8001936:	4817      	ldr	r0, [pc, #92]	; (8001994 <MX_GPIO_Init+0x2f8>)
 8001938:	f001 f9d6 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800193c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001942:	2300      	movs	r3, #0
 8001944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800194a:	f107 031c 	add.w	r3, r7, #28
 800194e:	4619      	mov	r1, r3
 8001950:	4813      	ldr	r0, [pc, #76]	; (80019a0 <MX_GPIO_Init+0x304>)
 8001952:	f001 f9c9 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001956:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800195a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195c:	2302      	movs	r3, #2
 800195e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	2300      	movs	r3, #0
 8001962:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001964:	2303      	movs	r3, #3
 8001966:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001968:	230a      	movs	r3, #10
 800196a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196c:	f107 031c 	add.w	r3, r7, #28
 8001970:	4619      	mov	r1, r3
 8001972:	480b      	ldr	r0, [pc, #44]	; (80019a0 <MX_GPIO_Init+0x304>)
 8001974:	f001 f9b8 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001978:	2320      	movs	r3, #32
 800197a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800197c:	2300      	movs	r3, #0
 800197e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001984:	f107 031c 	add.w	r3, r7, #28
 8001988:	4619      	mov	r1, r3
 800198a:	e00b      	b.n	80019a4 <MX_GPIO_Init+0x308>
 800198c:	40023800 	.word	0x40023800
 8001990:	40021000 	.word	0x40021000
 8001994:	40020800 	.word	0x40020800
 8001998:	40020400 	.word	0x40020400
 800199c:	40020c00 	.word	0x40020c00
 80019a0:	40020000 	.word	0x40020000
 80019a4:	4809      	ldr	r0, [pc, #36]	; (80019cc <MX_GPIO_Init+0x330>)
 80019a6:	f001 f99f 	bl	8002ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : enc_CLICK_Pin enc_DATA_Pin enc_CLK_Pin */
  GPIO_InitStruct.Pin = enc_CLICK_Pin|enc_DATA_Pin|enc_CLK_Pin;
 80019aa:	2370      	movs	r3, #112	; 0x70
 80019ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ae:	2300      	movs	r3, #0
 80019b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b6:	f107 031c 	add.w	r3, r7, #28
 80019ba:	4619      	mov	r1, r3
 80019bc:	4804      	ldr	r0, [pc, #16]	; (80019d0 <MX_GPIO_Init+0x334>)
 80019be:	f001 f993 	bl	8002ce8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019c2:	bf00      	nop
 80019c4:	3730      	adds	r7, #48	; 0x30
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40020c00 	.word	0x40020c00
 80019d0:	40020400 	.word	0x40020400

080019d4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
	  drinkpos.postitionOfDrinks[0] = 1;
	  osDelay(10000);
	  drinkpos.postitionOfDrinks[0] = 0;
	  osDelay(10000);
  	  */
	  osDelay(10);
 80019dc:	200a      	movs	r0, #10
 80019de:	f003 fcba 	bl	8005356 <osDelay>
 80019e2:	e7fb      	b.n	80019dc <StartDefaultTask+0x8>

080019e4 <diodeDetector_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_diodeDetector_Init */
void diodeDetector_Init(void const * argument)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN diodeDetector_Init */
  /* Infinite loop */
  for(;;)
  {

	if (drinkpos.postitionOfDrinks[0] == 1){
 80019ec:	4b1f      	ldr	r3, [pc, #124]	; (8001a6c <diodeDetector_Init+0x88>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d105      	bne.n	8001a00 <diodeDetector_Init+0x1c>
		HAL_GPIO_WritePin(diode1_GPIO_Port, diode1_Pin, 1);
 80019f4:	2201      	movs	r2, #1
 80019f6:	2104      	movs	r1, #4
 80019f8:	481d      	ldr	r0, [pc, #116]	; (8001a70 <diodeDetector_Init+0x8c>)
 80019fa:	f001 fb11 	bl	8003020 <HAL_GPIO_WritePin>
 80019fe:	e004      	b.n	8001a0a <diodeDetector_Init+0x26>
	}
	else{
		HAL_GPIO_WritePin(diode1_GPIO_Port, diode1_Pin, 0);
 8001a00:	2200      	movs	r2, #0
 8001a02:	2104      	movs	r1, #4
 8001a04:	481a      	ldr	r0, [pc, #104]	; (8001a70 <diodeDetector_Init+0x8c>)
 8001a06:	f001 fb0b 	bl	8003020 <HAL_GPIO_WritePin>
	}
	if (drinkpos.postitionOfDrinks[1] == 1){
 8001a0a:	4b18      	ldr	r3, [pc, #96]	; (8001a6c <diodeDetector_Init+0x88>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d105      	bne.n	8001a1e <diodeDetector_Init+0x3a>
		HAL_GPIO_WritePin(diode2_GPIO_Port, diode2_Pin, 1);
 8001a12:	2201      	movs	r2, #1
 8001a14:	2110      	movs	r1, #16
 8001a16:	4816      	ldr	r0, [pc, #88]	; (8001a70 <diodeDetector_Init+0x8c>)
 8001a18:	f001 fb02 	bl	8003020 <HAL_GPIO_WritePin>
 8001a1c:	e004      	b.n	8001a28 <diodeDetector_Init+0x44>
	}
	else{
		HAL_GPIO_WritePin(diode2_GPIO_Port, diode2_Pin, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2110      	movs	r1, #16
 8001a22:	4813      	ldr	r0, [pc, #76]	; (8001a70 <diodeDetector_Init+0x8c>)
 8001a24:	f001 fafc 	bl	8003020 <HAL_GPIO_WritePin>
	}
	if (drinkpos.postitionOfDrinks[2] == 1){
 8001a28:	4b10      	ldr	r3, [pc, #64]	; (8001a6c <diodeDetector_Init+0x88>)
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d105      	bne.n	8001a3c <diodeDetector_Init+0x58>
		HAL_GPIO_WritePin(diode3_GPIO_Port, diode3_Pin, 1);
 8001a30:	2201      	movs	r2, #1
 8001a32:	2101      	movs	r1, #1
 8001a34:	480f      	ldr	r0, [pc, #60]	; (8001a74 <diodeDetector_Init+0x90>)
 8001a36:	f001 faf3 	bl	8003020 <HAL_GPIO_WritePin>
 8001a3a:	e004      	b.n	8001a46 <diodeDetector_Init+0x62>
	}
	else{
		HAL_GPIO_WritePin(diode3_GPIO_Port, diode3_Pin, 0);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2101      	movs	r1, #1
 8001a40:	480c      	ldr	r0, [pc, #48]	; (8001a74 <diodeDetector_Init+0x90>)
 8001a42:	f001 faed 	bl	8003020 <HAL_GPIO_WritePin>
	}
	if (drinkpos.postitionOfDrinks[3] == 1){
 8001a46:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <diodeDetector_Init+0x88>)
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d105      	bne.n	8001a5a <diodeDetector_Init+0x76>
		HAL_GPIO_WritePin(diode4_GPIO_Port, diode4_Pin, 1);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	2104      	movs	r1, #4
 8001a52:	4808      	ldr	r0, [pc, #32]	; (8001a74 <diodeDetector_Init+0x90>)
 8001a54:	f001 fae4 	bl	8003020 <HAL_GPIO_WritePin>
 8001a58:	e004      	b.n	8001a64 <diodeDetector_Init+0x80>
	}
	else{
		HAL_GPIO_WritePin(diode4_GPIO_Port, diode4_Pin, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2104      	movs	r1, #4
 8001a5e:	4805      	ldr	r0, [pc, #20]	; (8001a74 <diodeDetector_Init+0x90>)
 8001a60:	f001 fade 	bl	8003020 <HAL_GPIO_WritePin>
	}

	osDelay(30);
 8001a64:	201e      	movs	r0, #30
 8001a66:	f003 fc76 	bl	8005356 <osDelay>
	if (drinkpos.postitionOfDrinks[0] == 1){
 8001a6a:	e7bf      	b.n	80019ec <diodeDetector_Init+0x8>
 8001a6c:	20000064 	.word	0x20000064
 8001a70:	40020800 	.word	0x40020800
 8001a74:	40020400 	.word	0x40020400

08001a78 <holeState_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_holeState_Init */
void holeState_Init(void const * argument)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN holeState_Init */
  /* Infinite loop */
  for(;;)
  {

	if (HAL_GPIO_ReadPin(holeStatePin1_GPIO_Port, holeStatePin1_Pin) == 1){
 8001a80:	2102      	movs	r1, #2
 8001a82:	4825      	ldr	r0, [pc, #148]	; (8001b18 <holeState_Init+0xa0>)
 8001a84:	f001 fab4 	bl	8002ff0 <HAL_GPIO_ReadPin>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d105      	bne.n	8001a9a <holeState_Init+0x22>
		drinkpos.drinkChange(&drinkpos, 1);
 8001a8e:	4b23      	ldr	r3, [pc, #140]	; (8001b1c <holeState_Init+0xa4>)
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	2101      	movs	r1, #1
 8001a94:	4821      	ldr	r0, [pc, #132]	; (8001b1c <holeState_Init+0xa4>)
 8001a96:	4798      	blx	r3
 8001a98:	e004      	b.n	8001aa4 <holeState_Init+0x2c>
	}
	else{
		drinkpos.drinkChange(&drinkpos, 11);
 8001a9a:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <holeState_Init+0xa4>)
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	210b      	movs	r1, #11
 8001aa0:	481e      	ldr	r0, [pc, #120]	; (8001b1c <holeState_Init+0xa4>)
 8001aa2:	4798      	blx	r3
	}

	if (HAL_GPIO_ReadPin(holeStatePin2_GPIO_Port, holeStatePin2_Pin) == 1){
 8001aa4:	2120      	movs	r1, #32
 8001aa6:	481c      	ldr	r0, [pc, #112]	; (8001b18 <holeState_Init+0xa0>)
 8001aa8:	f001 faa2 	bl	8002ff0 <HAL_GPIO_ReadPin>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d105      	bne.n	8001abe <holeState_Init+0x46>
		drinkpos.drinkChange(&drinkpos, 2);
 8001ab2:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <holeState_Init+0xa4>)
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	2102      	movs	r1, #2
 8001ab8:	4818      	ldr	r0, [pc, #96]	; (8001b1c <holeState_Init+0xa4>)
 8001aba:	4798      	blx	r3
 8001abc:	e004      	b.n	8001ac8 <holeState_Init+0x50>
	}
	else{
		drinkpos.drinkChange(&drinkpos, 22);
 8001abe:	4b17      	ldr	r3, [pc, #92]	; (8001b1c <holeState_Init+0xa4>)
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	2116      	movs	r1, #22
 8001ac4:	4815      	ldr	r0, [pc, #84]	; (8001b1c <holeState_Init+0xa4>)
 8001ac6:	4798      	blx	r3
	}
	if (HAL_GPIO_ReadPin(holeStatePin3_GPIO_Port, holeStatePin3_Pin) == 1){
 8001ac8:	2102      	movs	r1, #2
 8001aca:	4815      	ldr	r0, [pc, #84]	; (8001b20 <holeState_Init+0xa8>)
 8001acc:	f001 fa90 	bl	8002ff0 <HAL_GPIO_ReadPin>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d105      	bne.n	8001ae2 <holeState_Init+0x6a>
		drinkpos.drinkChange(&drinkpos, 3);
 8001ad6:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <holeState_Init+0xa4>)
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	2103      	movs	r1, #3
 8001adc:	480f      	ldr	r0, [pc, #60]	; (8001b1c <holeState_Init+0xa4>)
 8001ade:	4798      	blx	r3
 8001ae0:	e004      	b.n	8001aec <holeState_Init+0x74>
	}
	else{
		drinkpos.drinkChange(&drinkpos, 33);
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <holeState_Init+0xa4>)
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	2121      	movs	r1, #33	; 0x21
 8001ae8:	480c      	ldr	r0, [pc, #48]	; (8001b1c <holeState_Init+0xa4>)
 8001aea:	4798      	blx	r3
	}
	if (HAL_GPIO_ReadPin(holeStatePin4_GPIO_Port, holeStatePin4_Pin) == 1){
 8001aec:	2180      	movs	r1, #128	; 0x80
 8001aee:	480d      	ldr	r0, [pc, #52]	; (8001b24 <holeState_Init+0xac>)
 8001af0:	f001 fa7e 	bl	8002ff0 <HAL_GPIO_ReadPin>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d105      	bne.n	8001b06 <holeState_Init+0x8e>
		drinkpos.drinkChange(&drinkpos, 4);
 8001afa:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <holeState_Init+0xa4>)
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	2104      	movs	r1, #4
 8001b00:	4806      	ldr	r0, [pc, #24]	; (8001b1c <holeState_Init+0xa4>)
 8001b02:	4798      	blx	r3
 8001b04:	e004      	b.n	8001b10 <holeState_Init+0x98>
	}
	else{
		drinkpos.drinkChange(&drinkpos, 44);
 8001b06:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <holeState_Init+0xa4>)
 8001b08:	691b      	ldr	r3, [r3, #16]
 8001b0a:	212c      	movs	r1, #44	; 0x2c
 8001b0c:	4803      	ldr	r0, [pc, #12]	; (8001b1c <holeState_Init+0xa4>)
 8001b0e:	4798      	blx	r3
	}

    osDelay(30);
 8001b10:	201e      	movs	r0, #30
 8001b12:	f003 fc20 	bl	8005356 <osDelay>
	if (HAL_GPIO_ReadPin(holeStatePin1_GPIO_Port, holeStatePin1_Pin) == 1){
 8001b16:	e7b3      	b.n	8001a80 <holeState_Init+0x8>
 8001b18:	40020800 	.word	0x40020800
 8001b1c:	20000064 	.word	0x20000064
 8001b20:	40020400 	.word	0x40020400
 8001b24:	40021000 	.word	0x40021000

08001b28 <displayMenu_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_displayMenu_Init */
void displayMenu_Init(void const * argument)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN displayMenu_Init */
  HD44780_Init(2);
 8001b30:	2002      	movs	r0, #2
 8001b32:	f7ff f9d3 	bl	8000edc <HD44780_Init>
  drinkCounterReset();
 8001b36:	f000 facf 	bl	80020d8 <drinkCounterReset>
  menu.subMenuFlag = 1;
 8001b3a:	4b39      	ldr	r3, [pc, #228]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	611a      	str	r2, [r3, #16]
  menu.cursorPos = 0;
 8001b40:	4b37      	ldr	r3, [pc, #220]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  menu.menuChanged = 1;
 8001b46:	4b36      	ldr	r3, [pc, #216]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	60da      	str	r2, [r3, #12]
  menu.mililiters = 10;
 8001b4c:	4b34      	ldr	r3, [pc, #208]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b4e:	220a      	movs	r2, #10
 8001b50:	615a      	str	r2, [r3, #20]
  /* Infinite loop */
  for(;;)
  {
	  switch(menu.subMenuFlag){
 8001b52:	4b33      	ldr	r3, [pc, #204]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	d00e      	beq.n	8001b78 <displayMenu_Init+0x50>
 8001b5a:	2b03      	cmp	r3, #3
 8001b5c:	dc10      	bgt.n	8001b80 <displayMenu_Init+0x58>
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d002      	beq.n	8001b68 <displayMenu_Init+0x40>
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d004      	beq.n	8001b70 <displayMenu_Init+0x48>
 8001b66:	e00b      	b.n	8001b80 <displayMenu_Init+0x58>
	  	  case 1:
	  		  menu.currentMenu = &SUB1;
 8001b68:	4b2d      	ldr	r3, [pc, #180]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b6a:	4a2e      	ldr	r2, [pc, #184]	; (8001c24 <displayMenu_Init+0xfc>)
 8001b6c:	601a      	str	r2, [r3, #0]
	  		  break;
 8001b6e:	e007      	b.n	8001b80 <displayMenu_Init+0x58>
	  	  case 2:
	          menu.currentMenu = &SUB2;
 8001b70:	4b2b      	ldr	r3, [pc, #172]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b72:	4a2d      	ldr	r2, [pc, #180]	; (8001c28 <displayMenu_Init+0x100>)
 8001b74:	601a      	str	r2, [r3, #0]
	          break;
 8001b76:	e003      	b.n	8001b80 <displayMenu_Init+0x58>
	  	  case 3:
	  		  menu.currentMenu = &SUB3;
 8001b78:	4b29      	ldr	r3, [pc, #164]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b7a:	4a2c      	ldr	r2, [pc, #176]	; (8001c2c <displayMenu_Init+0x104>)
 8001b7c:	601a      	str	r2, [r3, #0]
	  		  break;
 8001b7e:	bf00      	nop
	  	  //default:
	  	//	  menuError();
	  }
	  if(menu.menuChanged==1){
 8001b80:	4b27      	ldr	r3, [pc, #156]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d146      	bne.n	8001c16 <displayMenu_Init+0xee>
		  if (menu.currentMenu==&SUB1){
 8001b88:	4b25      	ldr	r3, [pc, #148]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a25      	ldr	r2, [pc, #148]	; (8001c24 <displayMenu_Init+0xfc>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d115      	bne.n	8001bbe <displayMenu_Init+0x96>
			  defaultMenu();
 8001b92:	f000 f8cf 	bl	8001d34 <defaultMenu>
			  switch(menu.cursorPos){
 8001b96:	4b22      	ldr	r3, [pc, #136]	; (8001c20 <displayMenu_Init+0xf8>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d00c      	beq.n	8001bb8 <displayMenu_Init+0x90>
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	dc0d      	bgt.n	8001bbe <displayMenu_Init+0x96>
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d002      	beq.n	8001bac <displayMenu_Init+0x84>
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d003      	beq.n	8001bb2 <displayMenu_Init+0x8a>
 8001baa:	e008      	b.n	8001bbe <displayMenu_Init+0x96>
			  	  case 0:
			  		  defaultMenuCursorPos1();
 8001bac:	f000 f9a2 	bl	8001ef4 <defaultMenuCursorPos1>
			  		  break;
 8001bb0:	e005      	b.n	8001bbe <displayMenu_Init+0x96>
			  	  case 1:
			  		  defaultMenuCursorPos2();
 8001bb2:	f000 f9bd 	bl	8001f30 <defaultMenuCursorPos2>
			  		  break;
 8001bb6:	e002      	b.n	8001bbe <displayMenu_Init+0x96>
			  	  case 2:
			  		  defaultMenuCursorPos3();
 8001bb8:	f000 f9d8 	bl	8001f6c <defaultMenuCursorPos3>
			  		  break;
 8001bbc:	bf00      	nop
			//  	  default:
			//  		  menuError();
			  }
		  }
		  if (menu.currentMenu==&SUB2){
 8001bbe:	4b18      	ldr	r3, [pc, #96]	; (8001c20 <displayMenu_Init+0xf8>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a19      	ldr	r2, [pc, #100]	; (8001c28 <displayMenu_Init+0x100>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d10f      	bne.n	8001be8 <displayMenu_Init+0xc0>
			  sub2Menu(&menu);
 8001bc8:	4815      	ldr	r0, [pc, #84]	; (8001c20 <displayMenu_Init+0xf8>)
 8001bca:	f000 f8d5 	bl	8001d78 <sub2Menu>
			  switch(menu.cursorPos){
 8001bce:	4b14      	ldr	r3, [pc, #80]	; (8001c20 <displayMenu_Init+0xf8>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d002      	beq.n	8001bdc <displayMenu_Init+0xb4>
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d003      	beq.n	8001be2 <displayMenu_Init+0xba>
 8001bda:	e005      	b.n	8001be8 <displayMenu_Init+0xc0>
			  	  case 0:
			  		  sub2MenuCursorPos1();
 8001bdc:	f000 f9e4 	bl	8001fa8 <sub2MenuCursorPos1>
			  		  break;
 8001be0:	e002      	b.n	8001be8 <displayMenu_Init+0xc0>
			  	  case 1:
			  		  sub2MenuCursorPos2();
 8001be2:	f000 f9f7 	bl	8001fd4 <sub2MenuCursorPos2>
			  		  break;
 8001be6:	bf00      	nop
			  //	  default:
			  //		  menuError();
			  }
		  }
		  if (menu.currentMenu==&SUB3){
 8001be8:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <displayMenu_Init+0xf8>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a0f      	ldr	r2, [pc, #60]	; (8001c2c <displayMenu_Init+0x104>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d10e      	bne.n	8001c10 <displayMenu_Init+0xe8>
			  sub3Menu();
 8001bf2:	f000 f8f9 	bl	8001de8 <sub3Menu>
			  switch(menu.cursorPos){
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <displayMenu_Init+0xf8>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d002      	beq.n	8001c04 <displayMenu_Init+0xdc>
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d003      	beq.n	8001c0a <displayMenu_Init+0xe2>
 8001c02:	e005      	b.n	8001c10 <displayMenu_Init+0xe8>
			  	  case 0:
			  		  sub3MenuCursorPos1();
 8001c04:	f000 f9fc 	bl	8002000 <sub3MenuCursorPos1>
			  		  break;
 8001c08:	e002      	b.n	8001c10 <displayMenu_Init+0xe8>
			  	  case 1:
			  		  sub3MenuCursorPos2();
 8001c0a:	f000 fa0f 	bl	800202c <sub3MenuCursorPos2>
			  		  break;
 8001c0e:	bf00      	nop
			  //	  default:
			  //		  menuError();
			  }
		  }
	  menu.menuChanged = 0;
 8001c10:	4b03      	ldr	r3, [pc, #12]	; (8001c20 <displayMenu_Init+0xf8>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
	  }
	osDelay(30);
 8001c16:	201e      	movs	r0, #30
 8001c18:	f003 fb9d 	bl	8005356 <osDelay>
	  switch(menu.subMenuFlag){
 8001c1c:	e799      	b.n	8001b52 <displayMenu_Init+0x2a>
 8001c1e:	bf00      	nop
 8001c20:	20000040 	.word	0x20000040
 8001c24:	20000010 	.word	0x20000010
 8001c28:	20000020 	.word	0x20000020
 8001c2c:	20000030 	.word	0x20000030

08001c30 <pourInit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pourInit */
void pourInit(void const * argument)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pourInit */
	menu.pourChanged = 0;
 8001c38:	4b2f      	ldr	r3, [pc, #188]	; (8001cf8 <pourInit+0xc8>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	605a      	str	r2, [r3, #4]
	HAL_GPIO_WritePin(pump_GPIO_Port, pump_Pin, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c44:	482d      	ldr	r0, [pc, #180]	; (8001cfc <pourInit+0xcc>)
 8001c46:	f001 f9eb 	bl	8003020 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	if (menu.pourChanged == 1){
 8001c4a:	4b2b      	ldr	r3, [pc, #172]	; (8001cf8 <pourInit+0xc8>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d14d      	bne.n	8001cee <pourInit+0xbe>
		setRotation(10);
 8001c52:	200a      	movs	r0, #10
 8001c54:	f000 fbe4 	bl	8002420 <setRotation>
		osDelay(1500);
 8001c58:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001c5c:	f003 fb7b 	bl	8005356 <osDelay>
		if (drinkpos.postitionOfDrinks[0] == 1){
 8001c60:	4b27      	ldr	r3, [pc, #156]	; (8001d00 <pourInit+0xd0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d10c      	bne.n	8001c82 <pourInit+0x52>
			setRotation(58);
 8001c68:	203a      	movs	r0, #58	; 0x3a
 8001c6a:	f000 fbd9 	bl	8002420 <setRotation>
			pump(menu.mililiters*200);
 8001c6e:	4b22      	ldr	r3, [pc, #136]	; (8001cf8 <pourInit+0xc8>)
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	22c8      	movs	r2, #200	; 0xc8
 8001c74:	fb02 f303 	mul.w	r3, r2, r3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fb29 	bl	80012d0 <pump>
			drinkAddCounter1();
 8001c7e:	f000 f9eb 	bl	8002058 <drinkAddCounter1>
		}
		if (drinkpos.postitionOfDrinks[1] == 1){
 8001c82:	4b1f      	ldr	r3, [pc, #124]	; (8001d00 <pourInit+0xd0>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d10c      	bne.n	8001ca4 <pourInit+0x74>
			setRotation(84);
 8001c8a:	2054      	movs	r0, #84	; 0x54
 8001c8c:	f000 fbc8 	bl	8002420 <setRotation>
			pump(menu.mililiters*200);
 8001c90:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <pourInit+0xc8>)
 8001c92:	695b      	ldr	r3, [r3, #20]
 8001c94:	22c8      	movs	r2, #200	; 0xc8
 8001c96:	fb02 f303 	mul.w	r3, r2, r3
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff fb18 	bl	80012d0 <pump>
			drinkAddCounter2();
 8001ca0:	f000 f9ea 	bl	8002078 <drinkAddCounter2>
		}
		if (drinkpos.postitionOfDrinks[2] == 1){
 8001ca4:	4b16      	ldr	r3, [pc, #88]	; (8001d00 <pourInit+0xd0>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d10c      	bne.n	8001cc6 <pourInit+0x96>
			setRotation(112);
 8001cac:	2070      	movs	r0, #112	; 0x70
 8001cae:	f000 fbb7 	bl	8002420 <setRotation>
			pump(menu.mililiters*200);
 8001cb2:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <pourInit+0xc8>)
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	22c8      	movs	r2, #200	; 0xc8
 8001cb8:	fb02 f303 	mul.w	r3, r2, r3
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fb07 	bl	80012d0 <pump>
			drinkAddCounter3();
 8001cc2:	f000 f9e9 	bl	8002098 <drinkAddCounter3>
		}
		if (drinkpos.postitionOfDrinks[3] == 1){
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <pourInit+0xd0>)
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d10c      	bne.n	8001ce8 <pourInit+0xb8>
			setRotation(141);
 8001cce:	208d      	movs	r0, #141	; 0x8d
 8001cd0:	f000 fba6 	bl	8002420 <setRotation>
			pump(menu.mililiters*200);
 8001cd4:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <pourInit+0xc8>)
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	22c8      	movs	r2, #200	; 0xc8
 8001cda:	fb02 f303 	mul.w	r3, r2, r3
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff faf6 	bl	80012d0 <pump>
			drinkAddCounter4();
 8001ce4:	f000 f9e8 	bl	80020b8 <drinkAddCounter4>
		}
		menu.pourChanged = 0;
 8001ce8:	4b03      	ldr	r3, [pc, #12]	; (8001cf8 <pourInit+0xc8>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	605a      	str	r2, [r3, #4]
	}
    osDelay(30);
 8001cee:	201e      	movs	r0, #30
 8001cf0:	f003 fb31 	bl	8005356 <osDelay>
	if (menu.pourChanged == 1){
 8001cf4:	e7a9      	b.n	8001c4a <pourInit+0x1a>
 8001cf6:	bf00      	nop
 8001cf8:	20000040 	.word	0x20000040
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	20000064 	.word	0x20000064

08001d04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a04      	ldr	r2, [pc, #16]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d101      	bne.n	8001d1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d16:	f000 fee5 	bl	8002ae4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40010000 	.word	0x40010000

08001d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d2c:	b672      	cpsid	i
}
 8001d2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d30:	e7fe      	b.n	8001d30 <Error_Handler+0x8>
	...

08001d34 <defaultMenu>:
	HD44780_Clear();
	HD44780_SetCursor(0,0);
	HD44780_PrintStr("Menu Display Error");
}

void defaultMenu(){
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	HD44780_Clear();
 8001d38:	f7ff f954 	bl	8000fe4 <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f7ff f966 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr(FirstOpt);
 8001d44:	4809      	ldr	r0, [pc, #36]	; (8001d6c <defaultMenu+0x38>)
 8001d46:	f7ff f9d4 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(0,1);
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	f7ff f95f 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr(SecondOpt);
 8001d52:	4807      	ldr	r0, [pc, #28]	; (8001d70 <defaultMenu+0x3c>)
 8001d54:	f7ff f9cd 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(13,0);
 8001d58:	2100      	movs	r1, #0
 8001d5a:	200d      	movs	r0, #13
 8001d5c:	f7ff f958 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr(ThirdOpt);
 8001d60:	4804      	ldr	r0, [pc, #16]	; (8001d74 <defaultMenu+0x40>)
 8001d62:	f7ff f9c6 	bl	80010f2 <HD44780_PrintStr>
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	2000007c 	.word	0x2000007c
 8001d70:	20000088 	.word	0x20000088
 8001d74:	20000098 	.word	0x20000098

08001d78 <sub2Menu>:

void sub2Menu(menu_t* self){
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	HD44780_Clear();
 8001d80:	f7ff f930 	bl	8000fe4 <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8001d84:	2100      	movs	r1, #0
 8001d86:	2000      	movs	r0, #0
 8001d88:	f7ff f942 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr(FirstOptsub2);
 8001d8c:	4811      	ldr	r0, [pc, #68]	; (8001dd4 <sub2Menu+0x5c>)
 8001d8e:	f7ff f9b0 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(0,1);
 8001d92:	2101      	movs	r1, #1
 8001d94:	2000      	movs	r0, #0
 8001d96:	f7ff f93b 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr(SecondOptsub2);
 8001d9a:	480f      	ldr	r0, [pc, #60]	; (8001dd8 <sub2Menu+0x60>)
 8001d9c:	f7ff f9a9 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(16,0);
 8001da0:	2100      	movs	r1, #0
 8001da2:	2010      	movs	r0, #16
 8001da4:	f7ff f934 	bl	8001010 <HD44780_SetCursor>
	sprintf(Ml, "%d", self->mililiters);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	695b      	ldr	r3, [r3, #20]
 8001dac:	461a      	mov	r2, r3
 8001dae:	490b      	ldr	r1, [pc, #44]	; (8001ddc <sub2Menu+0x64>)
 8001db0:	480b      	ldr	r0, [pc, #44]	; (8001de0 <sub2Menu+0x68>)
 8001db2:	f004 fcdb 	bl	800676c <siprintf>
	HD44780_PrintStr(Ml);
 8001db6:	480a      	ldr	r0, [pc, #40]	; (8001de0 <sub2Menu+0x68>)
 8001db8:	f7ff f99b 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(18,0);
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	2012      	movs	r0, #18
 8001dc0:	f7ff f926 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("ml");
 8001dc4:	4807      	ldr	r0, [pc, #28]	; (8001de4 <sub2Menu+0x6c>)
 8001dc6:	f7ff f994 	bl	80010f2 <HD44780_PrintStr>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	200000a0 	.word	0x200000a0
 8001dd8:	200000ac 	.word	0x200000ac
 8001ddc:	080072f8 	.word	0x080072f8
 8001de0:	20000508 	.word	0x20000508
 8001de4:	080072fc 	.word	0x080072fc

08001de8 <sub3Menu>:

void sub3Menu(){
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
	HD44780_Clear();
 8001dec:	f7ff f8fa 	bl	8000fe4 <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8001df0:	2100      	movs	r1, #0
 8001df2:	2000      	movs	r0, #0
 8001df4:	f7ff f90c 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr(FirstOptsub3);
 8001df8:	482f      	ldr	r0, [pc, #188]	; (8001eb8 <sub3Menu+0xd0>)
 8001dfa:	f7ff f97a 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(0,1);
 8001dfe:	2101      	movs	r1, #1
 8001e00:	2000      	movs	r0, #0
 8001e02:	f7ff f905 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr(SecondOptsub3);
 8001e06:	482d      	ldr	r0, [pc, #180]	; (8001ebc <sub3Menu+0xd4>)
 8001e08:	f7ff f973 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(8,0);
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	2008      	movs	r0, #8
 8001e10:	f7ff f8fe 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("1st:");
 8001e14:	482a      	ldr	r0, [pc, #168]	; (8001ec0 <sub3Menu+0xd8>)
 8001e16:	f7ff f96c 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(12,0);
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	200c      	movs	r0, #12
 8001e1e:	f7ff f8f7 	bl	8001010 <HD44780_SetCursor>
	sprintf(DrnCnt1, "%d", drinkCounter1);
 8001e22:	4b28      	ldr	r3, [pc, #160]	; (8001ec4 <sub3Menu+0xdc>)
 8001e24:	881b      	ldrh	r3, [r3, #0]
 8001e26:	461a      	mov	r2, r3
 8001e28:	4927      	ldr	r1, [pc, #156]	; (8001ec8 <sub3Menu+0xe0>)
 8001e2a:	4828      	ldr	r0, [pc, #160]	; (8001ecc <sub3Menu+0xe4>)
 8001e2c:	f004 fc9e 	bl	800676c <siprintf>
	HD44780_PrintStr(DrnCnt1);
 8001e30:	4826      	ldr	r0, [pc, #152]	; (8001ecc <sub3Menu+0xe4>)
 8001e32:	f7ff f95e 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(14,0);
 8001e36:	2100      	movs	r1, #0
 8001e38:	200e      	movs	r0, #14
 8001e3a:	f7ff f8e9 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("2nd:");
 8001e3e:	4824      	ldr	r0, [pc, #144]	; (8001ed0 <sub3Menu+0xe8>)
 8001e40:	f7ff f957 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(18,0);
 8001e44:	2100      	movs	r1, #0
 8001e46:	2012      	movs	r0, #18
 8001e48:	f7ff f8e2 	bl	8001010 <HD44780_SetCursor>
	sprintf(DrnCnt2, "%d", drinkCounter2);
 8001e4c:	4b21      	ldr	r3, [pc, #132]	; (8001ed4 <sub3Menu+0xec>)
 8001e4e:	881b      	ldrh	r3, [r3, #0]
 8001e50:	461a      	mov	r2, r3
 8001e52:	491d      	ldr	r1, [pc, #116]	; (8001ec8 <sub3Menu+0xe0>)
 8001e54:	4820      	ldr	r0, [pc, #128]	; (8001ed8 <sub3Menu+0xf0>)
 8001e56:	f004 fc89 	bl	800676c <siprintf>
	HD44780_PrintStr(DrnCnt2);
 8001e5a:	481f      	ldr	r0, [pc, #124]	; (8001ed8 <sub3Menu+0xf0>)
 8001e5c:	f7ff f949 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(8,1);
 8001e60:	2101      	movs	r1, #1
 8001e62:	2008      	movs	r0, #8
 8001e64:	f7ff f8d4 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("3rd:");
 8001e68:	481c      	ldr	r0, [pc, #112]	; (8001edc <sub3Menu+0xf4>)
 8001e6a:	f7ff f942 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(12,1);
 8001e6e:	2101      	movs	r1, #1
 8001e70:	200c      	movs	r0, #12
 8001e72:	f7ff f8cd 	bl	8001010 <HD44780_SetCursor>
	sprintf(DrnCnt3, "%d", drinkCounter3);
 8001e76:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <sub3Menu+0xf8>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	4912      	ldr	r1, [pc, #72]	; (8001ec8 <sub3Menu+0xe0>)
 8001e7e:	4819      	ldr	r0, [pc, #100]	; (8001ee4 <sub3Menu+0xfc>)
 8001e80:	f004 fc74 	bl	800676c <siprintf>
	HD44780_PrintStr(DrnCnt3);
 8001e84:	4817      	ldr	r0, [pc, #92]	; (8001ee4 <sub3Menu+0xfc>)
 8001e86:	f7ff f934 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(14,1);
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	200e      	movs	r0, #14
 8001e8e:	f7ff f8bf 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("4th:");
 8001e92:	4815      	ldr	r0, [pc, #84]	; (8001ee8 <sub3Menu+0x100>)
 8001e94:	f7ff f92d 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(18,1);
 8001e98:	2101      	movs	r1, #1
 8001e9a:	2012      	movs	r0, #18
 8001e9c:	f7ff f8b8 	bl	8001010 <HD44780_SetCursor>
	sprintf(DrnCnt4, "%d", drinkCounter4);
 8001ea0:	4b12      	ldr	r3, [pc, #72]	; (8001eec <sub3Menu+0x104>)
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4908      	ldr	r1, [pc, #32]	; (8001ec8 <sub3Menu+0xe0>)
 8001ea8:	4811      	ldr	r0, [pc, #68]	; (8001ef0 <sub3Menu+0x108>)
 8001eaa:	f004 fc5f 	bl	800676c <siprintf>
	HD44780_PrintStr(DrnCnt4);
 8001eae:	4810      	ldr	r0, [pc, #64]	; (8001ef0 <sub3Menu+0x108>)
 8001eb0:	f7ff f91f 	bl	80010f2 <HD44780_PrintStr>
}
 8001eb4:	bf00      	nop
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	200000b4 	.word	0x200000b4
 8001ebc:	200000bc 	.word	0x200000bc
 8001ec0:	08007300 	.word	0x08007300
 8001ec4:	2000051a 	.word	0x2000051a
 8001ec8:	080072f8 	.word	0x080072f8
 8001ecc:	2000050c 	.word	0x2000050c
 8001ed0:	08007308 	.word	0x08007308
 8001ed4:	2000051c 	.word	0x2000051c
 8001ed8:	20000510 	.word	0x20000510
 8001edc:	08007310 	.word	0x08007310
 8001ee0:	2000051e 	.word	0x2000051e
 8001ee4:	20000514 	.word	0x20000514
 8001ee8:	08007318 	.word	0x08007318
 8001eec:	20000520 	.word	0x20000520
 8001ef0:	20000518 	.word	0x20000518

08001ef4 <defaultMenuCursorPos1>:

void defaultMenuCursorPos1(){
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(SecondOpt),1);
 8001ef8:	2101      	movs	r1, #1
 8001efa:	200e      	movs	r0, #14
 8001efc:	f7ff f888 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001f00:	4809      	ldr	r0, [pc, #36]	; (8001f28 <defaultMenuCursorPos1+0x34>)
 8001f02:	f7ff f8f6 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(ThirdOpt)+ 13,0);
 8001f06:	2100      	movs	r1, #0
 8001f08:	2012      	movs	r0, #18
 8001f0a:	f7ff f881 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001f0e:	4806      	ldr	r0, [pc, #24]	; (8001f28 <defaultMenuCursorPos1+0x34>)
 8001f10:	f7ff f8ef 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(FirstOpt),0);
 8001f14:	2100      	movs	r1, #0
 8001f16:	2009      	movs	r0, #9
 8001f18:	f7ff f87a 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 8001f1c:	4803      	ldr	r0, [pc, #12]	; (8001f2c <defaultMenuCursorPos1+0x38>)
 8001f1e:	f7ff f8e8 	bl	80010f2 <HD44780_PrintStr>
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	08007320 	.word	0x08007320
 8001f2c:	08007324 	.word	0x08007324

08001f30 <defaultMenuCursorPos2>:

void defaultMenuCursorPos2(){
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(FirstOpt),0);
 8001f34:	2100      	movs	r1, #0
 8001f36:	2009      	movs	r0, #9
 8001f38:	f7ff f86a 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001f3c:	4809      	ldr	r0, [pc, #36]	; (8001f64 <defaultMenuCursorPos2+0x34>)
 8001f3e:	f7ff f8d8 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(ThirdOpt)+ 13,0);
 8001f42:	2100      	movs	r1, #0
 8001f44:	2012      	movs	r0, #18
 8001f46:	f7ff f863 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001f4a:	4806      	ldr	r0, [pc, #24]	; (8001f64 <defaultMenuCursorPos2+0x34>)
 8001f4c:	f7ff f8d1 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(SecondOpt),1);
 8001f50:	2101      	movs	r1, #1
 8001f52:	200e      	movs	r0, #14
 8001f54:	f7ff f85c 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 8001f58:	4803      	ldr	r0, [pc, #12]	; (8001f68 <defaultMenuCursorPos2+0x38>)
 8001f5a:	f7ff f8ca 	bl	80010f2 <HD44780_PrintStr>
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	08007320 	.word	0x08007320
 8001f68:	08007324 	.word	0x08007324

08001f6c <defaultMenuCursorPos3>:

void defaultMenuCursorPos3(){
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(SecondOpt),1);
 8001f70:	2101      	movs	r1, #1
 8001f72:	200e      	movs	r0, #14
 8001f74:	f7ff f84c 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001f78:	4809      	ldr	r0, [pc, #36]	; (8001fa0 <defaultMenuCursorPos3+0x34>)
 8001f7a:	f7ff f8ba 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(FirstOpt),0);
 8001f7e:	2100      	movs	r1, #0
 8001f80:	2009      	movs	r0, #9
 8001f82:	f7ff f845 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001f86:	4806      	ldr	r0, [pc, #24]	; (8001fa0 <defaultMenuCursorPos3+0x34>)
 8001f88:	f7ff f8b3 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(ThirdOpt)+ 13,0);
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	2012      	movs	r0, #18
 8001f90:	f7ff f83e 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 8001f94:	4803      	ldr	r0, [pc, #12]	; (8001fa4 <defaultMenuCursorPos3+0x38>)
 8001f96:	f7ff f8ac 	bl	80010f2 <HD44780_PrintStr>
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	08007320 	.word	0x08007320
 8001fa4:	08007324 	.word	0x08007324

08001fa8 <sub2MenuCursorPos1>:

void sub2MenuCursorPos1(){
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(SecondOptsub2),1);
 8001fac:	2101      	movs	r1, #1
 8001fae:	2005      	movs	r0, #5
 8001fb0:	f7ff f82e 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001fb4:	4805      	ldr	r0, [pc, #20]	; (8001fcc <sub2MenuCursorPos1+0x24>)
 8001fb6:	f7ff f89c 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(FirstOptsub2),0);
 8001fba:	2100      	movs	r1, #0
 8001fbc:	200b      	movs	r0, #11
 8001fbe:	f7ff f827 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 8001fc2:	4803      	ldr	r0, [pc, #12]	; (8001fd0 <sub2MenuCursorPos1+0x28>)
 8001fc4:	f7ff f895 	bl	80010f2 <HD44780_PrintStr>
}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	08007320 	.word	0x08007320
 8001fd0:	08007324 	.word	0x08007324

08001fd4 <sub2MenuCursorPos2>:

void sub2MenuCursorPos2(){
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(FirstOptsub2),0);
 8001fd8:	2100      	movs	r1, #0
 8001fda:	200b      	movs	r0, #11
 8001fdc:	f7ff f818 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001fe0:	4805      	ldr	r0, [pc, #20]	; (8001ff8 <sub2MenuCursorPos2+0x24>)
 8001fe2:	f7ff f886 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(SecondOptsub2),1);
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	2005      	movs	r0, #5
 8001fea:	f7ff f811 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 8001fee:	4803      	ldr	r0, [pc, #12]	; (8001ffc <sub2MenuCursorPos2+0x28>)
 8001ff0:	f7ff f87f 	bl	80010f2 <HD44780_PrintStr>
}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	08007320 	.word	0x08007320
 8001ffc:	08007324 	.word	0x08007324

08002000 <sub3MenuCursorPos1>:

void sub3MenuCursorPos1(){
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(SecondOptsub3),1);
 8002004:	2101      	movs	r1, #1
 8002006:	2005      	movs	r0, #5
 8002008:	f7ff f802 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 800200c:	4805      	ldr	r0, [pc, #20]	; (8002024 <sub3MenuCursorPos1+0x24>)
 800200e:	f7ff f870 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(FirstOptsub3),0);
 8002012:	2100      	movs	r1, #0
 8002014:	2006      	movs	r0, #6
 8002016:	f7fe fffb 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 800201a:	4803      	ldr	r0, [pc, #12]	; (8002028 <sub3MenuCursorPos1+0x28>)
 800201c:	f7ff f869 	bl	80010f2 <HD44780_PrintStr>
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	08007320 	.word	0x08007320
 8002028:	08007324 	.word	0x08007324

0800202c <sub3MenuCursorPos2>:

void sub3MenuCursorPos2(){
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(FirstOptsub3),0);
 8002030:	2100      	movs	r1, #0
 8002032:	2006      	movs	r0, #6
 8002034:	f7fe ffec 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8002038:	4805      	ldr	r0, [pc, #20]	; (8002050 <sub3MenuCursorPos2+0x24>)
 800203a:	f7ff f85a 	bl	80010f2 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(SecondOptsub3),1);
 800203e:	2101      	movs	r1, #1
 8002040:	2005      	movs	r0, #5
 8002042:	f7fe ffe5 	bl	8001010 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 8002046:	4803      	ldr	r0, [pc, #12]	; (8002054 <sub3MenuCursorPos2+0x28>)
 8002048:	f7ff f853 	bl	80010f2 <HD44780_PrintStr>
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	08007320 	.word	0x08007320
 8002054:	08007324 	.word	0x08007324

08002058 <drinkAddCounter1>:

void drinkAddCounter1(){
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
	drinkCounter1++;
 800205c:	4b05      	ldr	r3, [pc, #20]	; (8002074 <drinkAddCounter1+0x1c>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	3301      	adds	r3, #1
 8002062:	b29a      	uxth	r2, r3
 8002064:	4b03      	ldr	r3, [pc, #12]	; (8002074 <drinkAddCounter1+0x1c>)
 8002066:	801a      	strh	r2, [r3, #0]
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	2000051a 	.word	0x2000051a

08002078 <drinkAddCounter2>:

void drinkAddCounter2(){
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
	drinkCounter2++;
 800207c:	4b05      	ldr	r3, [pc, #20]	; (8002094 <drinkAddCounter2+0x1c>)
 800207e:	881b      	ldrh	r3, [r3, #0]
 8002080:	3301      	adds	r3, #1
 8002082:	b29a      	uxth	r2, r3
 8002084:	4b03      	ldr	r3, [pc, #12]	; (8002094 <drinkAddCounter2+0x1c>)
 8002086:	801a      	strh	r2, [r3, #0]
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	2000051c 	.word	0x2000051c

08002098 <drinkAddCounter3>:

void drinkAddCounter3(){
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
	drinkCounter3++;
 800209c:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <drinkAddCounter3+0x1c>)
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	3301      	adds	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <drinkAddCounter3+0x1c>)
 80020a6:	801a      	strh	r2, [r3, #0]
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	2000051e 	.word	0x2000051e

080020b8 <drinkAddCounter4>:

void drinkAddCounter4(){
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
	drinkCounter4++;
 80020bc:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <drinkAddCounter4+0x1c>)
 80020be:	881b      	ldrh	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	4b03      	ldr	r3, [pc, #12]	; (80020d4 <drinkAddCounter4+0x1c>)
 80020c6:	801a      	strh	r2, [r3, #0]
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	20000520 	.word	0x20000520

080020d8 <drinkCounterReset>:

void drinkCounterReset(){
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
	drinkCounter1 = 0;
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <drinkCounterReset+0x28>)
 80020de:	2200      	movs	r2, #0
 80020e0:	801a      	strh	r2, [r3, #0]
	drinkCounter2 = 0;
 80020e2:	4b08      	ldr	r3, [pc, #32]	; (8002104 <drinkCounterReset+0x2c>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	801a      	strh	r2, [r3, #0]
	drinkCounter3 = 0;
 80020e8:	4b07      	ldr	r3, [pc, #28]	; (8002108 <drinkCounterReset+0x30>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	801a      	strh	r2, [r3, #0]
	drinkCounter4 = 0;
 80020ee:	4b07      	ldr	r3, [pc, #28]	; (800210c <drinkCounterReset+0x34>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	801a      	strh	r2, [r3, #0]
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	2000051a 	.word	0x2000051a
 8002104:	2000051c 	.word	0x2000051c
 8002108:	2000051e 	.word	0x2000051e
 800210c:	20000520 	.word	0x20000520

08002110 <leftReact1>:

void leftReact1(menu_t* self){
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	60da      	str	r2, [r3, #12]
	self->cursorPos--;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	1e5a      	subs	r2, r3, #1
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	609a      	str	r2, [r3, #8]
	if (self->cursorPos < 0){
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	2b00      	cmp	r3, #0
 800212e:	da02      	bge.n	8002136 <leftReact1+0x26>
		self->cursorPos = 2;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2202      	movs	r2, #2
 8002134:	609a      	str	r2, [r3, #8]
	}
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <rightReact1>:

void rightReact1(menu_t* self){
 8002142:	b480      	push	{r7}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2201      	movs	r2, #1
 800214e:	60da      	str	r2, [r3, #12]
	self->cursorPos++;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	1c5a      	adds	r2, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	609a      	str	r2, [r3, #8]
	if (self->cursorPos > 2){
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	2b02      	cmp	r3, #2
 8002160:	dd02      	ble.n	8002168 <rightReact1+0x26>
		self->cursorPos = 0;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	609a      	str	r2, [r3, #8]
	}
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <leftReact2>:

void leftReact2(menu_t* self){
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	60da      	str	r2, [r3, #12]
	switch(self->cursorPos){
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b02      	cmp	r3, #2
 8002188:	d00e      	beq.n	80021a8 <leftReact2+0x34>
 800218a:	2b02      	cmp	r3, #2
 800218c:	dc19      	bgt.n	80021c2 <leftReact2+0x4e>
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <leftReact2+0x24>
 8002192:	2b01      	cmp	r3, #1
 8002194:	d004      	beq.n	80021a0 <leftReact2+0x2c>
			}
			break;
		//default:
		//	menuError();
	}
}
 8002196:	e014      	b.n	80021c2 <leftReact2+0x4e>
			self->cursorPos = 1;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2201      	movs	r2, #1
 800219c:	609a      	str	r2, [r3, #8]
			break;
 800219e:	e010      	b.n	80021c2 <leftReact2+0x4e>
			self->cursorPos = 0;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
			break;
 80021a6:	e00c      	b.n	80021c2 <leftReact2+0x4e>
			self->mililiters = self->mililiters - 5;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	695b      	ldr	r3, [r3, #20]
 80021ac:	1f5a      	subs	r2, r3, #5
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	615a      	str	r2, [r3, #20]
			if(self->mililiters < 10){
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	2b09      	cmp	r3, #9
 80021b8:	dc02      	bgt.n	80021c0 <leftReact2+0x4c>
				self->mililiters = 10;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	220a      	movs	r2, #10
 80021be:	615a      	str	r2, [r3, #20]
			break;
 80021c0:	bf00      	nop
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <rightReact2>:

void rightReact2(menu_t* self){
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	60da      	str	r2, [r3, #12]
	switch(self->cursorPos){
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d00e      	beq.n	8002202 <rightReact2+0x34>
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	dc19      	bgt.n	800221c <rightReact2+0x4e>
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d002      	beq.n	80021f2 <rightReact2+0x24>
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d004      	beq.n	80021fa <rightReact2+0x2c>
			}
			break;
		//default:
		//	menuError();
	}
}
 80021f0:	e014      	b.n	800221c <rightReact2+0x4e>
			self->cursorPos = 1;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	609a      	str	r2, [r3, #8]
			break;
 80021f8:	e010      	b.n	800221c <rightReact2+0x4e>
			self->cursorPos = 0;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
			break;
 8002200:	e00c      	b.n	800221c <rightReact2+0x4e>
			self->mililiters = self->mililiters + 5;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	1d5a      	adds	r2, r3, #5
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	615a      	str	r2, [r3, #20]
			if(self->mililiters > 95){
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	695b      	ldr	r3, [r3, #20]
 8002210:	2b5f      	cmp	r3, #95	; 0x5f
 8002212:	dd02      	ble.n	800221a <rightReact2+0x4c>
				self->mililiters = 95;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	225f      	movs	r2, #95	; 0x5f
 8002218:	615a      	str	r2, [r3, #20]
			break;
 800221a:	bf00      	nop
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <leftReact3>:

void leftReact3(menu_t* self){
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	60da      	str	r2, [r3, #12]
	self->cursorPos--;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	1e5a      	subs	r2, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	609a      	str	r2, [r3, #8]
	if (self->cursorPos < 0){
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	2b00      	cmp	r3, #0
 8002246:	da02      	bge.n	800224e <leftReact3+0x26>
		self->cursorPos = 1;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	609a      	str	r2, [r3, #8]
	}
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <rightReact3>:

void rightReact3(menu_t* self){
 800225a:	b480      	push	{r7}
 800225c:	b083      	sub	sp, #12
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	60da      	str	r2, [r3, #12]
	self->cursorPos++;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	1c5a      	adds	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	609a      	str	r2, [r3, #8]
	if (self->cursorPos > 1){
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	2b01      	cmp	r3, #1
 8002278:	dd02      	ble.n	8002280 <rightReact3+0x26>
		self->cursorPos = 0;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
	}
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <clickedReact1>:

void clickedReact1(menu_t* self){
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	60da      	str	r2, [r3, #12]
	switch(self->cursorPos){
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d00e      	beq.n	80022c0 <clickedReact1+0x34>
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	dc10      	bgt.n	80022c8 <clickedReact1+0x3c>
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d002      	beq.n	80022b0 <clickedReact1+0x24>
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d004      	beq.n	80022b8 <clickedReact1+0x2c>
 80022ae:	e00b      	b.n	80022c8 <clickedReact1+0x3c>
		case 0:
			self->subMenuFlag = 2;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2202      	movs	r2, #2
 80022b4:	611a      	str	r2, [r3, #16]
			break;
 80022b6:	e007      	b.n	80022c8 <clickedReact1+0x3c>
		case 1:
			self->subMenuFlag = 3;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2203      	movs	r2, #3
 80022bc:	611a      	str	r2, [r3, #16]
			break;
 80022be:	e003      	b.n	80022c8 <clickedReact1+0x3c>
		case 2:
			self->pourChanged = 1;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	605a      	str	r2, [r3, #4]
			break;
 80022c6:	bf00      	nop
	}
	self->cursorPos = 0;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	609a      	str	r2, [r3, #8]
}
 80022ce:	bf00      	nop
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <clickedReact3>:

void clickedReact3(menu_t* self){
 80022da:	b580      	push	{r7, lr}
 80022dc:	b082      	sub	sp, #8
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2201      	movs	r2, #1
 80022e6:	60da      	str	r2, [r3, #12]
	switch(self->cursorPos){
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d002      	beq.n	80022f6 <clickedReact3+0x1c>
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d003      	beq.n	80022fc <clickedReact3+0x22>
			self->cursorPos = 0;
			break;
		//default:
		//	menuError();
	}
}
 80022f4:	e009      	b.n	800230a <clickedReact3+0x30>
			drinkCounterReset();
 80022f6:	f7ff feef 	bl	80020d8 <drinkCounterReset>
			break;
 80022fa:	e006      	b.n	800230a <clickedReact3+0x30>
			self->subMenuFlag = 1;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	611a      	str	r2, [r3, #16]
			self->cursorPos = 0;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	609a      	str	r2, [r3, #8]
			break;
 8002308:	bf00      	nop
}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <clickedReact2>:

void clickedReact2(menu_t* self){
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	60da      	str	r2, [r3, #12]
	switch(self->cursorPos){
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	2b02      	cmp	r3, #2
 8002326:	d011      	beq.n	800234c <clickedReact2+0x3a>
 8002328:	2b02      	cmp	r3, #2
 800232a:	dc13      	bgt.n	8002354 <clickedReact2+0x42>
 800232c:	2b00      	cmp	r3, #0
 800232e:	d002      	beq.n	8002336 <clickedReact2+0x24>
 8002330:	2b01      	cmp	r3, #1
 8002332:	d004      	beq.n	800233e <clickedReact2+0x2c>
			break;
		case 2:
			self->cursorPos = 0;
			break;
	}
}
 8002334:	e00e      	b.n	8002354 <clickedReact2+0x42>
			self->cursorPos = 2;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2202      	movs	r2, #2
 800233a:	609a      	str	r2, [r3, #8]
			break;
 800233c:	e00a      	b.n	8002354 <clickedReact2+0x42>
			self->subMenuFlag = 1;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	611a      	str	r2, [r3, #16]
			self->cursorPos = 0;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
			break;
 800234a:	e003      	b.n	8002354 <clickedReact2+0x42>
			self->cursorPos = 0;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	609a      	str	r2, [r3, #8]
			break;
 8002352:	bf00      	nop
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <handleLeft>:

void handleLeft(menu_t* self){
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
    self->currentMenu->leftReact(self);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	4798      	blx	r3
}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <handleRight>:

void handleRight(menu_t* self){
 800237a:	b580      	push	{r7, lr}
 800237c:	b082      	sub	sp, #8
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
    self->currentMenu->rightReact(self);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	4798      	blx	r3
}
 800238c:	bf00      	nop
 800238e:	3708      	adds	r7, #8
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <handleClicked>:

void handleClicked(menu_t* self){
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
    self->currentMenu->clickedReact(self);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	4798      	blx	r3
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <degreeToRaw>:

 //For current clocks 90 is 0deg 451 is 180deg 270 is center
servo_t servo = {.rotation=0,.setRotation=setRotation,.initServo=initServo};


unsigned int degreeToRaw(double degrees){
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	ed87 0b00 	vstr	d0, [r7]
	return round(map_range(degrees, 0.0, 180.0, 90.0, 451.0));
 80023ba:	ed9f 4b11 	vldr	d4, [pc, #68]	; 8002400 <degreeToRaw+0x50>
 80023be:	ed9f 3b12 	vldr	d3, [pc, #72]	; 8002408 <degreeToRaw+0x58>
 80023c2:	ed9f 2b13 	vldr	d2, [pc, #76]	; 8002410 <degreeToRaw+0x60>
 80023c6:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8002418 <degreeToRaw+0x68>
 80023ca:	ed97 0b00 	vldr	d0, [r7]
 80023ce:	f000 f863 	bl	8002498 <map_range>
 80023d2:	eeb0 7a40 	vmov.f32	s14, s0
 80023d6:	eef0 7a60 	vmov.f32	s15, s1
 80023da:	eeb0 0a47 	vmov.f32	s0, s14
 80023de:	eef0 0a67 	vmov.f32	s1, s15
 80023e2:	f004 febd 	bl	8007160 <round>
 80023e6:	ec53 2b10 	vmov	r2, r3, d0
 80023ea:	4610      	mov	r0, r2
 80023ec:	4619      	mov	r1, r3
 80023ee:	f7fe fb15 	bl	8000a1c <__aeabi_d2uiz>
 80023f2:	4603      	mov	r3, r0
//	return round(miny + ((maxy-miny)/(maxx-minx))*(degrees-minx));
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	f3af 8000 	nop.w
 8002400:	00000000 	.word	0x00000000
 8002404:	407c3000 	.word	0x407c3000
 8002408:	00000000 	.word	0x00000000
 800240c:	40568000 	.word	0x40568000
 8002410:	00000000 	.word	0x00000000
 8002414:	40668000 	.word	0x40668000
	...

08002420 <setRotation>:
void setRotation(int desiredDegrees){
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	servo.rawPos = degreeToRaw(desiredDegrees);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7fe f87b 	bl	8000524 <__aeabi_i2d>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	ec43 2b10 	vmov	d0, r2, r3
 8002436:	f7ff ffbb 	bl	80023b0 <degreeToRaw>
 800243a:	4603      	mov	r3, r0
 800243c:	4a06      	ldr	r2, [pc, #24]	; (8002458 <setRotation+0x38>)
 800243e:	6013      	str	r3, [r2, #0]
	servo.rotation=desiredDegrees;
 8002440:	4a05      	ldr	r2, [pc, #20]	; (8002458 <setRotation+0x38>)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6053      	str	r3, [r2, #4]
	TIM9->CCR1 = servo.rawPos;
 8002446:	4a05      	ldr	r2, [pc, #20]	; (800245c <setRotation+0x3c>)
 8002448:	4b03      	ldr	r3, [pc, #12]	; (8002458 <setRotation+0x38>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6353      	str	r3, [r2, #52]	; 0x34

}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200000c4 	.word	0x200000c4
 800245c:	40014000 	.word	0x40014000

08002460 <initServo>:

void initServo(){
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
	servo.rawPos=degreeToRaw(90);
 8002464:	ed9f 0b08 	vldr	d0, [pc, #32]	; 8002488 <initServo+0x28>
 8002468:	f7ff ffa2 	bl	80023b0 <degreeToRaw>
 800246c:	4603      	mov	r3, r0
 800246e:	4a08      	ldr	r2, [pc, #32]	; (8002490 <initServo+0x30>)
 8002470:	6013      	str	r3, [r2, #0]
	servo.rotation=90;
 8002472:	4b07      	ldr	r3, [pc, #28]	; (8002490 <initServo+0x30>)
 8002474:	225a      	movs	r2, #90	; 0x5a
 8002476:	605a      	str	r2, [r3, #4]
	TIM9->CCR1 = servo.rawPos;
 8002478:	4a06      	ldr	r2, [pc, #24]	; (8002494 <initServo+0x34>)
 800247a:	4b05      	ldr	r3, [pc, #20]	; (8002490 <initServo+0x30>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6353      	str	r3, [r2, #52]	; 0x34
}
 8002480:	bf00      	nop
 8002482:	bd80      	pop	{r7, pc}
 8002484:	f3af 8000 	nop.w
 8002488:	00000000 	.word	0x00000000
 800248c:	40568000 	.word	0x40568000
 8002490:	200000c4 	.word	0x200000c4
 8002494:	40014000 	.word	0x40014000

08002498 <map_range>:

double map_range(double value, double old_min, double old_max, double new_min, double new_max) {
 8002498:	b5b0      	push	{r4, r5, r7, lr}
 800249a:	b08a      	sub	sp, #40	; 0x28
 800249c:	af00      	add	r7, sp, #0
 800249e:	ed87 0b08 	vstr	d0, [r7, #32]
 80024a2:	ed87 1b06 	vstr	d1, [r7, #24]
 80024a6:	ed87 2b04 	vstr	d2, [r7, #16]
 80024aa:	ed87 3b02 	vstr	d3, [r7, #8]
 80024ae:	ed87 4b00 	vstr	d4, [r7]
    return ((value - old_min) / (old_max - old_min)) * (new_max - new_min) + new_min;
 80024b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024b6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80024ba:	f7fd fee5 	bl	8000288 <__aeabi_dsub>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4614      	mov	r4, r2
 80024c4:	461d      	mov	r5, r3
 80024c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80024ce:	f7fd fedb 	bl	8000288 <__aeabi_dsub>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4620      	mov	r0, r4
 80024d8:	4629      	mov	r1, r5
 80024da:	f7fe f9b7 	bl	800084c <__aeabi_ddiv>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4614      	mov	r4, r2
 80024e4:	461d      	mov	r5, r3
 80024e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024ee:	f7fd fecb 	bl	8000288 <__aeabi_dsub>
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	4620      	mov	r0, r4
 80024f8:	4629      	mov	r1, r5
 80024fa:	f7fe f87d 	bl	80005f8 <__aeabi_dmul>
 80024fe:	4602      	mov	r2, r0
 8002500:	460b      	mov	r3, r1
 8002502:	4610      	mov	r0, r2
 8002504:	4619      	mov	r1, r3
 8002506:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800250a:	f7fd febf 	bl	800028c <__adddf3>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	ec43 2b17 	vmov	d7, r2, r3
}
 8002516:	eeb0 0a47 	vmov.f32	s0, s14
 800251a:	eef0 0a67 	vmov.f32	s1, s15
 800251e:	3728      	adds	r7, #40	; 0x28
 8002520:	46bd      	mov	sp, r7
 8002522:	bdb0      	pop	{r4, r5, r7, pc}

08002524 <drinkChange>:
#include "shotHolder.h"
#include <stdio.h>

void drinkChange(drinkpos_t* self, int position){
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
	switch(position){
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	3b01      	subs	r3, #1
 8002532:	2b2b      	cmp	r3, #43	; 0x2b
 8002534:	d87a      	bhi.n	800262c <drinkChange+0x108>
 8002536:	a201      	add	r2, pc, #4	; (adr r2, 800253c <drinkChange+0x18>)
 8002538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253c:	080025ed 	.word	0x080025ed
 8002540:	080025fd 	.word	0x080025fd
 8002544:	0800260d 	.word	0x0800260d
 8002548:	0800261d 	.word	0x0800261d
 800254c:	0800262d 	.word	0x0800262d
 8002550:	0800262d 	.word	0x0800262d
 8002554:	0800262d 	.word	0x0800262d
 8002558:	0800262d 	.word	0x0800262d
 800255c:	0800262d 	.word	0x0800262d
 8002560:	0800262d 	.word	0x0800262d
 8002564:	080025f5 	.word	0x080025f5
 8002568:	0800262d 	.word	0x0800262d
 800256c:	0800262d 	.word	0x0800262d
 8002570:	0800262d 	.word	0x0800262d
 8002574:	0800262d 	.word	0x0800262d
 8002578:	0800262d 	.word	0x0800262d
 800257c:	0800262d 	.word	0x0800262d
 8002580:	0800262d 	.word	0x0800262d
 8002584:	0800262d 	.word	0x0800262d
 8002588:	0800262d 	.word	0x0800262d
 800258c:	0800262d 	.word	0x0800262d
 8002590:	08002605 	.word	0x08002605
 8002594:	0800262d 	.word	0x0800262d
 8002598:	0800262d 	.word	0x0800262d
 800259c:	0800262d 	.word	0x0800262d
 80025a0:	0800262d 	.word	0x0800262d
 80025a4:	0800262d 	.word	0x0800262d
 80025a8:	0800262d 	.word	0x0800262d
 80025ac:	0800262d 	.word	0x0800262d
 80025b0:	0800262d 	.word	0x0800262d
 80025b4:	0800262d 	.word	0x0800262d
 80025b8:	0800262d 	.word	0x0800262d
 80025bc:	08002615 	.word	0x08002615
 80025c0:	0800262d 	.word	0x0800262d
 80025c4:	0800262d 	.word	0x0800262d
 80025c8:	0800262d 	.word	0x0800262d
 80025cc:	0800262d 	.word	0x0800262d
 80025d0:	0800262d 	.word	0x0800262d
 80025d4:	0800262d 	.word	0x0800262d
 80025d8:	0800262d 	.word	0x0800262d
 80025dc:	0800262d 	.word	0x0800262d
 80025e0:	0800262d 	.word	0x0800262d
 80025e4:	0800262d 	.word	0x0800262d
 80025e8:	08002625 	.word	0x08002625
	case(1):
		self->postitionOfDrinks[0] = 1;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	601a      	str	r2, [r3, #0]
		break;
 80025f2:	e02a      	b.n	800264a <drinkChange+0x126>
	case(11):
		self->postitionOfDrinks[0] = 0;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
		break;
 80025fa:	e026      	b.n	800264a <drinkChange+0x126>
	case(2):
		self->postitionOfDrinks[1] = 1;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	605a      	str	r2, [r3, #4]
		break;
 8002602:	e022      	b.n	800264a <drinkChange+0x126>
	case(22):
		self->postitionOfDrinks[1] = 0;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	605a      	str	r2, [r3, #4]
		break;
 800260a:	e01e      	b.n	800264a <drinkChange+0x126>
	case(3):
		self->postitionOfDrinks[2] = 1;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	609a      	str	r2, [r3, #8]
		break;
 8002612:	e01a      	b.n	800264a <drinkChange+0x126>
	case(33):
		self->postitionOfDrinks[2] = 0;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	609a      	str	r2, [r3, #8]
		break;
 800261a:	e016      	b.n	800264a <drinkChange+0x126>
	case(4):
		self->postitionOfDrinks[3] = 1;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	60da      	str	r2, [r3, #12]
		break;
 8002622:	e012      	b.n	800264a <drinkChange+0x126>
	case(44):
		self->postitionOfDrinks[3] = 0;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	60da      	str	r2, [r3, #12]
		break;
 800262a:	e00e      	b.n	800264a <drinkChange+0x126>
	default:
	    for (int i = 0; i < 4; ++i) {
 800262c:	2300      	movs	r3, #0
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	e007      	b.n	8002642 <drinkChange+0x11e>
	        self->postitionOfDrinks[i] = 0;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	2100      	movs	r1, #0
 8002638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    for (int i = 0; i < 4; ++i) {
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	3301      	adds	r3, #1
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2b03      	cmp	r3, #3
 8002646:	ddf4      	ble.n	8002632 <drinkChange+0x10e>
	    }
	}
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop

08002658 <drinkReset>:
void drinkReset(drinkpos_t* self){
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; ++i) {
 8002660:	2300      	movs	r3, #0
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	e007      	b.n	8002676 <drinkReset+0x1e>
        self->postitionOfDrinks[i] = 0;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	2100      	movs	r1, #0
 800266c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < 4; ++i) {
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	3301      	adds	r3, #1
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2b03      	cmp	r3, #3
 800267a:	ddf4      	ble.n	8002666 <drinkReset+0xe>
    }
}
 800267c:	bf00      	nop
 800267e:	bf00      	nop
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	607b      	str	r3, [r7, #4]
 8002696:	4b12      	ldr	r3, [pc, #72]	; (80026e0 <HAL_MspInit+0x54>)
 8002698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269a:	4a11      	ldr	r2, [pc, #68]	; (80026e0 <HAL_MspInit+0x54>)
 800269c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026a0:	6453      	str	r3, [r2, #68]	; 0x44
 80026a2:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <HAL_MspInit+0x54>)
 80026a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026aa:	607b      	str	r3, [r7, #4]
 80026ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	603b      	str	r3, [r7, #0]
 80026b2:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <HAL_MspInit+0x54>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	4a0a      	ldr	r2, [pc, #40]	; (80026e0 <HAL_MspInit+0x54>)
 80026b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026bc:	6413      	str	r3, [r2, #64]	; 0x40
 80026be:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <HAL_MspInit+0x54>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c6:	603b      	str	r3, [r7, #0]
 80026c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80026ca:	2200      	movs	r2, #0
 80026cc:	210f      	movs	r1, #15
 80026ce:	f06f 0001 	mvn.w	r0, #1
 80026d2:	f000 fadf 	bl	8002c94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40023800 	.word	0x40023800

080026e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08a      	sub	sp, #40	; 0x28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ec:	f107 0314 	add.w	r3, r7, #20
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	60da      	str	r2, [r3, #12]
 80026fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a19      	ldr	r2, [pc, #100]	; (8002768 <HAL_I2C_MspInit+0x84>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d12c      	bne.n	8002760 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
 800270a:	4b18      	ldr	r3, [pc, #96]	; (800276c <HAL_I2C_MspInit+0x88>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	4a17      	ldr	r2, [pc, #92]	; (800276c <HAL_I2C_MspInit+0x88>)
 8002710:	f043 0302 	orr.w	r3, r3, #2
 8002714:	6313      	str	r3, [r2, #48]	; 0x30
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <HAL_I2C_MspInit+0x88>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002722:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002726:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002728:	2312      	movs	r3, #18
 800272a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272c:	2300      	movs	r3, #0
 800272e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002730:	2303      	movs	r3, #3
 8002732:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002734:	2304      	movs	r3, #4
 8002736:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002738:	f107 0314 	add.w	r3, r7, #20
 800273c:	4619      	mov	r1, r3
 800273e:	480c      	ldr	r0, [pc, #48]	; (8002770 <HAL_I2C_MspInit+0x8c>)
 8002740:	f000 fad2 	bl	8002ce8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002744:	2300      	movs	r3, #0
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	4b08      	ldr	r3, [pc, #32]	; (800276c <HAL_I2C_MspInit+0x88>)
 800274a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274c:	4a07      	ldr	r2, [pc, #28]	; (800276c <HAL_I2C_MspInit+0x88>)
 800274e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002752:	6413      	str	r3, [r2, #64]	; 0x40
 8002754:	4b05      	ldr	r3, [pc, #20]	; (800276c <HAL_I2C_MspInit+0x88>)
 8002756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002758:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002760:	bf00      	nop
 8002762:	3728      	adds	r7, #40	; 0x28
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40005400 	.word	0x40005400
 800276c:	40023800 	.word	0x40023800
 8002770:	40020400 	.word	0x40020400

08002774 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002784:	d115      	bne.n	80027b2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <HAL_TIM_Base_MspInit+0x48>)
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	4a0b      	ldr	r2, [pc, #44]	; (80027bc <HAL_TIM_Base_MspInit+0x48>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6413      	str	r3, [r2, #64]	; 0x40
 8002796:	4b09      	ldr	r3, [pc, #36]	; (80027bc <HAL_TIM_Base_MspInit+0x48>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80027a2:	2200      	movs	r2, #0
 80027a4:	2105      	movs	r1, #5
 80027a6:	201c      	movs	r0, #28
 80027a8:	f000 fa74 	bl	8002c94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027ac:	201c      	movs	r0, #28
 80027ae:	f000 fa8d 	bl	8002ccc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800

080027c0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a0b      	ldr	r2, [pc, #44]	; (80027fc <HAL_TIM_PWM_MspInit+0x3c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d10d      	bne.n	80027ee <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <HAL_TIM_PWM_MspInit+0x40>)
 80027d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027da:	4a09      	ldr	r2, [pc, #36]	; (8002800 <HAL_TIM_PWM_MspInit+0x40>)
 80027dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027e0:	6453      	str	r3, [r2, #68]	; 0x44
 80027e2:	4b07      	ldr	r3, [pc, #28]	; (8002800 <HAL_TIM_PWM_MspInit+0x40>)
 80027e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80027ee:	bf00      	nop
 80027f0:	3714      	adds	r7, #20
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40014000 	.word	0x40014000
 8002800:	40023800 	.word	0x40023800

08002804 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 030c 	add.w	r3, r7, #12
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM9)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a12      	ldr	r2, [pc, #72]	; (800286c <HAL_TIM_MspPostInit+0x68>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d11d      	bne.n	8002862 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	4b11      	ldr	r3, [pc, #68]	; (8002870 <HAL_TIM_MspPostInit+0x6c>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a10      	ldr	r2, [pc, #64]	; (8002870 <HAL_TIM_MspPostInit+0x6c>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <HAL_TIM_MspPostInit+0x6c>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	60bb      	str	r3, [r7, #8]
 8002840:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PA2     ------> TIM9_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002842:	2304      	movs	r3, #4
 8002844:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284e:	2300      	movs	r3, #0
 8002850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002852:	2303      	movs	r3, #3
 8002854:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002856:	f107 030c 	add.w	r3, r7, #12
 800285a:	4619      	mov	r1, r3
 800285c:	4805      	ldr	r0, [pc, #20]	; (8002874 <HAL_TIM_MspPostInit+0x70>)
 800285e:	f000 fa43 	bl	8002ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8002862:	bf00      	nop
 8002864:	3720      	adds	r7, #32
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40014000 	.word	0x40014000
 8002870:	40023800 	.word	0x40023800
 8002874:	40020000 	.word	0x40020000

08002878 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08c      	sub	sp, #48	; 0x30
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002880:	2300      	movs	r3, #0
 8002882:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002884:	2300      	movs	r3, #0
 8002886:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002888:	2300      	movs	r3, #0
 800288a:	60bb      	str	r3, [r7, #8]
 800288c:	4b2f      	ldr	r3, [pc, #188]	; (800294c <HAL_InitTick+0xd4>)
 800288e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002890:	4a2e      	ldr	r2, [pc, #184]	; (800294c <HAL_InitTick+0xd4>)
 8002892:	f043 0301 	orr.w	r3, r3, #1
 8002896:	6453      	str	r3, [r2, #68]	; 0x44
 8002898:	4b2c      	ldr	r3, [pc, #176]	; (800294c <HAL_InitTick+0xd4>)
 800289a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80028a4:	f107 020c 	add.w	r2, r7, #12
 80028a8:	f107 0310 	add.w	r3, r7, #16
 80028ac:	4611      	mov	r1, r2
 80028ae:	4618      	mov	r0, r3
 80028b0:	f001 fd06 	bl	80042c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80028b4:	f001 fcf0 	bl	8004298 <HAL_RCC_GetPCLK2Freq>
 80028b8:	4603      	mov	r3, r0
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80028be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c0:	4a23      	ldr	r2, [pc, #140]	; (8002950 <HAL_InitTick+0xd8>)
 80028c2:	fba2 2303 	umull	r2, r3, r2, r3
 80028c6:	0c9b      	lsrs	r3, r3, #18
 80028c8:	3b01      	subs	r3, #1
 80028ca:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80028cc:	4b21      	ldr	r3, [pc, #132]	; (8002954 <HAL_InitTick+0xdc>)
 80028ce:	4a22      	ldr	r2, [pc, #136]	; (8002958 <HAL_InitTick+0xe0>)
 80028d0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80028d2:	4b20      	ldr	r3, [pc, #128]	; (8002954 <HAL_InitTick+0xdc>)
 80028d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80028d8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80028da:	4a1e      	ldr	r2, [pc, #120]	; (8002954 <HAL_InitTick+0xdc>)
 80028dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028de:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80028e0:	4b1c      	ldr	r3, [pc, #112]	; (8002954 <HAL_InitTick+0xdc>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028e6:	4b1b      	ldr	r3, [pc, #108]	; (8002954 <HAL_InitTick+0xdc>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ec:	4b19      	ldr	r3, [pc, #100]	; (8002954 <HAL_InitTick+0xdc>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80028f2:	4818      	ldr	r0, [pc, #96]	; (8002954 <HAL_InitTick+0xdc>)
 80028f4:	f001 fd16 	bl	8004324 <HAL_TIM_Base_Init>
 80028f8:	4603      	mov	r3, r0
 80028fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80028fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002902:	2b00      	cmp	r3, #0
 8002904:	d11b      	bne.n	800293e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002906:	4813      	ldr	r0, [pc, #76]	; (8002954 <HAL_InitTick+0xdc>)
 8002908:	f001 fd5c 	bl	80043c4 <HAL_TIM_Base_Start_IT>
 800290c:	4603      	mov	r3, r0
 800290e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002912:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002916:	2b00      	cmp	r3, #0
 8002918:	d111      	bne.n	800293e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800291a:	2019      	movs	r0, #25
 800291c:	f000 f9d6 	bl	8002ccc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b0f      	cmp	r3, #15
 8002924:	d808      	bhi.n	8002938 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002926:	2200      	movs	r2, #0
 8002928:	6879      	ldr	r1, [r7, #4]
 800292a:	2019      	movs	r0, #25
 800292c:	f000 f9b2 	bl	8002c94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002930:	4a0a      	ldr	r2, [pc, #40]	; (800295c <HAL_InitTick+0xe4>)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6013      	str	r3, [r2, #0]
 8002936:	e002      	b.n	800293e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800293e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002942:	4618      	mov	r0, r3
 8002944:	3730      	adds	r7, #48	; 0x30
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40023800 	.word	0x40023800
 8002950:	431bde83 	.word	0x431bde83
 8002954:	20000524 	.word	0x20000524
 8002958:	40010000 	.word	0x40010000
 800295c:	200000d8 	.word	0x200000d8

08002960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002964:	e7fe      	b.n	8002964 <NMI_Handler+0x4>

08002966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002966:	b480      	push	{r7}
 8002968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800296a:	e7fe      	b.n	800296a <HardFault_Handler+0x4>

0800296c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002970:	e7fe      	b.n	8002970 <MemManage_Handler+0x4>

08002972 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002972:	b480      	push	{r7}
 8002974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002976:	e7fe      	b.n	8002976 <BusFault_Handler+0x4>

08002978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800297c:	e7fe      	b.n	800297c <UsageFault_Handler+0x4>

0800297e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800297e:	b480      	push	{r7}
 8002980:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002990:	4802      	ldr	r0, [pc, #8]	; (800299c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002992:	f001 fe79 	bl	8004688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	20000524 	.word	0x20000524

080029a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029a4:	4803      	ldr	r0, [pc, #12]	; (80029b4 <TIM2_IRQHandler+0x14>)
 80029a6:	f001 fe6f 	bl	8004688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  enc.ISR();
 80029aa:	4b03      	ldr	r3, [pc, #12]	; (80029b8 <TIM2_IRQHandler+0x18>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	4798      	blx	r3
  /* USER CODE END TIM2_IRQn 1 */
}
 80029b0:	bf00      	nop
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20000464 	.word	0x20000464
 80029b8:	20000150 	.word	0x20000150

080029bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029c4:	4a14      	ldr	r2, [pc, #80]	; (8002a18 <_sbrk+0x5c>)
 80029c6:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <_sbrk+0x60>)
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029d0:	4b13      	ldr	r3, [pc, #76]	; (8002a20 <_sbrk+0x64>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d102      	bne.n	80029de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d8:	4b11      	ldr	r3, [pc, #68]	; (8002a20 <_sbrk+0x64>)
 80029da:	4a12      	ldr	r2, [pc, #72]	; (8002a24 <_sbrk+0x68>)
 80029dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029de:	4b10      	ldr	r3, [pc, #64]	; (8002a20 <_sbrk+0x64>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4413      	add	r3, r2
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d207      	bcs.n	80029fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029ec:	f003 ff3c 	bl	8006868 <__errno>
 80029f0:	4603      	mov	r3, r0
 80029f2:	220c      	movs	r2, #12
 80029f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029f6:	f04f 33ff 	mov.w	r3, #4294967295
 80029fa:	e009      	b.n	8002a10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029fc:	4b08      	ldr	r3, [pc, #32]	; (8002a20 <_sbrk+0x64>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a02:	4b07      	ldr	r3, [pc, #28]	; (8002a20 <_sbrk+0x64>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4413      	add	r3, r2
 8002a0a:	4a05      	ldr	r2, [pc, #20]	; (8002a20 <_sbrk+0x64>)
 8002a0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20020000 	.word	0x20020000
 8002a1c:	00000400 	.word	0x00000400
 8002a20:	2000056c 	.word	0x2000056c
 8002a24:	20004410 	.word	0x20004410

08002a28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a2c:	4b06      	ldr	r3, [pc, #24]	; (8002a48 <SystemInit+0x20>)
 8002a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a32:	4a05      	ldr	r2, [pc, #20]	; (8002a48 <SystemInit+0x20>)
 8002a34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a84 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a50:	f7ff ffea 	bl	8002a28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a54:	480c      	ldr	r0, [pc, #48]	; (8002a88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a56:	490d      	ldr	r1, [pc, #52]	; (8002a8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a58:	4a0d      	ldr	r2, [pc, #52]	; (8002a90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a5c:	e002      	b.n	8002a64 <LoopCopyDataInit>

08002a5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a62:	3304      	adds	r3, #4

08002a64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a68:	d3f9      	bcc.n	8002a5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a6a:	4a0a      	ldr	r2, [pc, #40]	; (8002a94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a6c:	4c0a      	ldr	r4, [pc, #40]	; (8002a98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a70:	e001      	b.n	8002a76 <LoopFillZerobss>

08002a72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a74:	3204      	adds	r2, #4

08002a76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a78:	d3fb      	bcc.n	8002a72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a7a:	f003 fefb 	bl	8006874 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a7e:	f7fe fc49 	bl	8001314 <main>
  bx  lr    
 8002a82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a8c:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 8002a90:	0800738c 	.word	0x0800738c
  ldr r2, =_sbss
 8002a94:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 8002a98:	20004410 	.word	0x20004410

08002a9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a9c:	e7fe      	b.n	8002a9c <ADC_IRQHandler>
	...

08002aa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002aa4:	4b0e      	ldr	r3, [pc, #56]	; (8002ae0 <HAL_Init+0x40>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a0d      	ldr	r2, [pc, #52]	; (8002ae0 <HAL_Init+0x40>)
 8002aaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002aae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ab0:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <HAL_Init+0x40>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a0a      	ldr	r2, [pc, #40]	; (8002ae0 <HAL_Init+0x40>)
 8002ab6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002aba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002abc:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <HAL_Init+0x40>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a07      	ldr	r2, [pc, #28]	; (8002ae0 <HAL_Init+0x40>)
 8002ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ac6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ac8:	2003      	movs	r0, #3
 8002aca:	f000 f8d8 	bl	8002c7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ace:	200f      	movs	r0, #15
 8002ad0:	f7ff fed2 	bl	8002878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ad4:	f7ff fdda 	bl	800268c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40023c00 	.word	0x40023c00

08002ae4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_IncTick+0x20>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	461a      	mov	r2, r3
 8002aee:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <HAL_IncTick+0x24>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4413      	add	r3, r2
 8002af4:	4a04      	ldr	r2, [pc, #16]	; (8002b08 <HAL_IncTick+0x24>)
 8002af6:	6013      	str	r3, [r2, #0]
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	200000dc 	.word	0x200000dc
 8002b08:	20000570 	.word	0x20000570

08002b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b10:	4b03      	ldr	r3, [pc, #12]	; (8002b20 <HAL_GetTick+0x14>)
 8002b12:	681b      	ldr	r3, [r3, #0]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	20000570 	.word	0x20000570

08002b24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b34:	4b0c      	ldr	r3, [pc, #48]	; (8002b68 <__NVIC_SetPriorityGrouping+0x44>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b3a:	68ba      	ldr	r2, [r7, #8]
 8002b3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b40:	4013      	ands	r3, r2
 8002b42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b56:	4a04      	ldr	r2, [pc, #16]	; (8002b68 <__NVIC_SetPriorityGrouping+0x44>)
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	60d3      	str	r3, [r2, #12]
}
 8002b5c:	bf00      	nop
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b70:	4b04      	ldr	r3, [pc, #16]	; (8002b84 <__NVIC_GetPriorityGrouping+0x18>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	0a1b      	lsrs	r3, r3, #8
 8002b76:	f003 0307 	and.w	r3, r3, #7
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	e000ed00 	.word	0xe000ed00

08002b88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	db0b      	blt.n	8002bb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b9a:	79fb      	ldrb	r3, [r7, #7]
 8002b9c:	f003 021f 	and.w	r2, r3, #31
 8002ba0:	4907      	ldr	r1, [pc, #28]	; (8002bc0 <__NVIC_EnableIRQ+0x38>)
 8002ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba6:	095b      	lsrs	r3, r3, #5
 8002ba8:	2001      	movs	r0, #1
 8002baa:	fa00 f202 	lsl.w	r2, r0, r2
 8002bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bb2:	bf00      	nop
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	e000e100 	.word	0xe000e100

08002bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	6039      	str	r1, [r7, #0]
 8002bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	db0a      	blt.n	8002bee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	490c      	ldr	r1, [pc, #48]	; (8002c10 <__NVIC_SetPriority+0x4c>)
 8002bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be2:	0112      	lsls	r2, r2, #4
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	440b      	add	r3, r1
 8002be8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bec:	e00a      	b.n	8002c04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	4908      	ldr	r1, [pc, #32]	; (8002c14 <__NVIC_SetPriority+0x50>)
 8002bf4:	79fb      	ldrb	r3, [r7, #7]
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	3b04      	subs	r3, #4
 8002bfc:	0112      	lsls	r2, r2, #4
 8002bfe:	b2d2      	uxtb	r2, r2
 8002c00:	440b      	add	r3, r1
 8002c02:	761a      	strb	r2, [r3, #24]
}
 8002c04:	bf00      	nop
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	e000e100 	.word	0xe000e100
 8002c14:	e000ed00 	.word	0xe000ed00

08002c18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b089      	sub	sp, #36	; 0x24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	f1c3 0307 	rsb	r3, r3, #7
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	bf28      	it	cs
 8002c36:	2304      	movcs	r3, #4
 8002c38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	2b06      	cmp	r3, #6
 8002c40:	d902      	bls.n	8002c48 <NVIC_EncodePriority+0x30>
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3b03      	subs	r3, #3
 8002c46:	e000      	b.n	8002c4a <NVIC_EncodePriority+0x32>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	43da      	mvns	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	401a      	ands	r2, r3
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c60:	f04f 31ff 	mov.w	r1, #4294967295
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6a:	43d9      	mvns	r1, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c70:	4313      	orrs	r3, r2
         );
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3724      	adds	r7, #36	; 0x24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff ff4c 	bl	8002b24 <__NVIC_SetPriorityGrouping>
}
 8002c8c:	bf00      	nop
 8002c8e:	3708      	adds	r7, #8
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca6:	f7ff ff61 	bl	8002b6c <__NVIC_GetPriorityGrouping>
 8002caa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	68b9      	ldr	r1, [r7, #8]
 8002cb0:	6978      	ldr	r0, [r7, #20]
 8002cb2:	f7ff ffb1 	bl	8002c18 <NVIC_EncodePriority>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cbc:	4611      	mov	r1, r2
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff ff80 	bl	8002bc4 <__NVIC_SetPriority>
}
 8002cc4:	bf00      	nop
 8002cc6:	3718      	adds	r7, #24
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff ff54 	bl	8002b88 <__NVIC_EnableIRQ>
}
 8002ce0:	bf00      	nop
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b089      	sub	sp, #36	; 0x24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61fb      	str	r3, [r7, #28]
 8002d02:	e159      	b.n	8002fb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d04:	2201      	movs	r2, #1
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	4013      	ands	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	f040 8148 	bne.w	8002fb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d005      	beq.n	8002d3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d130      	bne.n	8002d9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	2203      	movs	r2, #3
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	68da      	ldr	r2, [r3, #12]
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d70:	2201      	movs	r2, #1
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	091b      	lsrs	r3, r3, #4
 8002d86:	f003 0201 	and.w	r2, r3, #1
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 0303 	and.w	r3, r3, #3
 8002da4:	2b03      	cmp	r3, #3
 8002da6:	d017      	beq.n	8002dd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	2203      	movs	r2, #3
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	689a      	ldr	r2, [r3, #8]
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d123      	bne.n	8002e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	08da      	lsrs	r2, r3, #3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3208      	adds	r2, #8
 8002dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	220f      	movs	r2, #15
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	43db      	mvns	r3, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4013      	ands	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	691a      	ldr	r2, [r3, #16]
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	f003 0307 	and.w	r3, r3, #7
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	08da      	lsrs	r2, r3, #3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	3208      	adds	r2, #8
 8002e26:	69b9      	ldr	r1, [r7, #24]
 8002e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	2203      	movs	r2, #3
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	4013      	ands	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f003 0203 	and.w	r2, r3, #3
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	f000 80a2 	beq.w	8002fb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	4b57      	ldr	r3, [pc, #348]	; (8002fd0 <HAL_GPIO_Init+0x2e8>)
 8002e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e76:	4a56      	ldr	r2, [pc, #344]	; (8002fd0 <HAL_GPIO_Init+0x2e8>)
 8002e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e7e:	4b54      	ldr	r3, [pc, #336]	; (8002fd0 <HAL_GPIO_Init+0x2e8>)
 8002e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e8a:	4a52      	ldr	r2, [pc, #328]	; (8002fd4 <HAL_GPIO_Init+0x2ec>)
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	089b      	lsrs	r3, r3, #2
 8002e90:	3302      	adds	r3, #2
 8002e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	220f      	movs	r2, #15
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	43db      	mvns	r3, r3
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a49      	ldr	r2, [pc, #292]	; (8002fd8 <HAL_GPIO_Init+0x2f0>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d019      	beq.n	8002eea <HAL_GPIO_Init+0x202>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a48      	ldr	r2, [pc, #288]	; (8002fdc <HAL_GPIO_Init+0x2f4>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d013      	beq.n	8002ee6 <HAL_GPIO_Init+0x1fe>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4a47      	ldr	r2, [pc, #284]	; (8002fe0 <HAL_GPIO_Init+0x2f8>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d00d      	beq.n	8002ee2 <HAL_GPIO_Init+0x1fa>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a46      	ldr	r2, [pc, #280]	; (8002fe4 <HAL_GPIO_Init+0x2fc>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d007      	beq.n	8002ede <HAL_GPIO_Init+0x1f6>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a45      	ldr	r2, [pc, #276]	; (8002fe8 <HAL_GPIO_Init+0x300>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d101      	bne.n	8002eda <HAL_GPIO_Init+0x1f2>
 8002ed6:	2304      	movs	r3, #4
 8002ed8:	e008      	b.n	8002eec <HAL_GPIO_Init+0x204>
 8002eda:	2307      	movs	r3, #7
 8002edc:	e006      	b.n	8002eec <HAL_GPIO_Init+0x204>
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e004      	b.n	8002eec <HAL_GPIO_Init+0x204>
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	e002      	b.n	8002eec <HAL_GPIO_Init+0x204>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_GPIO_Init+0x204>
 8002eea:	2300      	movs	r3, #0
 8002eec:	69fa      	ldr	r2, [r7, #28]
 8002eee:	f002 0203 	and.w	r2, r2, #3
 8002ef2:	0092      	lsls	r2, r2, #2
 8002ef4:	4093      	lsls	r3, r2
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002efc:	4935      	ldr	r1, [pc, #212]	; (8002fd4 <HAL_GPIO_Init+0x2ec>)
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	089b      	lsrs	r3, r3, #2
 8002f02:	3302      	adds	r3, #2
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f0a:	4b38      	ldr	r3, [pc, #224]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	43db      	mvns	r3, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4013      	ands	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d003      	beq.n	8002f2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f2e:	4a2f      	ldr	r2, [pc, #188]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f34:	4b2d      	ldr	r3, [pc, #180]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4013      	ands	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d003      	beq.n	8002f58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f58:	4a24      	ldr	r2, [pc, #144]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f5e:	4b23      	ldr	r3, [pc, #140]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	43db      	mvns	r3, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f82:	4a1a      	ldr	r2, [pc, #104]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f88:	4b18      	ldr	r3, [pc, #96]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	43db      	mvns	r3, r3
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4013      	ands	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fac:	4a0f      	ldr	r2, [pc, #60]	; (8002fec <HAL_GPIO_Init+0x304>)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	61fb      	str	r3, [r7, #28]
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	2b0f      	cmp	r3, #15
 8002fbc:	f67f aea2 	bls.w	8002d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fc0:	bf00      	nop
 8002fc2:	bf00      	nop
 8002fc4:	3724      	adds	r7, #36	; 0x24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40013800 	.word	0x40013800
 8002fd8:	40020000 	.word	0x40020000
 8002fdc:	40020400 	.word	0x40020400
 8002fe0:	40020800 	.word	0x40020800
 8002fe4:	40020c00 	.word	0x40020c00
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	40013c00 	.word	0x40013c00

08002ff0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	691a      	ldr	r2, [r3, #16]
 8003000:	887b      	ldrh	r3, [r7, #2]
 8003002:	4013      	ands	r3, r2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d002      	beq.n	800300e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003008:	2301      	movs	r3, #1
 800300a:	73fb      	strb	r3, [r7, #15]
 800300c:	e001      	b.n	8003012 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800300e:	2300      	movs	r3, #0
 8003010:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003012:	7bfb      	ldrb	r3, [r7, #15]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	807b      	strh	r3, [r7, #2]
 800302c:	4613      	mov	r3, r2
 800302e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003030:	787b      	ldrb	r3, [r7, #1]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d003      	beq.n	800303e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003036:	887a      	ldrh	r2, [r7, #2]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800303c:	e003      	b.n	8003046 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800303e:	887b      	ldrh	r3, [r7, #2]
 8003040:	041a      	lsls	r2, r3, #16
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	619a      	str	r2, [r3, #24]
}
 8003046:	bf00      	nop
 8003048:	370c      	adds	r7, #12
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
	...

08003054 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e12b      	b.n	80032be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d106      	bne.n	8003080 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff fb32 	bl	80026e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2224      	movs	r2, #36	; 0x24
 8003084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0201 	bic.w	r2, r2, #1
 8003096:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030b8:	f001 f8da 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 80030bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	4a81      	ldr	r2, [pc, #516]	; (80032c8 <HAL_I2C_Init+0x274>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d807      	bhi.n	80030d8 <HAL_I2C_Init+0x84>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	4a80      	ldr	r2, [pc, #512]	; (80032cc <HAL_I2C_Init+0x278>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	bf94      	ite	ls
 80030d0:	2301      	movls	r3, #1
 80030d2:	2300      	movhi	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	e006      	b.n	80030e6 <HAL_I2C_Init+0x92>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4a7d      	ldr	r2, [pc, #500]	; (80032d0 <HAL_I2C_Init+0x27c>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	bf94      	ite	ls
 80030e0:	2301      	movls	r3, #1
 80030e2:	2300      	movhi	r3, #0
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e0e7      	b.n	80032be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	4a78      	ldr	r2, [pc, #480]	; (80032d4 <HAL_I2C_Init+0x280>)
 80030f2:	fba2 2303 	umull	r2, r3, r2, r3
 80030f6:	0c9b      	lsrs	r3, r3, #18
 80030f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	430a      	orrs	r2, r1
 800310c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6a1b      	ldr	r3, [r3, #32]
 8003114:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	4a6a      	ldr	r2, [pc, #424]	; (80032c8 <HAL_I2C_Init+0x274>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d802      	bhi.n	8003128 <HAL_I2C_Init+0xd4>
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	3301      	adds	r3, #1
 8003126:	e009      	b.n	800313c <HAL_I2C_Init+0xe8>
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800312e:	fb02 f303 	mul.w	r3, r2, r3
 8003132:	4a69      	ldr	r2, [pc, #420]	; (80032d8 <HAL_I2C_Init+0x284>)
 8003134:	fba2 2303 	umull	r2, r3, r2, r3
 8003138:	099b      	lsrs	r3, r3, #6
 800313a:	3301      	adds	r3, #1
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	6812      	ldr	r2, [r2, #0]
 8003140:	430b      	orrs	r3, r1
 8003142:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800314e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	495c      	ldr	r1, [pc, #368]	; (80032c8 <HAL_I2C_Init+0x274>)
 8003158:	428b      	cmp	r3, r1
 800315a:	d819      	bhi.n	8003190 <HAL_I2C_Init+0x13c>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	1e59      	subs	r1, r3, #1
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	fbb1 f3f3 	udiv	r3, r1, r3
 800316a:	1c59      	adds	r1, r3, #1
 800316c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003170:	400b      	ands	r3, r1
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00a      	beq.n	800318c <HAL_I2C_Init+0x138>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1e59      	subs	r1, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	fbb1 f3f3 	udiv	r3, r1, r3
 8003184:	3301      	adds	r3, #1
 8003186:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800318a:	e051      	b.n	8003230 <HAL_I2C_Init+0x1dc>
 800318c:	2304      	movs	r3, #4
 800318e:	e04f      	b.n	8003230 <HAL_I2C_Init+0x1dc>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d111      	bne.n	80031bc <HAL_I2C_Init+0x168>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	1e58      	subs	r0, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	440b      	add	r3, r1
 80031a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031aa:	3301      	adds	r3, #1
 80031ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	bf0c      	ite	eq
 80031b4:	2301      	moveq	r3, #1
 80031b6:	2300      	movne	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	e012      	b.n	80031e2 <HAL_I2C_Init+0x18e>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	1e58      	subs	r0, r3, #1
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6859      	ldr	r1, [r3, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	0099      	lsls	r1, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d2:	3301      	adds	r3, #1
 80031d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d8:	2b00      	cmp	r3, #0
 80031da:	bf0c      	ite	eq
 80031dc:	2301      	moveq	r3, #1
 80031de:	2300      	movne	r3, #0
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_I2C_Init+0x196>
 80031e6:	2301      	movs	r3, #1
 80031e8:	e022      	b.n	8003230 <HAL_I2C_Init+0x1dc>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10e      	bne.n	8003210 <HAL_I2C_Init+0x1bc>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	1e58      	subs	r0, r3, #1
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6859      	ldr	r1, [r3, #4]
 80031fa:	460b      	mov	r3, r1
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	440b      	add	r3, r1
 8003200:	fbb0 f3f3 	udiv	r3, r0, r3
 8003204:	3301      	adds	r3, #1
 8003206:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800320a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800320e:	e00f      	b.n	8003230 <HAL_I2C_Init+0x1dc>
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	1e58      	subs	r0, r3, #1
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6859      	ldr	r1, [r3, #4]
 8003218:	460b      	mov	r3, r1
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	0099      	lsls	r1, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	fbb0 f3f3 	udiv	r3, r0, r3
 8003226:	3301      	adds	r3, #1
 8003228:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800322c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003230:	6879      	ldr	r1, [r7, #4]
 8003232:	6809      	ldr	r1, [r1, #0]
 8003234:	4313      	orrs	r3, r2
 8003236:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69da      	ldr	r2, [r3, #28]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	431a      	orrs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	430a      	orrs	r2, r1
 8003252:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800325e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6911      	ldr	r1, [r2, #16]
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	68d2      	ldr	r2, [r2, #12]
 800326a:	4311      	orrs	r1, r2
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	430b      	orrs	r3, r1
 8003272:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	695a      	ldr	r2, [r3, #20]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f042 0201 	orr.w	r2, r2, #1
 800329e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2220      	movs	r2, #32
 80032aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	000186a0 	.word	0x000186a0
 80032cc:	001e847f 	.word	0x001e847f
 80032d0:	003d08ff 	.word	0x003d08ff
 80032d4:	431bde83 	.word	0x431bde83
 80032d8:	10624dd3 	.word	0x10624dd3

080032dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b088      	sub	sp, #32
 80032e0:	af02      	add	r7, sp, #8
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	607a      	str	r2, [r7, #4]
 80032e6:	461a      	mov	r2, r3
 80032e8:	460b      	mov	r3, r1
 80032ea:	817b      	strh	r3, [r7, #10]
 80032ec:	4613      	mov	r3, r2
 80032ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032f0:	f7ff fc0c 	bl	8002b0c <HAL_GetTick>
 80032f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b20      	cmp	r3, #32
 8003300:	f040 80e0 	bne.w	80034c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	2319      	movs	r3, #25
 800330a:	2201      	movs	r2, #1
 800330c:	4970      	ldr	r1, [pc, #448]	; (80034d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f000 f964 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800331a:	2302      	movs	r3, #2
 800331c:	e0d3      	b.n	80034c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_I2C_Master_Transmit+0x50>
 8003328:	2302      	movs	r3, #2
 800332a:	e0cc      	b.n	80034c6 <HAL_I2C_Master_Transmit+0x1ea>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b01      	cmp	r3, #1
 8003340:	d007      	beq.n	8003352 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f042 0201 	orr.w	r2, r2, #1
 8003350:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003360:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2221      	movs	r2, #33	; 0x21
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2210      	movs	r2, #16
 800336e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	893a      	ldrh	r2, [r7, #8]
 8003382:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003388:	b29a      	uxth	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4a50      	ldr	r2, [pc, #320]	; (80034d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003392:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003394:	8979      	ldrh	r1, [r7, #10]
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	6a3a      	ldr	r2, [r7, #32]
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 f89c 	bl	80034d8 <I2C_MasterRequestWrite>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e08d      	b.n	80034c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033aa:	2300      	movs	r3, #0
 80033ac:	613b      	str	r3, [r7, #16]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033c0:	e066      	b.n	8003490 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	6a39      	ldr	r1, [r7, #32]
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 fa22 	bl	8003810 <I2C_WaitOnTXEFlagUntilTimeout>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00d      	beq.n	80033ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	d107      	bne.n	80033ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e06b      	b.n	80034c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f2:	781a      	ldrb	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fe:	1c5a      	adds	r2, r3, #1
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003408:	b29b      	uxth	r3, r3
 800340a:	3b01      	subs	r3, #1
 800340c:	b29a      	uxth	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b04      	cmp	r3, #4
 800342a:	d11b      	bne.n	8003464 <HAL_I2C_Master_Transmit+0x188>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003430:	2b00      	cmp	r3, #0
 8003432:	d017      	beq.n	8003464 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003438:	781a      	ldrb	r2, [r3, #0]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800344e:	b29b      	uxth	r3, r3
 8003450:	3b01      	subs	r3, #1
 8003452:	b29a      	uxth	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345c:	3b01      	subs	r3, #1
 800345e:	b29a      	uxth	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	6a39      	ldr	r1, [r7, #32]
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f000 fa19 	bl	80038a0 <I2C_WaitOnBTFFlagUntilTimeout>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00d      	beq.n	8003490 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	2b04      	cmp	r3, #4
 800347a:	d107      	bne.n	800348c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800348a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e01a      	b.n	80034c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003494:	2b00      	cmp	r3, #0
 8003496:	d194      	bne.n	80033c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2220      	movs	r2, #32
 80034ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034c0:	2300      	movs	r3, #0
 80034c2:	e000      	b.n	80034c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034c4:	2302      	movs	r3, #2
  }
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3718      	adds	r7, #24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	00100002 	.word	0x00100002
 80034d4:	ffff0000 	.word	0xffff0000

080034d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b088      	sub	sp, #32
 80034dc:	af02      	add	r7, sp, #8
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	607a      	str	r2, [r7, #4]
 80034e2:	603b      	str	r3, [r7, #0]
 80034e4:	460b      	mov	r3, r1
 80034e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	2b08      	cmp	r3, #8
 80034f2:	d006      	beq.n	8003502 <I2C_MasterRequestWrite+0x2a>
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d003      	beq.n	8003502 <I2C_MasterRequestWrite+0x2a>
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003500:	d108      	bne.n	8003514 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	e00b      	b.n	800352c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003518:	2b12      	cmp	r3, #18
 800351a:	d107      	bne.n	800352c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800352a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003538:	68f8      	ldr	r0, [r7, #12]
 800353a:	f000 f84f 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00d      	beq.n	8003560 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800354e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003552:	d103      	bne.n	800355c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f44f 7200 	mov.w	r2, #512	; 0x200
 800355a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	e035      	b.n	80035cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003568:	d108      	bne.n	800357c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800356a:	897b      	ldrh	r3, [r7, #10]
 800356c:	b2db      	uxtb	r3, r3
 800356e:	461a      	mov	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003578:	611a      	str	r2, [r3, #16]
 800357a:	e01b      	b.n	80035b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800357c:	897b      	ldrh	r3, [r7, #10]
 800357e:	11db      	asrs	r3, r3, #7
 8003580:	b2db      	uxtb	r3, r3
 8003582:	f003 0306 	and.w	r3, r3, #6
 8003586:	b2db      	uxtb	r3, r3
 8003588:	f063 030f 	orn	r3, r3, #15
 800358c:	b2da      	uxtb	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	490e      	ldr	r1, [pc, #56]	; (80035d4 <I2C_MasterRequestWrite+0xfc>)
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 f898 	bl	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e010      	b.n	80035cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035aa:	897b      	ldrh	r3, [r7, #10]
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	4907      	ldr	r1, [pc, #28]	; (80035d8 <I2C_MasterRequestWrite+0x100>)
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 f888 	bl	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e000      	b.n	80035cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3718      	adds	r7, #24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	00010008 	.word	0x00010008
 80035d8:	00010002 	.word	0x00010002

080035dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	603b      	str	r3, [r7, #0]
 80035e8:	4613      	mov	r3, r2
 80035ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035ec:	e048      	b.n	8003680 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f4:	d044      	beq.n	8003680 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035f6:	f7ff fa89 	bl	8002b0c <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d302      	bcc.n	800360c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d139      	bne.n	8003680 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	0c1b      	lsrs	r3, r3, #16
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b01      	cmp	r3, #1
 8003614:	d10d      	bne.n	8003632 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	43da      	mvns	r2, r3
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	4013      	ands	r3, r2
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	bf0c      	ite	eq
 8003628:	2301      	moveq	r3, #1
 800362a:	2300      	movne	r3, #0
 800362c:	b2db      	uxtb	r3, r3
 800362e:	461a      	mov	r2, r3
 8003630:	e00c      	b.n	800364c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	43da      	mvns	r2, r3
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	4013      	ands	r3, r2
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	bf0c      	ite	eq
 8003644:	2301      	moveq	r3, #1
 8003646:	2300      	movne	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	461a      	mov	r2, r3
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	429a      	cmp	r2, r3
 8003650:	d116      	bne.n	8003680 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366c:	f043 0220 	orr.w	r2, r3, #32
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e023      	b.n	80036c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	0c1b      	lsrs	r3, r3, #16
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d10d      	bne.n	80036a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	43da      	mvns	r2, r3
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	4013      	ands	r3, r2
 8003696:	b29b      	uxth	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	bf0c      	ite	eq
 800369c:	2301      	moveq	r3, #1
 800369e:	2300      	movne	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	461a      	mov	r2, r3
 80036a4:	e00c      	b.n	80036c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	43da      	mvns	r2, r3
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	4013      	ands	r3, r2
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf0c      	ite	eq
 80036b8:	2301      	moveq	r3, #1
 80036ba:	2300      	movne	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	79fb      	ldrb	r3, [r7, #7]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d093      	beq.n	80035ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	60b9      	str	r1, [r7, #8]
 80036da:	607a      	str	r2, [r7, #4]
 80036dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036de:	e071      	b.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ee:	d123      	bne.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003708:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003724:	f043 0204 	orr.w	r2, r3, #4
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e067      	b.n	8003808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373e:	d041      	beq.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003740:	f7ff f9e4 	bl	8002b0c <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	429a      	cmp	r2, r3
 800374e:	d302      	bcc.n	8003756 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d136      	bne.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	0c1b      	lsrs	r3, r3, #16
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b01      	cmp	r3, #1
 800375e:	d10c      	bne.n	800377a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	43da      	mvns	r2, r3
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	4013      	ands	r3, r2
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	bf14      	ite	ne
 8003772:	2301      	movne	r3, #1
 8003774:	2300      	moveq	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	e00b      	b.n	8003792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	43da      	mvns	r2, r3
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	4013      	ands	r3, r2
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf14      	ite	ne
 800378c:	2301      	movne	r3, #1
 800378e:	2300      	moveq	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d016      	beq.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2220      	movs	r2, #32
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b0:	f043 0220 	orr.w	r2, r3, #32
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e021      	b.n	8003808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	0c1b      	lsrs	r3, r3, #16
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d10c      	bne.n	80037e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	43da      	mvns	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	4013      	ands	r3, r2
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	bf14      	ite	ne
 80037e0:	2301      	movne	r3, #1
 80037e2:	2300      	moveq	r3, #0
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	e00b      	b.n	8003800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	43da      	mvns	r2, r3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	4013      	ands	r3, r2
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	bf14      	ite	ne
 80037fa:	2301      	movne	r3, #1
 80037fc:	2300      	moveq	r3, #0
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	f47f af6d 	bne.w	80036e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800381c:	e034      	b.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 f886 	bl	8003930 <I2C_IsAcknowledgeFailed>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e034      	b.n	8003898 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003834:	d028      	beq.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003836:	f7ff f969 	bl	8002b0c <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	429a      	cmp	r2, r3
 8003844:	d302      	bcc.n	800384c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d11d      	bne.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003856:	2b80      	cmp	r3, #128	; 0x80
 8003858:	d016      	beq.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	f043 0220 	orr.w	r2, r3, #32
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e007      	b.n	8003898 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003892:	2b80      	cmp	r3, #128	; 0x80
 8003894:	d1c3      	bne.n	800381e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038ac:	e034      	b.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 f83e 	bl	8003930 <I2C_IsAcknowledgeFailed>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e034      	b.n	8003928 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c4:	d028      	beq.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c6:	f7ff f921 	bl	8002b0c <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d302      	bcc.n	80038dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d11d      	bne.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	f003 0304 	and.w	r3, r3, #4
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d016      	beq.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2220      	movs	r2, #32
 80038f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003904:	f043 0220 	orr.w	r2, r3, #32
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e007      	b.n	8003928 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f003 0304 	and.w	r3, r3, #4
 8003922:	2b04      	cmp	r3, #4
 8003924:	d1c3      	bne.n	80038ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003942:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003946:	d11b      	bne.n	8003980 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003950:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	f043 0204 	orr.w	r2, r3, #4
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e000      	b.n	8003982 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
	...

08003990 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e267      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0301 	and.w	r3, r3, #1
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d075      	beq.n	8003a9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039ae:	4b88      	ldr	r3, [pc, #544]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 030c 	and.w	r3, r3, #12
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d00c      	beq.n	80039d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ba:	4b85      	ldr	r3, [pc, #532]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d112      	bne.n	80039ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039c6:	4b82      	ldr	r3, [pc, #520]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039d2:	d10b      	bne.n	80039ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039d4:	4b7e      	ldr	r3, [pc, #504]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d05b      	beq.n	8003a98 <HAL_RCC_OscConfig+0x108>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d157      	bne.n	8003a98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e242      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039f4:	d106      	bne.n	8003a04 <HAL_RCC_OscConfig+0x74>
 80039f6:	4b76      	ldr	r3, [pc, #472]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a75      	ldr	r2, [pc, #468]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 80039fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	e01d      	b.n	8003a40 <HAL_RCC_OscConfig+0xb0>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a0c:	d10c      	bne.n	8003a28 <HAL_RCC_OscConfig+0x98>
 8003a0e:	4b70      	ldr	r3, [pc, #448]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a6f      	ldr	r2, [pc, #444]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a18:	6013      	str	r3, [r2, #0]
 8003a1a:	4b6d      	ldr	r3, [pc, #436]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a6c      	ldr	r2, [pc, #432]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a24:	6013      	str	r3, [r2, #0]
 8003a26:	e00b      	b.n	8003a40 <HAL_RCC_OscConfig+0xb0>
 8003a28:	4b69      	ldr	r3, [pc, #420]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a68      	ldr	r2, [pc, #416]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a32:	6013      	str	r3, [r2, #0]
 8003a34:	4b66      	ldr	r3, [pc, #408]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a65      	ldr	r2, [pc, #404]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d013      	beq.n	8003a70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a48:	f7ff f860 	bl	8002b0c <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a50:	f7ff f85c 	bl	8002b0c <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b64      	cmp	r3, #100	; 0x64
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e207      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a62:	4b5b      	ldr	r3, [pc, #364]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0f0      	beq.n	8003a50 <HAL_RCC_OscConfig+0xc0>
 8003a6e:	e014      	b.n	8003a9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a70:	f7ff f84c 	bl	8002b0c <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a78:	f7ff f848 	bl	8002b0c <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b64      	cmp	r3, #100	; 0x64
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e1f3      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a8a:	4b51      	ldr	r3, [pc, #324]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f0      	bne.n	8003a78 <HAL_RCC_OscConfig+0xe8>
 8003a96:	e000      	b.n	8003a9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d063      	beq.n	8003b6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003aa6:	4b4a      	ldr	r3, [pc, #296]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00b      	beq.n	8003aca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ab2:	4b47      	ldr	r3, [pc, #284]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003aba:	2b08      	cmp	r3, #8
 8003abc:	d11c      	bne.n	8003af8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003abe:	4b44      	ldr	r3, [pc, #272]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d116      	bne.n	8003af8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aca:	4b41      	ldr	r3, [pc, #260]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d005      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x152>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d001      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e1c7      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae2:	4b3b      	ldr	r3, [pc, #236]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	4937      	ldr	r1, [pc, #220]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003af6:	e03a      	b.n	8003b6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d020      	beq.n	8003b42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b00:	4b34      	ldr	r3, [pc, #208]	; (8003bd4 <HAL_RCC_OscConfig+0x244>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b06:	f7ff f801 	bl	8002b0c <HAL_GetTick>
 8003b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b0c:	e008      	b.n	8003b20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b0e:	f7fe fffd 	bl	8002b0c <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d901      	bls.n	8003b20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e1a8      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b20:	4b2b      	ldr	r3, [pc, #172]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0302 	and.w	r3, r3, #2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0f0      	beq.n	8003b0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b2c:	4b28      	ldr	r3, [pc, #160]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	4925      	ldr	r1, [pc, #148]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	600b      	str	r3, [r1, #0]
 8003b40:	e015      	b.n	8003b6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b42:	4b24      	ldr	r3, [pc, #144]	; (8003bd4 <HAL_RCC_OscConfig+0x244>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b48:	f7fe ffe0 	bl	8002b0c <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b50:	f7fe ffdc 	bl	8002b0c <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e187      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b62:	4b1b      	ldr	r3, [pc, #108]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f0      	bne.n	8003b50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0308 	and.w	r3, r3, #8
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d036      	beq.n	8003be8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d016      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b82:	4b15      	ldr	r3, [pc, #84]	; (8003bd8 <HAL_RCC_OscConfig+0x248>)
 8003b84:	2201      	movs	r2, #1
 8003b86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b88:	f7fe ffc0 	bl	8002b0c <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b90:	f7fe ffbc 	bl	8002b0c <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e167      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	; (8003bd0 <HAL_RCC_OscConfig+0x240>)
 8003ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d0f0      	beq.n	8003b90 <HAL_RCC_OscConfig+0x200>
 8003bae:	e01b      	b.n	8003be8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bb0:	4b09      	ldr	r3, [pc, #36]	; (8003bd8 <HAL_RCC_OscConfig+0x248>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb6:	f7fe ffa9 	bl	8002b0c <HAL_GetTick>
 8003bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bbc:	e00e      	b.n	8003bdc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bbe:	f7fe ffa5 	bl	8002b0c <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d907      	bls.n	8003bdc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e150      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	42470000 	.word	0x42470000
 8003bd8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bdc:	4b88      	ldr	r3, [pc, #544]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003bde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1ea      	bne.n	8003bbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 8097 	beq.w	8003d24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bfa:	4b81      	ldr	r3, [pc, #516]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10f      	bne.n	8003c26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c06:	2300      	movs	r3, #0
 8003c08:	60bb      	str	r3, [r7, #8]
 8003c0a:	4b7d      	ldr	r3, [pc, #500]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	4a7c      	ldr	r2, [pc, #496]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c14:	6413      	str	r3, [r2, #64]	; 0x40
 8003c16:	4b7a      	ldr	r3, [pc, #488]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1e:	60bb      	str	r3, [r7, #8]
 8003c20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c22:	2301      	movs	r3, #1
 8003c24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c26:	4b77      	ldr	r3, [pc, #476]	; (8003e04 <HAL_RCC_OscConfig+0x474>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d118      	bne.n	8003c64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c32:	4b74      	ldr	r3, [pc, #464]	; (8003e04 <HAL_RCC_OscConfig+0x474>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a73      	ldr	r2, [pc, #460]	; (8003e04 <HAL_RCC_OscConfig+0x474>)
 8003c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c3e:	f7fe ff65 	bl	8002b0c <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c46:	f7fe ff61 	bl	8002b0c <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e10c      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c58:	4b6a      	ldr	r3, [pc, #424]	; (8003e04 <HAL_RCC_OscConfig+0x474>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0f0      	beq.n	8003c46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d106      	bne.n	8003c7a <HAL_RCC_OscConfig+0x2ea>
 8003c6c:	4b64      	ldr	r3, [pc, #400]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c70:	4a63      	ldr	r2, [pc, #396]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c72:	f043 0301 	orr.w	r3, r3, #1
 8003c76:	6713      	str	r3, [r2, #112]	; 0x70
 8003c78:	e01c      	b.n	8003cb4 <HAL_RCC_OscConfig+0x324>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	2b05      	cmp	r3, #5
 8003c80:	d10c      	bne.n	8003c9c <HAL_RCC_OscConfig+0x30c>
 8003c82:	4b5f      	ldr	r3, [pc, #380]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c86:	4a5e      	ldr	r2, [pc, #376]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c88:	f043 0304 	orr.w	r3, r3, #4
 8003c8c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c8e:	4b5c      	ldr	r3, [pc, #368]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c92:	4a5b      	ldr	r2, [pc, #364]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c94:	f043 0301 	orr.w	r3, r3, #1
 8003c98:	6713      	str	r3, [r2, #112]	; 0x70
 8003c9a:	e00b      	b.n	8003cb4 <HAL_RCC_OscConfig+0x324>
 8003c9c:	4b58      	ldr	r3, [pc, #352]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca0:	4a57      	ldr	r2, [pc, #348]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003ca2:	f023 0301 	bic.w	r3, r3, #1
 8003ca6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ca8:	4b55      	ldr	r3, [pc, #340]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cac:	4a54      	ldr	r2, [pc, #336]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003cae:	f023 0304 	bic.w	r3, r3, #4
 8003cb2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d015      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cbc:	f7fe ff26 	bl	8002b0c <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc2:	e00a      	b.n	8003cda <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cc4:	f7fe ff22 	bl	8002b0c <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e0cb      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cda:	4b49      	ldr	r3, [pc, #292]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0ee      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x334>
 8003ce6:	e014      	b.n	8003d12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ce8:	f7fe ff10 	bl	8002b0c <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cee:	e00a      	b.n	8003d06 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cf0:	f7fe ff0c 	bl	8002b0c <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e0b5      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d06:	4b3e      	ldr	r3, [pc, #248]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1ee      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d12:	7dfb      	ldrb	r3, [r7, #23]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d105      	bne.n	8003d24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d18:	4b39      	ldr	r3, [pc, #228]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1c:	4a38      	ldr	r2, [pc, #224]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d22:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f000 80a1 	beq.w	8003e70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d2e:	4b34      	ldr	r3, [pc, #208]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 030c 	and.w	r3, r3, #12
 8003d36:	2b08      	cmp	r3, #8
 8003d38:	d05c      	beq.n	8003df4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d141      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d42:	4b31      	ldr	r3, [pc, #196]	; (8003e08 <HAL_RCC_OscConfig+0x478>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d48:	f7fe fee0 	bl	8002b0c <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d50:	f7fe fedc 	bl	8002b0c <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e087      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d62:	4b27      	ldr	r3, [pc, #156]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1f0      	bne.n	8003d50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	69da      	ldr	r2, [r3, #28]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a1b      	ldr	r3, [r3, #32]
 8003d76:	431a      	orrs	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7c:	019b      	lsls	r3, r3, #6
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d84:	085b      	lsrs	r3, r3, #1
 8003d86:	3b01      	subs	r3, #1
 8003d88:	041b      	lsls	r3, r3, #16
 8003d8a:	431a      	orrs	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	061b      	lsls	r3, r3, #24
 8003d92:	491b      	ldr	r1, [pc, #108]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d98:	4b1b      	ldr	r3, [pc, #108]	; (8003e08 <HAL_RCC_OscConfig+0x478>)
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d9e:	f7fe feb5 	bl	8002b0c <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003da4:	e008      	b.n	8003db8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003da6:	f7fe feb1 	bl	8002b0c <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d901      	bls.n	8003db8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e05c      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db8:	4b11      	ldr	r3, [pc, #68]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d0f0      	beq.n	8003da6 <HAL_RCC_OscConfig+0x416>
 8003dc4:	e054      	b.n	8003e70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dc6:	4b10      	ldr	r3, [pc, #64]	; (8003e08 <HAL_RCC_OscConfig+0x478>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dcc:	f7fe fe9e 	bl	8002b0c <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dd4:	f7fe fe9a 	bl	8002b0c <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e045      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de6:	4b06      	ldr	r3, [pc, #24]	; (8003e00 <HAL_RCC_OscConfig+0x470>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x444>
 8003df2:	e03d      	b.n	8003e70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d107      	bne.n	8003e0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e038      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
 8003e00:	40023800 	.word	0x40023800
 8003e04:	40007000 	.word	0x40007000
 8003e08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e0c:	4b1b      	ldr	r3, [pc, #108]	; (8003e7c <HAL_RCC_OscConfig+0x4ec>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d028      	beq.n	8003e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d121      	bne.n	8003e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d11a      	bne.n	8003e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d111      	bne.n	8003e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e52:	085b      	lsrs	r3, r3, #1
 8003e54:	3b01      	subs	r3, #1
 8003e56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d107      	bne.n	8003e6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d001      	beq.n	8003e70 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e000      	b.n	8003e72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3718      	adds	r7, #24
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	40023800 	.word	0x40023800

08003e80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d101      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e0cc      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e94:	4b68      	ldr	r3, [pc, #416]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	683a      	ldr	r2, [r7, #0]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d90c      	bls.n	8003ebc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ea2:	4b65      	ldr	r3, [pc, #404]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	b2d2      	uxtb	r2, r2
 8003ea8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eaa:	4b63      	ldr	r3, [pc, #396]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0307 	and.w	r3, r3, #7
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d001      	beq.n	8003ebc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e0b8      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d020      	beq.n	8003f0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0304 	and.w	r3, r3, #4
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ed4:	4b59      	ldr	r3, [pc, #356]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	4a58      	ldr	r2, [pc, #352]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003eda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ede:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0308 	and.w	r3, r3, #8
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003eec:	4b53      	ldr	r3, [pc, #332]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	4a52      	ldr	r2, [pc, #328]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003ef2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ef6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ef8:	4b50      	ldr	r3, [pc, #320]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	494d      	ldr	r1, [pc, #308]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d044      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d107      	bne.n	8003f2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f1e:	4b47      	ldr	r3, [pc, #284]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d119      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e07f      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d003      	beq.n	8003f3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f3a:	2b03      	cmp	r3, #3
 8003f3c:	d107      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f3e:	4b3f      	ldr	r3, [pc, #252]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d109      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e06f      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f4e:	4b3b      	ldr	r3, [pc, #236]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e067      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f5e:	4b37      	ldr	r3, [pc, #220]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f023 0203 	bic.w	r2, r3, #3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	4934      	ldr	r1, [pc, #208]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f70:	f7fe fdcc 	bl	8002b0c <HAL_GetTick>
 8003f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f76:	e00a      	b.n	8003f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f78:	f7fe fdc8 	bl	8002b0c <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e04f      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8e:	4b2b      	ldr	r3, [pc, #172]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 020c 	and.w	r2, r3, #12
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d1eb      	bne.n	8003f78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fa0:	4b25      	ldr	r3, [pc, #148]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d20c      	bcs.n	8003fc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fae:	4b22      	ldr	r3, [pc, #136]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	b2d2      	uxtb	r2, r2
 8003fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb6:	4b20      	ldr	r3, [pc, #128]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0307 	and.w	r3, r3, #7
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d001      	beq.n	8003fc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e032      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0304 	and.w	r3, r3, #4
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d008      	beq.n	8003fe6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fd4:	4b19      	ldr	r3, [pc, #100]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	4916      	ldr	r1, [pc, #88]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0308 	and.w	r3, r3, #8
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d009      	beq.n	8004006 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ff2:	4b12      	ldr	r3, [pc, #72]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	490e      	ldr	r1, [pc, #56]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8004002:	4313      	orrs	r3, r2
 8004004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004006:	f000 f821 	bl	800404c <HAL_RCC_GetSysClockFreq>
 800400a:	4602      	mov	r2, r0
 800400c:	4b0b      	ldr	r3, [pc, #44]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	091b      	lsrs	r3, r3, #4
 8004012:	f003 030f 	and.w	r3, r3, #15
 8004016:	490a      	ldr	r1, [pc, #40]	; (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8004018:	5ccb      	ldrb	r3, [r1, r3]
 800401a:	fa22 f303 	lsr.w	r3, r2, r3
 800401e:	4a09      	ldr	r2, [pc, #36]	; (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8004020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004022:	4b09      	ldr	r3, [pc, #36]	; (8004048 <HAL_RCC_ClockConfig+0x1c8>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f7fe fc26 	bl	8002878 <HAL_InitTick>

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	40023c00 	.word	0x40023c00
 800403c:	40023800 	.word	0x40023800
 8004040:	08007330 	.word	0x08007330
 8004044:	200000d4 	.word	0x200000d4
 8004048:	200000d8 	.word	0x200000d8

0800404c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800404c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004050:	b094      	sub	sp, #80	; 0x50
 8004052:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004054:	2300      	movs	r3, #0
 8004056:	647b      	str	r3, [r7, #68]	; 0x44
 8004058:	2300      	movs	r3, #0
 800405a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800405c:	2300      	movs	r3, #0
 800405e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004060:	2300      	movs	r3, #0
 8004062:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004064:	4b79      	ldr	r3, [pc, #484]	; (800424c <HAL_RCC_GetSysClockFreq+0x200>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 030c 	and.w	r3, r3, #12
 800406c:	2b08      	cmp	r3, #8
 800406e:	d00d      	beq.n	800408c <HAL_RCC_GetSysClockFreq+0x40>
 8004070:	2b08      	cmp	r3, #8
 8004072:	f200 80e1 	bhi.w	8004238 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <HAL_RCC_GetSysClockFreq+0x34>
 800407a:	2b04      	cmp	r3, #4
 800407c:	d003      	beq.n	8004086 <HAL_RCC_GetSysClockFreq+0x3a>
 800407e:	e0db      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004080:	4b73      	ldr	r3, [pc, #460]	; (8004250 <HAL_RCC_GetSysClockFreq+0x204>)
 8004082:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004084:	e0db      	b.n	800423e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004086:	4b73      	ldr	r3, [pc, #460]	; (8004254 <HAL_RCC_GetSysClockFreq+0x208>)
 8004088:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800408a:	e0d8      	b.n	800423e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800408c:	4b6f      	ldr	r3, [pc, #444]	; (800424c <HAL_RCC_GetSysClockFreq+0x200>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004094:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004096:	4b6d      	ldr	r3, [pc, #436]	; (800424c <HAL_RCC_GetSysClockFreq+0x200>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d063      	beq.n	800416a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a2:	4b6a      	ldr	r3, [pc, #424]	; (800424c <HAL_RCC_GetSysClockFreq+0x200>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	099b      	lsrs	r3, r3, #6
 80040a8:	2200      	movs	r2, #0
 80040aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80040ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80040ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b4:	633b      	str	r3, [r7, #48]	; 0x30
 80040b6:	2300      	movs	r3, #0
 80040b8:	637b      	str	r3, [r7, #52]	; 0x34
 80040ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80040be:	4622      	mov	r2, r4
 80040c0:	462b      	mov	r3, r5
 80040c2:	f04f 0000 	mov.w	r0, #0
 80040c6:	f04f 0100 	mov.w	r1, #0
 80040ca:	0159      	lsls	r1, r3, #5
 80040cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040d0:	0150      	lsls	r0, r2, #5
 80040d2:	4602      	mov	r2, r0
 80040d4:	460b      	mov	r3, r1
 80040d6:	4621      	mov	r1, r4
 80040d8:	1a51      	subs	r1, r2, r1
 80040da:	6139      	str	r1, [r7, #16]
 80040dc:	4629      	mov	r1, r5
 80040de:	eb63 0301 	sbc.w	r3, r3, r1
 80040e2:	617b      	str	r3, [r7, #20]
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	f04f 0300 	mov.w	r3, #0
 80040ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040f0:	4659      	mov	r1, fp
 80040f2:	018b      	lsls	r3, r1, #6
 80040f4:	4651      	mov	r1, sl
 80040f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040fa:	4651      	mov	r1, sl
 80040fc:	018a      	lsls	r2, r1, #6
 80040fe:	4651      	mov	r1, sl
 8004100:	ebb2 0801 	subs.w	r8, r2, r1
 8004104:	4659      	mov	r1, fp
 8004106:	eb63 0901 	sbc.w	r9, r3, r1
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	f04f 0300 	mov.w	r3, #0
 8004112:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004116:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800411a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800411e:	4690      	mov	r8, r2
 8004120:	4699      	mov	r9, r3
 8004122:	4623      	mov	r3, r4
 8004124:	eb18 0303 	adds.w	r3, r8, r3
 8004128:	60bb      	str	r3, [r7, #8]
 800412a:	462b      	mov	r3, r5
 800412c:	eb49 0303 	adc.w	r3, r9, r3
 8004130:	60fb      	str	r3, [r7, #12]
 8004132:	f04f 0200 	mov.w	r2, #0
 8004136:	f04f 0300 	mov.w	r3, #0
 800413a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800413e:	4629      	mov	r1, r5
 8004140:	024b      	lsls	r3, r1, #9
 8004142:	4621      	mov	r1, r4
 8004144:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004148:	4621      	mov	r1, r4
 800414a:	024a      	lsls	r2, r1, #9
 800414c:	4610      	mov	r0, r2
 800414e:	4619      	mov	r1, r3
 8004150:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004152:	2200      	movs	r2, #0
 8004154:	62bb      	str	r3, [r7, #40]	; 0x28
 8004156:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004158:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800415c:	f7fc fc7e 	bl	8000a5c <__aeabi_uldivmod>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4613      	mov	r3, r2
 8004166:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004168:	e058      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800416a:	4b38      	ldr	r3, [pc, #224]	; (800424c <HAL_RCC_GetSysClockFreq+0x200>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	099b      	lsrs	r3, r3, #6
 8004170:	2200      	movs	r2, #0
 8004172:	4618      	mov	r0, r3
 8004174:	4611      	mov	r1, r2
 8004176:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800417a:	623b      	str	r3, [r7, #32]
 800417c:	2300      	movs	r3, #0
 800417e:	627b      	str	r3, [r7, #36]	; 0x24
 8004180:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004184:	4642      	mov	r2, r8
 8004186:	464b      	mov	r3, r9
 8004188:	f04f 0000 	mov.w	r0, #0
 800418c:	f04f 0100 	mov.w	r1, #0
 8004190:	0159      	lsls	r1, r3, #5
 8004192:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004196:	0150      	lsls	r0, r2, #5
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4641      	mov	r1, r8
 800419e:	ebb2 0a01 	subs.w	sl, r2, r1
 80041a2:	4649      	mov	r1, r9
 80041a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	f04f 0300 	mov.w	r3, #0
 80041b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041bc:	ebb2 040a 	subs.w	r4, r2, sl
 80041c0:	eb63 050b 	sbc.w	r5, r3, fp
 80041c4:	f04f 0200 	mov.w	r2, #0
 80041c8:	f04f 0300 	mov.w	r3, #0
 80041cc:	00eb      	lsls	r3, r5, #3
 80041ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041d2:	00e2      	lsls	r2, r4, #3
 80041d4:	4614      	mov	r4, r2
 80041d6:	461d      	mov	r5, r3
 80041d8:	4643      	mov	r3, r8
 80041da:	18e3      	adds	r3, r4, r3
 80041dc:	603b      	str	r3, [r7, #0]
 80041de:	464b      	mov	r3, r9
 80041e0:	eb45 0303 	adc.w	r3, r5, r3
 80041e4:	607b      	str	r3, [r7, #4]
 80041e6:	f04f 0200 	mov.w	r2, #0
 80041ea:	f04f 0300 	mov.w	r3, #0
 80041ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041f2:	4629      	mov	r1, r5
 80041f4:	028b      	lsls	r3, r1, #10
 80041f6:	4621      	mov	r1, r4
 80041f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041fc:	4621      	mov	r1, r4
 80041fe:	028a      	lsls	r2, r1, #10
 8004200:	4610      	mov	r0, r2
 8004202:	4619      	mov	r1, r3
 8004204:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004206:	2200      	movs	r2, #0
 8004208:	61bb      	str	r3, [r7, #24]
 800420a:	61fa      	str	r2, [r7, #28]
 800420c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004210:	f7fc fc24 	bl	8000a5c <__aeabi_uldivmod>
 8004214:	4602      	mov	r2, r0
 8004216:	460b      	mov	r3, r1
 8004218:	4613      	mov	r3, r2
 800421a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800421c:	4b0b      	ldr	r3, [pc, #44]	; (800424c <HAL_RCC_GetSysClockFreq+0x200>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	0c1b      	lsrs	r3, r3, #16
 8004222:	f003 0303 	and.w	r3, r3, #3
 8004226:	3301      	adds	r3, #1
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800422c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800422e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004230:	fbb2 f3f3 	udiv	r3, r2, r3
 8004234:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004236:	e002      	b.n	800423e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004238:	4b05      	ldr	r3, [pc, #20]	; (8004250 <HAL_RCC_GetSysClockFreq+0x204>)
 800423a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800423c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800423e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004240:	4618      	mov	r0, r3
 8004242:	3750      	adds	r7, #80	; 0x50
 8004244:	46bd      	mov	sp, r7
 8004246:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800424a:	bf00      	nop
 800424c:	40023800 	.word	0x40023800
 8004250:	00f42400 	.word	0x00f42400
 8004254:	007a1200 	.word	0x007a1200

08004258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800425c:	4b03      	ldr	r3, [pc, #12]	; (800426c <HAL_RCC_GetHCLKFreq+0x14>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	200000d4 	.word	0x200000d4

08004270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004274:	f7ff fff0 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 8004278:	4602      	mov	r2, r0
 800427a:	4b05      	ldr	r3, [pc, #20]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x20>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	0a9b      	lsrs	r3, r3, #10
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	4903      	ldr	r1, [pc, #12]	; (8004294 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004286:	5ccb      	ldrb	r3, [r1, r3]
 8004288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800428c:	4618      	mov	r0, r3
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40023800 	.word	0x40023800
 8004294:	08007340 	.word	0x08007340

08004298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800429c:	f7ff ffdc 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 80042a0:	4602      	mov	r2, r0
 80042a2:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	0b5b      	lsrs	r3, r3, #13
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	4903      	ldr	r1, [pc, #12]	; (80042bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042ae:	5ccb      	ldrb	r3, [r1, r3]
 80042b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40023800 	.word	0x40023800
 80042bc:	08007340 	.word	0x08007340

080042c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	220f      	movs	r2, #15
 80042ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042d0:	4b12      	ldr	r3, [pc, #72]	; (800431c <HAL_RCC_GetClockConfig+0x5c>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 0203 	and.w	r2, r3, #3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042dc:	4b0f      	ldr	r3, [pc, #60]	; (800431c <HAL_RCC_GetClockConfig+0x5c>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80042e8:	4b0c      	ldr	r3, [pc, #48]	; (800431c <HAL_RCC_GetClockConfig+0x5c>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80042f4:	4b09      	ldr	r3, [pc, #36]	; (800431c <HAL_RCC_GetClockConfig+0x5c>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	08db      	lsrs	r3, r3, #3
 80042fa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004302:	4b07      	ldr	r3, [pc, #28]	; (8004320 <HAL_RCC_GetClockConfig+0x60>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0207 	and.w	r2, r3, #7
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	601a      	str	r2, [r3, #0]
}
 800430e:	bf00      	nop
 8004310:	370c      	adds	r7, #12
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40023800 	.word	0x40023800
 8004320:	40023c00 	.word	0x40023c00

08004324 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e041      	b.n	80043ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d106      	bne.n	8004350 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7fe fa12 	bl	8002774 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	3304      	adds	r3, #4
 8004360:	4619      	mov	r1, r3
 8004362:	4610      	mov	r0, r2
 8004364:	f000 fc32 	bl	8004bcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
	...

080043c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d001      	beq.n	80043dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e044      	b.n	8004466 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68da      	ldr	r2, [r3, #12]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f042 0201 	orr.w	r2, r2, #1
 80043f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a1e      	ldr	r2, [pc, #120]	; (8004474 <HAL_TIM_Base_Start_IT+0xb0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d018      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004406:	d013      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a1a      	ldr	r2, [pc, #104]	; (8004478 <HAL_TIM_Base_Start_IT+0xb4>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d00e      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a19      	ldr	r2, [pc, #100]	; (800447c <HAL_TIM_Base_Start_IT+0xb8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d009      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a17      	ldr	r2, [pc, #92]	; (8004480 <HAL_TIM_Base_Start_IT+0xbc>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d004      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a16      	ldr	r2, [pc, #88]	; (8004484 <HAL_TIM_Base_Start_IT+0xc0>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d111      	bne.n	8004454 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2b06      	cmp	r3, #6
 8004440:	d010      	beq.n	8004464 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f042 0201 	orr.w	r2, r2, #1
 8004450:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004452:	e007      	b.n	8004464 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0201 	orr.w	r2, r2, #1
 8004462:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3714      	adds	r7, #20
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	40010000 	.word	0x40010000
 8004478:	40000400 	.word	0x40000400
 800447c:	40000800 	.word	0x40000800
 8004480:	40000c00 	.word	0x40000c00
 8004484:	40014000 	.word	0x40014000

08004488 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e041      	b.n	800451e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d106      	bne.n	80044b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f7fe f986 	bl	80027c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2202      	movs	r2, #2
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	3304      	adds	r3, #4
 80044c4:	4619      	mov	r1, r3
 80044c6:	4610      	mov	r0, r2
 80044c8:	f000 fb80 	bl	8004bcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d109      	bne.n	800454c <HAL_TIM_PWM_Start+0x24>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b01      	cmp	r3, #1
 8004542:	bf14      	ite	ne
 8004544:	2301      	movne	r3, #1
 8004546:	2300      	moveq	r3, #0
 8004548:	b2db      	uxtb	r3, r3
 800454a:	e022      	b.n	8004592 <HAL_TIM_PWM_Start+0x6a>
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	2b04      	cmp	r3, #4
 8004550:	d109      	bne.n	8004566 <HAL_TIM_PWM_Start+0x3e>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004558:	b2db      	uxtb	r3, r3
 800455a:	2b01      	cmp	r3, #1
 800455c:	bf14      	ite	ne
 800455e:	2301      	movne	r3, #1
 8004560:	2300      	moveq	r3, #0
 8004562:	b2db      	uxtb	r3, r3
 8004564:	e015      	b.n	8004592 <HAL_TIM_PWM_Start+0x6a>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b08      	cmp	r3, #8
 800456a:	d109      	bne.n	8004580 <HAL_TIM_PWM_Start+0x58>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b01      	cmp	r3, #1
 8004576:	bf14      	ite	ne
 8004578:	2301      	movne	r3, #1
 800457a:	2300      	moveq	r3, #0
 800457c:	b2db      	uxtb	r3, r3
 800457e:	e008      	b.n	8004592 <HAL_TIM_PWM_Start+0x6a>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2b01      	cmp	r3, #1
 800458a:	bf14      	ite	ne
 800458c:	2301      	movne	r3, #1
 800458e:	2300      	moveq	r3, #0
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e068      	b.n	800466c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d104      	bne.n	80045aa <HAL_TIM_PWM_Start+0x82>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045a8:	e013      	b.n	80045d2 <HAL_TIM_PWM_Start+0xaa>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	d104      	bne.n	80045ba <HAL_TIM_PWM_Start+0x92>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045b8:	e00b      	b.n	80045d2 <HAL_TIM_PWM_Start+0xaa>
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d104      	bne.n	80045ca <HAL_TIM_PWM_Start+0xa2>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045c8:	e003      	b.n	80045d2 <HAL_TIM_PWM_Start+0xaa>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2202      	movs	r2, #2
 80045ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2201      	movs	r2, #1
 80045d8:	6839      	ldr	r1, [r7, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 fda8 	bl	8005130 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a23      	ldr	r2, [pc, #140]	; (8004674 <HAL_TIM_PWM_Start+0x14c>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d107      	bne.n	80045fa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a1d      	ldr	r2, [pc, #116]	; (8004674 <HAL_TIM_PWM_Start+0x14c>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d018      	beq.n	8004636 <HAL_TIM_PWM_Start+0x10e>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800460c:	d013      	beq.n	8004636 <HAL_TIM_PWM_Start+0x10e>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a19      	ldr	r2, [pc, #100]	; (8004678 <HAL_TIM_PWM_Start+0x150>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d00e      	beq.n	8004636 <HAL_TIM_PWM_Start+0x10e>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a17      	ldr	r2, [pc, #92]	; (800467c <HAL_TIM_PWM_Start+0x154>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d009      	beq.n	8004636 <HAL_TIM_PWM_Start+0x10e>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a16      	ldr	r2, [pc, #88]	; (8004680 <HAL_TIM_PWM_Start+0x158>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d004      	beq.n	8004636 <HAL_TIM_PWM_Start+0x10e>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a14      	ldr	r2, [pc, #80]	; (8004684 <HAL_TIM_PWM_Start+0x15c>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d111      	bne.n	800465a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f003 0307 	and.w	r3, r3, #7
 8004640:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2b06      	cmp	r3, #6
 8004646:	d010      	beq.n	800466a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f042 0201 	orr.w	r2, r2, #1
 8004656:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004658:	e007      	b.n	800466a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f042 0201 	orr.w	r2, r2, #1
 8004668:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3710      	adds	r7, #16
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	40010000 	.word	0x40010000
 8004678:	40000400 	.word	0x40000400
 800467c:	40000800 	.word	0x40000800
 8004680:	40000c00 	.word	0x40000c00
 8004684:	40014000 	.word	0x40014000

08004688 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d020      	beq.n	80046ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01b      	beq.n	80046ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f06f 0202 	mvn.w	r2, #2
 80046bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 fa5b 	bl	8004b8e <HAL_TIM_IC_CaptureCallback>
 80046d8:	e005      	b.n	80046e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 fa4d 	bl	8004b7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 fa5e 	bl	8004ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 0304 	and.w	r3, r3, #4
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d020      	beq.n	8004738 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01b      	beq.n	8004738 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f06f 0204 	mvn.w	r2, #4
 8004708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2202      	movs	r2, #2
 800470e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 fa35 	bl	8004b8e <HAL_TIM_IC_CaptureCallback>
 8004724:	e005      	b.n	8004732 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fa27 	bl	8004b7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 fa38 	bl	8004ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 0308 	and.w	r3, r3, #8
 800473e:	2b00      	cmp	r3, #0
 8004740:	d020      	beq.n	8004784 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f003 0308 	and.w	r3, r3, #8
 8004748:	2b00      	cmp	r3, #0
 800474a:	d01b      	beq.n	8004784 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f06f 0208 	mvn.w	r2, #8
 8004754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2204      	movs	r2, #4
 800475a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	f003 0303 	and.w	r3, r3, #3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 fa0f 	bl	8004b8e <HAL_TIM_IC_CaptureCallback>
 8004770:	e005      	b.n	800477e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 fa01 	bl	8004b7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 fa12 	bl	8004ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	f003 0310 	and.w	r3, r3, #16
 800478a:	2b00      	cmp	r3, #0
 800478c:	d020      	beq.n	80047d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f003 0310 	and.w	r3, r3, #16
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01b      	beq.n	80047d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f06f 0210 	mvn.w	r2, #16
 80047a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2208      	movs	r2, #8
 80047a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f9e9 	bl	8004b8e <HAL_TIM_IC_CaptureCallback>
 80047bc:	e005      	b.n	80047ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f9db 	bl	8004b7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f9ec 	bl	8004ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	f003 0301 	and.w	r3, r3, #1
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00c      	beq.n	80047f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d007      	beq.n	80047f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f06f 0201 	mvn.w	r2, #1
 80047ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f7fd fa88 	bl	8001d04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00c      	beq.n	8004818 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004804:	2b00      	cmp	r3, #0
 8004806:	d007      	beq.n	8004818 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 fd2a 	bl	800526c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00c      	beq.n	800483c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004828:	2b00      	cmp	r3, #0
 800482a:	d007      	beq.n	800483c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f9bd 	bl	8004bb6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f003 0320 	and.w	r3, r3, #32
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00c      	beq.n	8004860 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	2b00      	cmp	r3, #0
 800484e:	d007      	beq.n	8004860 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f06f 0220 	mvn.w	r2, #32
 8004858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 fcfc 	bl	8005258 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004860:	bf00      	nop
 8004862:	3710      	adds	r7, #16
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004874:	2300      	movs	r3, #0
 8004876:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800487e:	2b01      	cmp	r3, #1
 8004880:	d101      	bne.n	8004886 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004882:	2302      	movs	r3, #2
 8004884:	e0ae      	b.n	80049e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b0c      	cmp	r3, #12
 8004892:	f200 809f 	bhi.w	80049d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004896:	a201      	add	r2, pc, #4	; (adr r2, 800489c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489c:	080048d1 	.word	0x080048d1
 80048a0:	080049d5 	.word	0x080049d5
 80048a4:	080049d5 	.word	0x080049d5
 80048a8:	080049d5 	.word	0x080049d5
 80048ac:	08004911 	.word	0x08004911
 80048b0:	080049d5 	.word	0x080049d5
 80048b4:	080049d5 	.word	0x080049d5
 80048b8:	080049d5 	.word	0x080049d5
 80048bc:	08004953 	.word	0x08004953
 80048c0:	080049d5 	.word	0x080049d5
 80048c4:	080049d5 	.word	0x080049d5
 80048c8:	080049d5 	.word	0x080049d5
 80048cc:	08004993 	.word	0x08004993
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68b9      	ldr	r1, [r7, #8]
 80048d6:	4618      	mov	r0, r3
 80048d8:	f000 fa04 	bl	8004ce4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	699a      	ldr	r2, [r3, #24]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0208 	orr.w	r2, r2, #8
 80048ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699a      	ldr	r2, [r3, #24]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0204 	bic.w	r2, r2, #4
 80048fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6999      	ldr	r1, [r3, #24]
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	691a      	ldr	r2, [r3, #16]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	619a      	str	r2, [r3, #24]
      break;
 800490e:	e064      	b.n	80049da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68b9      	ldr	r1, [r7, #8]
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fa4a 	bl	8004db0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	699a      	ldr	r2, [r3, #24]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800492a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699a      	ldr	r2, [r3, #24]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800493a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6999      	ldr	r1, [r3, #24]
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	021a      	lsls	r2, r3, #8
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	430a      	orrs	r2, r1
 800494e:	619a      	str	r2, [r3, #24]
      break;
 8004950:	e043      	b.n	80049da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68b9      	ldr	r1, [r7, #8]
 8004958:	4618      	mov	r0, r3
 800495a:	f000 fa95 	bl	8004e88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	69da      	ldr	r2, [r3, #28]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f042 0208 	orr.w	r2, r2, #8
 800496c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	69da      	ldr	r2, [r3, #28]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f022 0204 	bic.w	r2, r2, #4
 800497c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	69d9      	ldr	r1, [r3, #28]
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	61da      	str	r2, [r3, #28]
      break;
 8004990:	e023      	b.n	80049da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68b9      	ldr	r1, [r7, #8]
 8004998:	4618      	mov	r0, r3
 800499a:	f000 fadf 	bl	8004f5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	69da      	ldr	r2, [r3, #28]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	69da      	ldr	r2, [r3, #28]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	69d9      	ldr	r1, [r3, #28]
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	021a      	lsls	r2, r3, #8
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	61da      	str	r2, [r3, #28]
      break;
 80049d2:	e002      	b.n	80049da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	75fb      	strb	r3, [r7, #23]
      break;
 80049d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d101      	bne.n	8004a08 <HAL_TIM_ConfigClockSource+0x1c>
 8004a04:	2302      	movs	r3, #2
 8004a06:	e0b4      	b.n	8004b72 <HAL_TIM_ConfigClockSource+0x186>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a40:	d03e      	beq.n	8004ac0 <HAL_TIM_ConfigClockSource+0xd4>
 8004a42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a46:	f200 8087 	bhi.w	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a4e:	f000 8086 	beq.w	8004b5e <HAL_TIM_ConfigClockSource+0x172>
 8004a52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a56:	d87f      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a58:	2b70      	cmp	r3, #112	; 0x70
 8004a5a:	d01a      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0xa6>
 8004a5c:	2b70      	cmp	r3, #112	; 0x70
 8004a5e:	d87b      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a60:	2b60      	cmp	r3, #96	; 0x60
 8004a62:	d050      	beq.n	8004b06 <HAL_TIM_ConfigClockSource+0x11a>
 8004a64:	2b60      	cmp	r3, #96	; 0x60
 8004a66:	d877      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a68:	2b50      	cmp	r3, #80	; 0x50
 8004a6a:	d03c      	beq.n	8004ae6 <HAL_TIM_ConfigClockSource+0xfa>
 8004a6c:	2b50      	cmp	r3, #80	; 0x50
 8004a6e:	d873      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a70:	2b40      	cmp	r3, #64	; 0x40
 8004a72:	d058      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x13a>
 8004a74:	2b40      	cmp	r3, #64	; 0x40
 8004a76:	d86f      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a78:	2b30      	cmp	r3, #48	; 0x30
 8004a7a:	d064      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x15a>
 8004a7c:	2b30      	cmp	r3, #48	; 0x30
 8004a7e:	d86b      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a80:	2b20      	cmp	r3, #32
 8004a82:	d060      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x15a>
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	d867      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d05c      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x15a>
 8004a8c:	2b10      	cmp	r3, #16
 8004a8e:	d05a      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x15a>
 8004a90:	e062      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004aa2:	f000 fb25 	bl	80050f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ab4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	609a      	str	r2, [r3, #8]
      break;
 8004abe:	e04f      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ad0:	f000 fb0e 	bl	80050f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689a      	ldr	r2, [r3, #8]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ae2:	609a      	str	r2, [r3, #8]
      break;
 8004ae4:	e03c      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004af2:	461a      	mov	r2, r3
 8004af4:	f000 fa82 	bl	8004ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2150      	movs	r1, #80	; 0x50
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fadb 	bl	80050ba <TIM_ITRx_SetConfig>
      break;
 8004b04:	e02c      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b12:	461a      	mov	r2, r3
 8004b14:	f000 faa1 	bl	800505a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2160      	movs	r1, #96	; 0x60
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 facb 	bl	80050ba <TIM_ITRx_SetConfig>
      break;
 8004b24:	e01c      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b32:	461a      	mov	r2, r3
 8004b34:	f000 fa62 	bl	8004ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2140      	movs	r1, #64	; 0x40
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 fabb 	bl	80050ba <TIM_ITRx_SetConfig>
      break;
 8004b44:	e00c      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4619      	mov	r1, r3
 8004b50:	4610      	mov	r0, r2
 8004b52:	f000 fab2 	bl	80050ba <TIM_ITRx_SetConfig>
      break;
 8004b56:	e003      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b5c:	e000      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b083      	sub	sp, #12
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b82:	bf00      	nop
 8004b84:	370c      	adds	r7, #12
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b083      	sub	sp, #12
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b96:	bf00      	nop
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	b083      	sub	sp, #12
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004baa:	bf00      	nop
 8004bac:	370c      	adds	r7, #12
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr

08004bb6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
	...

08004bcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a3a      	ldr	r2, [pc, #232]	; (8004cc8 <TIM_Base_SetConfig+0xfc>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d00f      	beq.n	8004c04 <TIM_Base_SetConfig+0x38>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bea:	d00b      	beq.n	8004c04 <TIM_Base_SetConfig+0x38>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a37      	ldr	r2, [pc, #220]	; (8004ccc <TIM_Base_SetConfig+0x100>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d007      	beq.n	8004c04 <TIM_Base_SetConfig+0x38>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a36      	ldr	r2, [pc, #216]	; (8004cd0 <TIM_Base_SetConfig+0x104>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d003      	beq.n	8004c04 <TIM_Base_SetConfig+0x38>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a35      	ldr	r2, [pc, #212]	; (8004cd4 <TIM_Base_SetConfig+0x108>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d108      	bne.n	8004c16 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a2b      	ldr	r2, [pc, #172]	; (8004cc8 <TIM_Base_SetConfig+0xfc>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d01b      	beq.n	8004c56 <TIM_Base_SetConfig+0x8a>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c24:	d017      	beq.n	8004c56 <TIM_Base_SetConfig+0x8a>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a28      	ldr	r2, [pc, #160]	; (8004ccc <TIM_Base_SetConfig+0x100>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d013      	beq.n	8004c56 <TIM_Base_SetConfig+0x8a>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a27      	ldr	r2, [pc, #156]	; (8004cd0 <TIM_Base_SetConfig+0x104>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d00f      	beq.n	8004c56 <TIM_Base_SetConfig+0x8a>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a26      	ldr	r2, [pc, #152]	; (8004cd4 <TIM_Base_SetConfig+0x108>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d00b      	beq.n	8004c56 <TIM_Base_SetConfig+0x8a>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a25      	ldr	r2, [pc, #148]	; (8004cd8 <TIM_Base_SetConfig+0x10c>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d007      	beq.n	8004c56 <TIM_Base_SetConfig+0x8a>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a24      	ldr	r2, [pc, #144]	; (8004cdc <TIM_Base_SetConfig+0x110>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d003      	beq.n	8004c56 <TIM_Base_SetConfig+0x8a>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a23      	ldr	r2, [pc, #140]	; (8004ce0 <TIM_Base_SetConfig+0x114>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d108      	bne.n	8004c68 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	689a      	ldr	r2, [r3, #8]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a0e      	ldr	r2, [pc, #56]	; (8004cc8 <TIM_Base_SetConfig+0xfc>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d103      	bne.n	8004c9c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	691a      	ldr	r2, [r3, #16]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d105      	bne.n	8004cba <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	f023 0201 	bic.w	r2, r3, #1
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	611a      	str	r2, [r3, #16]
  }
}
 8004cba:	bf00      	nop
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	40010000 	.word	0x40010000
 8004ccc:	40000400 	.word	0x40000400
 8004cd0:	40000800 	.word	0x40000800
 8004cd4:	40000c00 	.word	0x40000c00
 8004cd8:	40014000 	.word	0x40014000
 8004cdc:	40014400 	.word	0x40014400
 8004ce0:	40014800 	.word	0x40014800

08004ce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b087      	sub	sp, #28
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	f023 0201 	bic.w	r2, r3, #1
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f023 0303 	bic.w	r3, r3, #3
 8004d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f023 0302 	bic.w	r3, r3, #2
 8004d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a1c      	ldr	r2, [pc, #112]	; (8004dac <TIM_OC1_SetConfig+0xc8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d10c      	bne.n	8004d5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f023 0308 	bic.w	r3, r3, #8
 8004d46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f023 0304 	bic.w	r3, r3, #4
 8004d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a13      	ldr	r2, [pc, #76]	; (8004dac <TIM_OC1_SetConfig+0xc8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d111      	bne.n	8004d86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	621a      	str	r2, [r3, #32]
}
 8004da0:	bf00      	nop
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	40010000 	.word	0x40010000

08004db0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b087      	sub	sp, #28
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a1b      	ldr	r3, [r3, #32]
 8004dc4:	f023 0210 	bic.w	r2, r3, #16
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f023 0320 	bic.w	r3, r3, #32
 8004dfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a1e      	ldr	r2, [pc, #120]	; (8004e84 <TIM_OC2_SetConfig+0xd4>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d10d      	bne.n	8004e2c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	011b      	lsls	r3, r3, #4
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e2a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a15      	ldr	r2, [pc, #84]	; (8004e84 <TIM_OC2_SetConfig+0xd4>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d113      	bne.n	8004e5c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	bf00      	nop
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	40010000 	.word	0x40010000

08004e88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	69db      	ldr	r3, [r3, #28]
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f023 0303 	bic.w	r3, r3, #3
 8004ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	021b      	lsls	r3, r3, #8
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a1d      	ldr	r2, [pc, #116]	; (8004f58 <TIM_OC3_SetConfig+0xd0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d10d      	bne.n	8004f02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004eec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	021b      	lsls	r3, r3, #8
 8004ef4:	697a      	ldr	r2, [r7, #20]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a14      	ldr	r2, [pc, #80]	; (8004f58 <TIM_OC3_SetConfig+0xd0>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d113      	bne.n	8004f32 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	011b      	lsls	r3, r3, #4
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	011b      	lsls	r3, r3, #4
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685a      	ldr	r2, [r3, #4]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	621a      	str	r2, [r3, #32]
}
 8004f4c:	bf00      	nop
 8004f4e:	371c      	adds	r7, #28
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr
 8004f58:	40010000 	.word	0x40010000

08004f5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	69db      	ldr	r3, [r3, #28]
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	021b      	lsls	r3, r3, #8
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	031b      	lsls	r3, r3, #12
 8004fae:	693a      	ldr	r2, [r7, #16]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a10      	ldr	r2, [pc, #64]	; (8004ff8 <TIM_OC4_SetConfig+0x9c>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d109      	bne.n	8004fd0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	695b      	ldr	r3, [r3, #20]
 8004fc8:	019b      	lsls	r3, r3, #6
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	621a      	str	r2, [r3, #32]
}
 8004fea:	bf00      	nop
 8004fec:	371c      	adds	r7, #28
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	40010000 	.word	0x40010000

08004ffc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	f023 0201 	bic.w	r2, r3, #1
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005026:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	011b      	lsls	r3, r3, #4
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4313      	orrs	r3, r2
 8005030:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	f023 030a 	bic.w	r3, r3, #10
 8005038:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4313      	orrs	r3, r2
 8005040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	621a      	str	r2, [r3, #32]
}
 800504e:	bf00      	nop
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800505a:	b480      	push	{r7}
 800505c:	b087      	sub	sp, #28
 800505e:	af00      	add	r7, sp, #0
 8005060:	60f8      	str	r0, [r7, #12]
 8005062:	60b9      	str	r1, [r7, #8]
 8005064:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	f023 0210 	bic.w	r2, r3, #16
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005084:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	031b      	lsls	r3, r3, #12
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005096:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	011b      	lsls	r3, r3, #4
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	4313      	orrs	r3, r2
 80050a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	621a      	str	r2, [r3, #32]
}
 80050ae:	bf00      	nop
 80050b0:	371c      	adds	r7, #28
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr

080050ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b085      	sub	sp, #20
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
 80050c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050d2:	683a      	ldr	r2, [r7, #0]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	f043 0307 	orr.w	r3, r3, #7
 80050dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	609a      	str	r2, [r3, #8]
}
 80050e4:	bf00      	nop
 80050e6:	3714      	adds	r7, #20
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b087      	sub	sp, #28
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
 80050fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800510a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	021a      	lsls	r2, r3, #8
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	431a      	orrs	r2, r3
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	4313      	orrs	r3, r2
 8005118:	697a      	ldr	r2, [r7, #20]
 800511a:	4313      	orrs	r3, r2
 800511c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	697a      	ldr	r2, [r7, #20]
 8005122:	609a      	str	r2, [r3, #8]
}
 8005124:	bf00      	nop
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005130:	b480      	push	{r7}
 8005132:	b087      	sub	sp, #28
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f003 031f 	and.w	r3, r3, #31
 8005142:	2201      	movs	r2, #1
 8005144:	fa02 f303 	lsl.w	r3, r2, r3
 8005148:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a1a      	ldr	r2, [r3, #32]
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	43db      	mvns	r3, r3
 8005152:	401a      	ands	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6a1a      	ldr	r2, [r3, #32]
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	f003 031f 	and.w	r3, r3, #31
 8005162:	6879      	ldr	r1, [r7, #4]
 8005164:	fa01 f303 	lsl.w	r3, r1, r3
 8005168:	431a      	orrs	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	621a      	str	r2, [r3, #32]
}
 800516e:	bf00      	nop
 8005170:	371c      	adds	r7, #28
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
	...

0800517c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800518c:	2b01      	cmp	r3, #1
 800518e:	d101      	bne.n	8005194 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005190:	2302      	movs	r3, #2
 8005192:	e050      	b.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2202      	movs	r2, #2
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a1c      	ldr	r2, [pc, #112]	; (8005244 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d018      	beq.n	800520a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051e0:	d013      	beq.n	800520a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a18      	ldr	r2, [pc, #96]	; (8005248 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00e      	beq.n	800520a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a16      	ldr	r2, [pc, #88]	; (800524c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d009      	beq.n	800520a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a15      	ldr	r2, [pc, #84]	; (8005250 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a13      	ldr	r2, [pc, #76]	; (8005254 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d10c      	bne.n	8005224 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005210:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	68ba      	ldr	r2, [r7, #8]
 8005218:	4313      	orrs	r3, r2
 800521a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	40010000 	.word	0x40010000
 8005248:	40000400 	.word	0x40000400
 800524c:	40000800 	.word	0x40000800
 8005250:	40000c00 	.word	0x40000c00
 8005254:	40014000 	.word	0x40014000

08005258 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005274:	bf00      	nop
 8005276:	370c      	adds	r7, #12
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	4603      	mov	r3, r0
 8005288:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800528a:	2300      	movs	r3, #0
 800528c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800528e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005292:	2b84      	cmp	r3, #132	; 0x84
 8005294:	d005      	beq.n	80052a2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005296:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	4413      	add	r3, r2
 800529e:	3303      	adds	r3, #3
 80052a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80052a2:	68fb      	ldr	r3, [r7, #12]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80052b4:	f000 faf6 	bl	80058a4 <vTaskStartScheduler>
  
  return osOK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	bd80      	pop	{r7, pc}

080052be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80052be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052c0:	b089      	sub	sp, #36	; 0x24
 80052c2:	af04      	add	r7, sp, #16
 80052c4:	6078      	str	r0, [r7, #4]
 80052c6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d020      	beq.n	8005312 <osThreadCreate+0x54>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d01c      	beq.n	8005312 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685c      	ldr	r4, [r3, #4]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691e      	ldr	r6, [r3, #16]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7ff ffc8 	bl	8005280 <makeFreeRtosPriority>
 80052f0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052fa:	9202      	str	r2, [sp, #8]
 80052fc:	9301      	str	r3, [sp, #4]
 80052fe:	9100      	str	r1, [sp, #0]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	4632      	mov	r2, r6
 8005304:	4629      	mov	r1, r5
 8005306:	4620      	mov	r0, r4
 8005308:	f000 f8ed 	bl	80054e6 <xTaskCreateStatic>
 800530c:	4603      	mov	r3, r0
 800530e:	60fb      	str	r3, [r7, #12]
 8005310:	e01c      	b.n	800534c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685c      	ldr	r4, [r3, #4]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800531e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005326:	4618      	mov	r0, r3
 8005328:	f7ff ffaa 	bl	8005280 <makeFreeRtosPriority>
 800532c:	4602      	mov	r2, r0
 800532e:	f107 030c 	add.w	r3, r7, #12
 8005332:	9301      	str	r3, [sp, #4]
 8005334:	9200      	str	r2, [sp, #0]
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	4632      	mov	r2, r6
 800533a:	4629      	mov	r1, r5
 800533c:	4620      	mov	r0, r4
 800533e:	f000 f92f 	bl	80055a0 <xTaskCreate>
 8005342:	4603      	mov	r3, r0
 8005344:	2b01      	cmp	r3, #1
 8005346:	d001      	beq.n	800534c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005348:	2300      	movs	r3, #0
 800534a:	e000      	b.n	800534e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800534c:	68fb      	ldr	r3, [r7, #12]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3714      	adds	r7, #20
 8005352:	46bd      	mov	sp, r7
 8005354:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005356 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b084      	sub	sp, #16
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <osDelay+0x16>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	e000      	b.n	800536e <osDelay+0x18>
 800536c:	2301      	movs	r3, #1
 800536e:	4618      	mov	r0, r3
 8005370:	f000 fa64 	bl	800583c <vTaskDelay>
  
  return osOK;
 8005374:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005376:	4618      	mov	r0, r3
 8005378:	3710      	adds	r7, #16
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}

0800537e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f103 0208 	add.w	r2, r3, #8
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f04f 32ff 	mov.w	r2, #4294967295
 8005396:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f103 0208 	add.w	r2, r3, #8
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f103 0208 	add.w	r2, r3, #8
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80053b2:	bf00      	nop
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	689a      	ldr	r2, [r3, #8]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	683a      	ldr	r2, [r7, #0]
 8005402:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	1c5a      	adds	r2, r3, #1
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	601a      	str	r2, [r3, #0]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005436:	d103      	bne.n	8005440 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	e00c      	b.n	800545a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	3308      	adds	r3, #8
 8005444:	60fb      	str	r3, [r7, #12]
 8005446:	e002      	b.n	800544e <vListInsert+0x2e>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	60fb      	str	r3, [r7, #12]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	429a      	cmp	r2, r3
 8005458:	d2f6      	bcs.n	8005448 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	683a      	ldr	r2, [r7, #0]
 8005468:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	1c5a      	adds	r2, r3, #1
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	601a      	str	r2, [r3, #0]
}
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005492:	b480      	push	{r7}
 8005494:	b085      	sub	sp, #20
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	6892      	ldr	r2, [r2, #8]
 80054a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	6852      	ldr	r2, [r2, #4]
 80054b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d103      	bne.n	80054c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	689a      	ldr	r2, [r3, #8]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	1e5a      	subs	r2, r3, #1
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr

080054e6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b08e      	sub	sp, #56	; 0x38
 80054ea:	af04      	add	r7, sp, #16
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
 80054f2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10a      	bne.n	8005510 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80054fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fe:	f383 8811 	msr	BASEPRI, r3
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	f3bf 8f4f 	dsb	sy
 800550a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800550c:	bf00      	nop
 800550e:	e7fe      	b.n	800550e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10a      	bne.n	800552c <xTaskCreateStatic+0x46>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	61fb      	str	r3, [r7, #28]
}
 8005528:	bf00      	nop
 800552a:	e7fe      	b.n	800552a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800552c:	23a0      	movs	r3, #160	; 0xa0
 800552e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	2ba0      	cmp	r3, #160	; 0xa0
 8005534:	d00a      	beq.n	800554c <xTaskCreateStatic+0x66>
	__asm volatile
 8005536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553a:	f383 8811 	msr	BASEPRI, r3
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	f3bf 8f4f 	dsb	sy
 8005546:	61bb      	str	r3, [r7, #24]
}
 8005548:	bf00      	nop
 800554a:	e7fe      	b.n	800554a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800554c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800554e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005550:	2b00      	cmp	r3, #0
 8005552:	d01e      	beq.n	8005592 <xTaskCreateStatic+0xac>
 8005554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005556:	2b00      	cmp	r3, #0
 8005558:	d01b      	beq.n	8005592 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800555a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800555c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800555e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005560:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005562:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005566:	2202      	movs	r2, #2
 8005568:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800556c:	2300      	movs	r3, #0
 800556e:	9303      	str	r3, [sp, #12]
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	9302      	str	r3, [sp, #8]
 8005574:	f107 0314 	add.w	r3, r7, #20
 8005578:	9301      	str	r3, [sp, #4]
 800557a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	68b9      	ldr	r1, [r7, #8]
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f000 f851 	bl	800562c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800558a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800558c:	f000 f8ec 	bl	8005768 <prvAddNewTaskToReadyList>
 8005590:	e001      	b.n	8005596 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005592:	2300      	movs	r3, #0
 8005594:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005596:	697b      	ldr	r3, [r7, #20]
	}
 8005598:	4618      	mov	r0, r3
 800559a:	3728      	adds	r7, #40	; 0x28
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b08c      	sub	sp, #48	; 0x30
 80055a4:	af04      	add	r7, sp, #16
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	603b      	str	r3, [r7, #0]
 80055ac:	4613      	mov	r3, r2
 80055ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80055b0:	88fb      	ldrh	r3, [r7, #6]
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4618      	mov	r0, r3
 80055b6:	f000 feef 	bl	8006398 <pvPortMalloc>
 80055ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00e      	beq.n	80055e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055c2:	20a0      	movs	r0, #160	; 0xa0
 80055c4:	f000 fee8 	bl	8006398 <pvPortMalloc>
 80055c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d003      	beq.n	80055d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	631a      	str	r2, [r3, #48]	; 0x30
 80055d6:	e005      	b.n	80055e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80055d8:	6978      	ldr	r0, [r7, #20]
 80055da:	f000 ffa9 	bl	8006530 <vPortFree>
 80055de:	e001      	b.n	80055e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80055e0:	2300      	movs	r3, #0
 80055e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d017      	beq.n	800561a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80055f2:	88fa      	ldrh	r2, [r7, #6]
 80055f4:	2300      	movs	r3, #0
 80055f6:	9303      	str	r3, [sp, #12]
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	9302      	str	r3, [sp, #8]
 80055fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055fe:	9301      	str	r3, [sp, #4]
 8005600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005602:	9300      	str	r3, [sp, #0]
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	68b9      	ldr	r1, [r7, #8]
 8005608:	68f8      	ldr	r0, [r7, #12]
 800560a:	f000 f80f 	bl	800562c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800560e:	69f8      	ldr	r0, [r7, #28]
 8005610:	f000 f8aa 	bl	8005768 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005614:	2301      	movs	r3, #1
 8005616:	61bb      	str	r3, [r7, #24]
 8005618:	e002      	b.n	8005620 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800561a:	f04f 33ff 	mov.w	r3, #4294967295
 800561e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005620:	69bb      	ldr	r3, [r7, #24]
	}
 8005622:	4618      	mov	r0, r3
 8005624:	3720      	adds	r7, #32
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b088      	sub	sp, #32
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
 8005638:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800563a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005644:	3b01      	subs	r3, #1
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4413      	add	r3, r2
 800564a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	f023 0307 	bic.w	r3, r3, #7
 8005652:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	f003 0307 	and.w	r3, r3, #7
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00a      	beq.n	8005674 <prvInitialiseNewTask+0x48>
	__asm volatile
 800565e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005662:	f383 8811 	msr	BASEPRI, r3
 8005666:	f3bf 8f6f 	isb	sy
 800566a:	f3bf 8f4f 	dsb	sy
 800566e:	617b      	str	r3, [r7, #20]
}
 8005670:	bf00      	nop
 8005672:	e7fe      	b.n	8005672 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d01f      	beq.n	80056ba <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800567a:	2300      	movs	r3, #0
 800567c:	61fb      	str	r3, [r7, #28]
 800567e:	e012      	b.n	80056a6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	4413      	add	r3, r2
 8005686:	7819      	ldrb	r1, [r3, #0]
 8005688:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	4413      	add	r3, r2
 800568e:	3334      	adds	r3, #52	; 0x34
 8005690:	460a      	mov	r2, r1
 8005692:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	4413      	add	r3, r2
 800569a:	781b      	ldrb	r3, [r3, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d006      	beq.n	80056ae <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	3301      	adds	r3, #1
 80056a4:	61fb      	str	r3, [r7, #28]
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	2b0f      	cmp	r3, #15
 80056aa:	d9e9      	bls.n	8005680 <prvInitialiseNewTask+0x54>
 80056ac:	e000      	b.n	80056b0 <prvInitialiseNewTask+0x84>
			{
				break;
 80056ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80056b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056b8:	e003      	b.n	80056c2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80056ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80056c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c4:	2b06      	cmp	r3, #6
 80056c6:	d901      	bls.n	80056cc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80056c8:	2306      	movs	r3, #6
 80056ca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80056cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056d0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80056d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056d6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80056d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056da:	2200      	movs	r2, #0
 80056dc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80056de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e0:	3304      	adds	r3, #4
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff fe6b 	bl	80053be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	3318      	adds	r3, #24
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7ff fe66 	bl	80053be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80056f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056fa:	f1c3 0207 	rsb	r2, r3, #7
 80056fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005700:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005706:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800570a:	2200      	movs	r2, #0
 800570c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005712:	2200      	movs	r2, #0
 8005714:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571a:	334c      	adds	r3, #76	; 0x4c
 800571c:	224c      	movs	r2, #76	; 0x4c
 800571e:	2100      	movs	r1, #0
 8005720:	4618      	mov	r0, r3
 8005722:	f001 f843 	bl	80067ac <memset>
 8005726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005728:	4a0c      	ldr	r2, [pc, #48]	; (800575c <prvInitialiseNewTask+0x130>)
 800572a:	651a      	str	r2, [r3, #80]	; 0x50
 800572c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800572e:	4a0c      	ldr	r2, [pc, #48]	; (8005760 <prvInitialiseNewTask+0x134>)
 8005730:	655a      	str	r2, [r3, #84]	; 0x54
 8005732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005734:	4a0b      	ldr	r2, [pc, #44]	; (8005764 <prvInitialiseNewTask+0x138>)
 8005736:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005738:	683a      	ldr	r2, [r7, #0]
 800573a:	68f9      	ldr	r1, [r7, #12]
 800573c:	69b8      	ldr	r0, [r7, #24]
 800573e:	f000 fc1f 	bl	8005f80 <pxPortInitialiseStack>
 8005742:	4602      	mov	r2, r0
 8005744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005746:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800574a:	2b00      	cmp	r3, #0
 800574c:	d002      	beq.n	8005754 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800574e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005752:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005754:	bf00      	nop
 8005756:	3720      	adds	r7, #32
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	200042c8 	.word	0x200042c8
 8005760:	20004330 	.word	0x20004330
 8005764:	20004398 	.word	0x20004398

08005768 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005770:	f000 fd30 	bl	80061d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005774:	4b2a      	ldr	r3, [pc, #168]	; (8005820 <prvAddNewTaskToReadyList+0xb8>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	3301      	adds	r3, #1
 800577a:	4a29      	ldr	r2, [pc, #164]	; (8005820 <prvAddNewTaskToReadyList+0xb8>)
 800577c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800577e:	4b29      	ldr	r3, [pc, #164]	; (8005824 <prvAddNewTaskToReadyList+0xbc>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d109      	bne.n	800579a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005786:	4a27      	ldr	r2, [pc, #156]	; (8005824 <prvAddNewTaskToReadyList+0xbc>)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800578c:	4b24      	ldr	r3, [pc, #144]	; (8005820 <prvAddNewTaskToReadyList+0xb8>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2b01      	cmp	r3, #1
 8005792:	d110      	bne.n	80057b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005794:	f000 facc 	bl	8005d30 <prvInitialiseTaskLists>
 8005798:	e00d      	b.n	80057b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800579a:	4b23      	ldr	r3, [pc, #140]	; (8005828 <prvAddNewTaskToReadyList+0xc0>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d109      	bne.n	80057b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80057a2:	4b20      	ldr	r3, [pc, #128]	; (8005824 <prvAddNewTaskToReadyList+0xbc>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d802      	bhi.n	80057b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80057b0:	4a1c      	ldr	r2, [pc, #112]	; (8005824 <prvAddNewTaskToReadyList+0xbc>)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80057b6:	4b1d      	ldr	r3, [pc, #116]	; (800582c <prvAddNewTaskToReadyList+0xc4>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	3301      	adds	r3, #1
 80057bc:	4a1b      	ldr	r2, [pc, #108]	; (800582c <prvAddNewTaskToReadyList+0xc4>)
 80057be:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c4:	2201      	movs	r2, #1
 80057c6:	409a      	lsls	r2, r3
 80057c8:	4b19      	ldr	r3, [pc, #100]	; (8005830 <prvAddNewTaskToReadyList+0xc8>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	4a18      	ldr	r2, [pc, #96]	; (8005830 <prvAddNewTaskToReadyList+0xc8>)
 80057d0:	6013      	str	r3, [r2, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057d6:	4613      	mov	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	4a15      	ldr	r2, [pc, #84]	; (8005834 <prvAddNewTaskToReadyList+0xcc>)
 80057e0:	441a      	add	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	3304      	adds	r3, #4
 80057e6:	4619      	mov	r1, r3
 80057e8:	4610      	mov	r0, r2
 80057ea:	f7ff fdf5 	bl	80053d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80057ee:	f000 fd21 	bl	8006234 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80057f2:	4b0d      	ldr	r3, [pc, #52]	; (8005828 <prvAddNewTaskToReadyList+0xc0>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00e      	beq.n	8005818 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80057fa:	4b0a      	ldr	r3, [pc, #40]	; (8005824 <prvAddNewTaskToReadyList+0xbc>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005804:	429a      	cmp	r2, r3
 8005806:	d207      	bcs.n	8005818 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005808:	4b0b      	ldr	r3, [pc, #44]	; (8005838 <prvAddNewTaskToReadyList+0xd0>)
 800580a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005818:	bf00      	nop
 800581a:	3708      	adds	r7, #8
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	20000674 	.word	0x20000674
 8005824:	20000574 	.word	0x20000574
 8005828:	20000680 	.word	0x20000680
 800582c:	20000690 	.word	0x20000690
 8005830:	2000067c 	.word	0x2000067c
 8005834:	20000578 	.word	0x20000578
 8005838:	e000ed04 	.word	0xe000ed04

0800583c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005844:	2300      	movs	r3, #0
 8005846:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d017      	beq.n	800587e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800584e:	4b13      	ldr	r3, [pc, #76]	; (800589c <vTaskDelay+0x60>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <vTaskDelay+0x30>
	__asm volatile
 8005856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585a:	f383 8811 	msr	BASEPRI, r3
 800585e:	f3bf 8f6f 	isb	sy
 8005862:	f3bf 8f4f 	dsb	sy
 8005866:	60bb      	str	r3, [r7, #8]
}
 8005868:	bf00      	nop
 800586a:	e7fe      	b.n	800586a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800586c:	f000 f884 	bl	8005978 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005870:	2100      	movs	r1, #0
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fb1e 	bl	8005eb4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005878:	f000 f88c 	bl	8005994 <xTaskResumeAll>
 800587c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d107      	bne.n	8005894 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005884:	4b06      	ldr	r3, [pc, #24]	; (80058a0 <vTaskDelay+0x64>)
 8005886:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800588a:	601a      	str	r2, [r3, #0]
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005894:	bf00      	nop
 8005896:	3710      	adds	r7, #16
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	2000069c 	.word	0x2000069c
 80058a0:	e000ed04 	.word	0xe000ed04

080058a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b08a      	sub	sp, #40	; 0x28
 80058a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80058ae:	2300      	movs	r3, #0
 80058b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80058b2:	463a      	mov	r2, r7
 80058b4:	1d39      	adds	r1, r7, #4
 80058b6:	f107 0308 	add.w	r3, r7, #8
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7fb faf4 	bl	8000ea8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80058c0:	6839      	ldr	r1, [r7, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	9202      	str	r2, [sp, #8]
 80058c8:	9301      	str	r3, [sp, #4]
 80058ca:	2300      	movs	r3, #0
 80058cc:	9300      	str	r3, [sp, #0]
 80058ce:	2300      	movs	r3, #0
 80058d0:	460a      	mov	r2, r1
 80058d2:	4921      	ldr	r1, [pc, #132]	; (8005958 <vTaskStartScheduler+0xb4>)
 80058d4:	4821      	ldr	r0, [pc, #132]	; (800595c <vTaskStartScheduler+0xb8>)
 80058d6:	f7ff fe06 	bl	80054e6 <xTaskCreateStatic>
 80058da:	4603      	mov	r3, r0
 80058dc:	4a20      	ldr	r2, [pc, #128]	; (8005960 <vTaskStartScheduler+0xbc>)
 80058de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80058e0:	4b1f      	ldr	r3, [pc, #124]	; (8005960 <vTaskStartScheduler+0xbc>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d002      	beq.n	80058ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80058e8:	2301      	movs	r3, #1
 80058ea:	617b      	str	r3, [r7, #20]
 80058ec:	e001      	b.n	80058f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80058ee:	2300      	movs	r3, #0
 80058f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d11b      	bne.n	8005930 <vTaskStartScheduler+0x8c>
	__asm volatile
 80058f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058fc:	f383 8811 	msr	BASEPRI, r3
 8005900:	f3bf 8f6f 	isb	sy
 8005904:	f3bf 8f4f 	dsb	sy
 8005908:	613b      	str	r3, [r7, #16]
}
 800590a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800590c:	4b15      	ldr	r3, [pc, #84]	; (8005964 <vTaskStartScheduler+0xc0>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	334c      	adds	r3, #76	; 0x4c
 8005912:	4a15      	ldr	r2, [pc, #84]	; (8005968 <vTaskStartScheduler+0xc4>)
 8005914:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005916:	4b15      	ldr	r3, [pc, #84]	; (800596c <vTaskStartScheduler+0xc8>)
 8005918:	f04f 32ff 	mov.w	r2, #4294967295
 800591c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800591e:	4b14      	ldr	r3, [pc, #80]	; (8005970 <vTaskStartScheduler+0xcc>)
 8005920:	2201      	movs	r2, #1
 8005922:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005924:	4b13      	ldr	r3, [pc, #76]	; (8005974 <vTaskStartScheduler+0xd0>)
 8005926:	2200      	movs	r2, #0
 8005928:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800592a:	f000 fbb1 	bl	8006090 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800592e:	e00e      	b.n	800594e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005936:	d10a      	bne.n	800594e <vTaskStartScheduler+0xaa>
	__asm volatile
 8005938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800593c:	f383 8811 	msr	BASEPRI, r3
 8005940:	f3bf 8f6f 	isb	sy
 8005944:	f3bf 8f4f 	dsb	sy
 8005948:	60fb      	str	r3, [r7, #12]
}
 800594a:	bf00      	nop
 800594c:	e7fe      	b.n	800594c <vTaskStartScheduler+0xa8>
}
 800594e:	bf00      	nop
 8005950:	3718      	adds	r7, #24
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	08007328 	.word	0x08007328
 800595c:	08005d01 	.word	0x08005d01
 8005960:	20000698 	.word	0x20000698
 8005964:	20000574 	.word	0x20000574
 8005968:	20000130 	.word	0x20000130
 800596c:	20000694 	.word	0x20000694
 8005970:	20000680 	.word	0x20000680
 8005974:	20000678 	.word	0x20000678

08005978 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800597c:	4b04      	ldr	r3, [pc, #16]	; (8005990 <vTaskSuspendAll+0x18>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	3301      	adds	r3, #1
 8005982:	4a03      	ldr	r2, [pc, #12]	; (8005990 <vTaskSuspendAll+0x18>)
 8005984:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005986:	bf00      	nop
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr
 8005990:	2000069c 	.word	0x2000069c

08005994 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800599a:	2300      	movs	r3, #0
 800599c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800599e:	2300      	movs	r3, #0
 80059a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80059a2:	4b41      	ldr	r3, [pc, #260]	; (8005aa8 <xTaskResumeAll+0x114>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10a      	bne.n	80059c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80059aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ae:	f383 8811 	msr	BASEPRI, r3
 80059b2:	f3bf 8f6f 	isb	sy
 80059b6:	f3bf 8f4f 	dsb	sy
 80059ba:	603b      	str	r3, [r7, #0]
}
 80059bc:	bf00      	nop
 80059be:	e7fe      	b.n	80059be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80059c0:	f000 fc08 	bl	80061d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80059c4:	4b38      	ldr	r3, [pc, #224]	; (8005aa8 <xTaskResumeAll+0x114>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	3b01      	subs	r3, #1
 80059ca:	4a37      	ldr	r2, [pc, #220]	; (8005aa8 <xTaskResumeAll+0x114>)
 80059cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059ce:	4b36      	ldr	r3, [pc, #216]	; (8005aa8 <xTaskResumeAll+0x114>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d161      	bne.n	8005a9a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80059d6:	4b35      	ldr	r3, [pc, #212]	; (8005aac <xTaskResumeAll+0x118>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d05d      	beq.n	8005a9a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059de:	e02e      	b.n	8005a3e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059e0:	4b33      	ldr	r3, [pc, #204]	; (8005ab0 <xTaskResumeAll+0x11c>)
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	3318      	adds	r3, #24
 80059ec:	4618      	mov	r0, r3
 80059ee:	f7ff fd50 	bl	8005492 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	3304      	adds	r3, #4
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7ff fd4b 	bl	8005492 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a00:	2201      	movs	r2, #1
 8005a02:	409a      	lsls	r2, r3
 8005a04:	4b2b      	ldr	r3, [pc, #172]	; (8005ab4 <xTaskResumeAll+0x120>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	4a2a      	ldr	r2, [pc, #168]	; (8005ab4 <xTaskResumeAll+0x120>)
 8005a0c:	6013      	str	r3, [r2, #0]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a12:	4613      	mov	r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	4413      	add	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4a27      	ldr	r2, [pc, #156]	; (8005ab8 <xTaskResumeAll+0x124>)
 8005a1c:	441a      	add	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	3304      	adds	r3, #4
 8005a22:	4619      	mov	r1, r3
 8005a24:	4610      	mov	r0, r2
 8005a26:	f7ff fcd7 	bl	80053d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a2e:	4b23      	ldr	r3, [pc, #140]	; (8005abc <xTaskResumeAll+0x128>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d302      	bcc.n	8005a3e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005a38:	4b21      	ldr	r3, [pc, #132]	; (8005ac0 <xTaskResumeAll+0x12c>)
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a3e:	4b1c      	ldr	r3, [pc, #112]	; (8005ab0 <xTaskResumeAll+0x11c>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1cc      	bne.n	80059e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d001      	beq.n	8005a50 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005a4c:	f000 fa12 	bl	8005e74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a50:	4b1c      	ldr	r3, [pc, #112]	; (8005ac4 <xTaskResumeAll+0x130>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d010      	beq.n	8005a7e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a5c:	f000 f836 	bl	8005acc <xTaskIncrementTick>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005a66:	4b16      	ldr	r3, [pc, #88]	; (8005ac0 <xTaskResumeAll+0x12c>)
 8005a68:	2201      	movs	r2, #1
 8005a6a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1f1      	bne.n	8005a5c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005a78:	4b12      	ldr	r3, [pc, #72]	; (8005ac4 <xTaskResumeAll+0x130>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a7e:	4b10      	ldr	r3, [pc, #64]	; (8005ac0 <xTaskResumeAll+0x12c>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d009      	beq.n	8005a9a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a86:	2301      	movs	r3, #1
 8005a88:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a8a:	4b0f      	ldr	r3, [pc, #60]	; (8005ac8 <xTaskResumeAll+0x134>)
 8005a8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	f3bf 8f4f 	dsb	sy
 8005a96:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a9a:	f000 fbcb 	bl	8006234 <vPortExitCritical>

	return xAlreadyYielded;
 8005a9e:	68bb      	ldr	r3, [r7, #8]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	2000069c 	.word	0x2000069c
 8005aac:	20000674 	.word	0x20000674
 8005ab0:	20000634 	.word	0x20000634
 8005ab4:	2000067c 	.word	0x2000067c
 8005ab8:	20000578 	.word	0x20000578
 8005abc:	20000574 	.word	0x20000574
 8005ac0:	20000688 	.word	0x20000688
 8005ac4:	20000684 	.word	0x20000684
 8005ac8:	e000ed04 	.word	0xe000ed04

08005acc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ad6:	4b4e      	ldr	r3, [pc, #312]	; (8005c10 <xTaskIncrementTick+0x144>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	f040 808e 	bne.w	8005bfc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ae0:	4b4c      	ldr	r3, [pc, #304]	; (8005c14 <xTaskIncrementTick+0x148>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ae8:	4a4a      	ldr	r2, [pc, #296]	; (8005c14 <xTaskIncrementTick+0x148>)
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d120      	bne.n	8005b36 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005af4:	4b48      	ldr	r3, [pc, #288]	; (8005c18 <xTaskIncrementTick+0x14c>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <xTaskIncrementTick+0x48>
	__asm volatile
 8005afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b02:	f383 8811 	msr	BASEPRI, r3
 8005b06:	f3bf 8f6f 	isb	sy
 8005b0a:	f3bf 8f4f 	dsb	sy
 8005b0e:	603b      	str	r3, [r7, #0]
}
 8005b10:	bf00      	nop
 8005b12:	e7fe      	b.n	8005b12 <xTaskIncrementTick+0x46>
 8005b14:	4b40      	ldr	r3, [pc, #256]	; (8005c18 <xTaskIncrementTick+0x14c>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	60fb      	str	r3, [r7, #12]
 8005b1a:	4b40      	ldr	r3, [pc, #256]	; (8005c1c <xTaskIncrementTick+0x150>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a3e      	ldr	r2, [pc, #248]	; (8005c18 <xTaskIncrementTick+0x14c>)
 8005b20:	6013      	str	r3, [r2, #0]
 8005b22:	4a3e      	ldr	r2, [pc, #248]	; (8005c1c <xTaskIncrementTick+0x150>)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6013      	str	r3, [r2, #0]
 8005b28:	4b3d      	ldr	r3, [pc, #244]	; (8005c20 <xTaskIncrementTick+0x154>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	4a3c      	ldr	r2, [pc, #240]	; (8005c20 <xTaskIncrementTick+0x154>)
 8005b30:	6013      	str	r3, [r2, #0]
 8005b32:	f000 f99f 	bl	8005e74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b36:	4b3b      	ldr	r3, [pc, #236]	; (8005c24 <xTaskIncrementTick+0x158>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d348      	bcc.n	8005bd2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b40:	4b35      	ldr	r3, [pc, #212]	; (8005c18 <xTaskIncrementTick+0x14c>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d104      	bne.n	8005b54 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b4a:	4b36      	ldr	r3, [pc, #216]	; (8005c24 <xTaskIncrementTick+0x158>)
 8005b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b50:	601a      	str	r2, [r3, #0]
					break;
 8005b52:	e03e      	b.n	8005bd2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b54:	4b30      	ldr	r3, [pc, #192]	; (8005c18 <xTaskIncrementTick+0x14c>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d203      	bcs.n	8005b74 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b6c:	4a2d      	ldr	r2, [pc, #180]	; (8005c24 <xTaskIncrementTick+0x158>)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b72:	e02e      	b.n	8005bd2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	3304      	adds	r3, #4
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7ff fc8a 	bl	8005492 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d004      	beq.n	8005b90 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	3318      	adds	r3, #24
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7ff fc81 	bl	8005492 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b94:	2201      	movs	r2, #1
 8005b96:	409a      	lsls	r2, r3
 8005b98:	4b23      	ldr	r3, [pc, #140]	; (8005c28 <xTaskIncrementTick+0x15c>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	4a22      	ldr	r2, [pc, #136]	; (8005c28 <xTaskIncrementTick+0x15c>)
 8005ba0:	6013      	str	r3, [r2, #0]
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	4413      	add	r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	4a1f      	ldr	r2, [pc, #124]	; (8005c2c <xTaskIncrementTick+0x160>)
 8005bb0:	441a      	add	r2, r3
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	3304      	adds	r3, #4
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	4610      	mov	r0, r2
 8005bba:	f7ff fc0d 	bl	80053d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bc2:	4b1b      	ldr	r3, [pc, #108]	; (8005c30 <xTaskIncrementTick+0x164>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d3b9      	bcc.n	8005b40 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bd0:	e7b6      	b.n	8005b40 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005bd2:	4b17      	ldr	r3, [pc, #92]	; (8005c30 <xTaskIncrementTick+0x164>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bd8:	4914      	ldr	r1, [pc, #80]	; (8005c2c <xTaskIncrementTick+0x160>)
 8005bda:	4613      	mov	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	4413      	add	r3, r2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	440b      	add	r3, r1
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d901      	bls.n	8005bee <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005bea:	2301      	movs	r3, #1
 8005bec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005bee:	4b11      	ldr	r3, [pc, #68]	; (8005c34 <xTaskIncrementTick+0x168>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d007      	beq.n	8005c06 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	617b      	str	r3, [r7, #20]
 8005bfa:	e004      	b.n	8005c06 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005bfc:	4b0e      	ldr	r3, [pc, #56]	; (8005c38 <xTaskIncrementTick+0x16c>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	3301      	adds	r3, #1
 8005c02:	4a0d      	ldr	r2, [pc, #52]	; (8005c38 <xTaskIncrementTick+0x16c>)
 8005c04:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005c06:	697b      	ldr	r3, [r7, #20]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3718      	adds	r7, #24
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	2000069c 	.word	0x2000069c
 8005c14:	20000678 	.word	0x20000678
 8005c18:	2000062c 	.word	0x2000062c
 8005c1c:	20000630 	.word	0x20000630
 8005c20:	2000068c 	.word	0x2000068c
 8005c24:	20000694 	.word	0x20000694
 8005c28:	2000067c 	.word	0x2000067c
 8005c2c:	20000578 	.word	0x20000578
 8005c30:	20000574 	.word	0x20000574
 8005c34:	20000688 	.word	0x20000688
 8005c38:	20000684 	.word	0x20000684

08005c3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b087      	sub	sp, #28
 8005c40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c42:	4b29      	ldr	r3, [pc, #164]	; (8005ce8 <vTaskSwitchContext+0xac>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d003      	beq.n	8005c52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c4a:	4b28      	ldr	r3, [pc, #160]	; (8005cec <vTaskSwitchContext+0xb0>)
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c50:	e044      	b.n	8005cdc <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8005c52:	4b26      	ldr	r3, [pc, #152]	; (8005cec <vTaskSwitchContext+0xb0>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c58:	4b25      	ldr	r3, [pc, #148]	; (8005cf0 <vTaskSwitchContext+0xb4>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	fab3 f383 	clz	r3, r3
 8005c64:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005c66:	7afb      	ldrb	r3, [r7, #11]
 8005c68:	f1c3 031f 	rsb	r3, r3, #31
 8005c6c:	617b      	str	r3, [r7, #20]
 8005c6e:	4921      	ldr	r1, [pc, #132]	; (8005cf4 <vTaskSwitchContext+0xb8>)
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	4613      	mov	r3, r2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4413      	add	r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	440b      	add	r3, r1
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10a      	bne.n	8005c98 <vTaskSwitchContext+0x5c>
	__asm volatile
 8005c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c86:	f383 8811 	msr	BASEPRI, r3
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	607b      	str	r3, [r7, #4]
}
 8005c94:	bf00      	nop
 8005c96:	e7fe      	b.n	8005c96 <vTaskSwitchContext+0x5a>
 8005c98:	697a      	ldr	r2, [r7, #20]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	4413      	add	r3, r2
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	4a14      	ldr	r2, [pc, #80]	; (8005cf4 <vTaskSwitchContext+0xb8>)
 8005ca4:	4413      	add	r3, r2
 8005ca6:	613b      	str	r3, [r7, #16]
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	685a      	ldr	r2, [r3, #4]
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	605a      	str	r2, [r3, #4]
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	3308      	adds	r3, #8
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d104      	bne.n	8005cc8 <vTaskSwitchContext+0x8c>
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	605a      	str	r2, [r3, #4]
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	4a0a      	ldr	r2, [pc, #40]	; (8005cf8 <vTaskSwitchContext+0xbc>)
 8005cd0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005cd2:	4b09      	ldr	r3, [pc, #36]	; (8005cf8 <vTaskSwitchContext+0xbc>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	334c      	adds	r3, #76	; 0x4c
 8005cd8:	4a08      	ldr	r2, [pc, #32]	; (8005cfc <vTaskSwitchContext+0xc0>)
 8005cda:	6013      	str	r3, [r2, #0]
}
 8005cdc:	bf00      	nop
 8005cde:	371c      	adds	r7, #28
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	2000069c 	.word	0x2000069c
 8005cec:	20000688 	.word	0x20000688
 8005cf0:	2000067c 	.word	0x2000067c
 8005cf4:	20000578 	.word	0x20000578
 8005cf8:	20000574 	.word	0x20000574
 8005cfc:	20000130 	.word	0x20000130

08005d00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005d08:	f000 f852 	bl	8005db0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005d0c:	4b06      	ldr	r3, [pc, #24]	; (8005d28 <prvIdleTask+0x28>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d9f9      	bls.n	8005d08 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d14:	4b05      	ldr	r3, [pc, #20]	; (8005d2c <prvIdleTask+0x2c>)
 8005d16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d1a:	601a      	str	r2, [r3, #0]
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d24:	e7f0      	b.n	8005d08 <prvIdleTask+0x8>
 8005d26:	bf00      	nop
 8005d28:	20000578 	.word	0x20000578
 8005d2c:	e000ed04 	.word	0xe000ed04

08005d30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d36:	2300      	movs	r3, #0
 8005d38:	607b      	str	r3, [r7, #4]
 8005d3a:	e00c      	b.n	8005d56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4a12      	ldr	r2, [pc, #72]	; (8005d90 <prvInitialiseTaskLists+0x60>)
 8005d48:	4413      	add	r3, r2
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7ff fb17 	bl	800537e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3301      	adds	r3, #1
 8005d54:	607b      	str	r3, [r7, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2b06      	cmp	r3, #6
 8005d5a:	d9ef      	bls.n	8005d3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d5c:	480d      	ldr	r0, [pc, #52]	; (8005d94 <prvInitialiseTaskLists+0x64>)
 8005d5e:	f7ff fb0e 	bl	800537e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d62:	480d      	ldr	r0, [pc, #52]	; (8005d98 <prvInitialiseTaskLists+0x68>)
 8005d64:	f7ff fb0b 	bl	800537e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d68:	480c      	ldr	r0, [pc, #48]	; (8005d9c <prvInitialiseTaskLists+0x6c>)
 8005d6a:	f7ff fb08 	bl	800537e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d6e:	480c      	ldr	r0, [pc, #48]	; (8005da0 <prvInitialiseTaskLists+0x70>)
 8005d70:	f7ff fb05 	bl	800537e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d74:	480b      	ldr	r0, [pc, #44]	; (8005da4 <prvInitialiseTaskLists+0x74>)
 8005d76:	f7ff fb02 	bl	800537e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d7a:	4b0b      	ldr	r3, [pc, #44]	; (8005da8 <prvInitialiseTaskLists+0x78>)
 8005d7c:	4a05      	ldr	r2, [pc, #20]	; (8005d94 <prvInitialiseTaskLists+0x64>)
 8005d7e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d80:	4b0a      	ldr	r3, [pc, #40]	; (8005dac <prvInitialiseTaskLists+0x7c>)
 8005d82:	4a05      	ldr	r2, [pc, #20]	; (8005d98 <prvInitialiseTaskLists+0x68>)
 8005d84:	601a      	str	r2, [r3, #0]
}
 8005d86:	bf00      	nop
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	20000578 	.word	0x20000578
 8005d94:	20000604 	.word	0x20000604
 8005d98:	20000618 	.word	0x20000618
 8005d9c:	20000634 	.word	0x20000634
 8005da0:	20000648 	.word	0x20000648
 8005da4:	20000660 	.word	0x20000660
 8005da8:	2000062c 	.word	0x2000062c
 8005dac:	20000630 	.word	0x20000630

08005db0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005db6:	e019      	b.n	8005dec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005db8:	f000 fa0c 	bl	80061d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dbc:	4b10      	ldr	r3, [pc, #64]	; (8005e00 <prvCheckTasksWaitingTermination+0x50>)
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7ff fb62 	bl	8005492 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005dce:	4b0d      	ldr	r3, [pc, #52]	; (8005e04 <prvCheckTasksWaitingTermination+0x54>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	4a0b      	ldr	r2, [pc, #44]	; (8005e04 <prvCheckTasksWaitingTermination+0x54>)
 8005dd6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005dd8:	4b0b      	ldr	r3, [pc, #44]	; (8005e08 <prvCheckTasksWaitingTermination+0x58>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	4a0a      	ldr	r2, [pc, #40]	; (8005e08 <prvCheckTasksWaitingTermination+0x58>)
 8005de0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005de2:	f000 fa27 	bl	8006234 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f810 	bl	8005e0c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005dec:	4b06      	ldr	r3, [pc, #24]	; (8005e08 <prvCheckTasksWaitingTermination+0x58>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1e1      	bne.n	8005db8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005df4:	bf00      	nop
 8005df6:	bf00      	nop
 8005df8:	3708      	adds	r7, #8
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	20000648 	.word	0x20000648
 8005e04:	20000674 	.word	0x20000674
 8005e08:	2000065c 	.word	0x2000065c

08005e0c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	334c      	adds	r3, #76	; 0x4c
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f000 fccf 	bl	80067bc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d108      	bne.n	8005e3a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f000 fb7f 	bl	8006530 <vPortFree>
				vPortFree( pxTCB );
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 fb7c 	bl	8006530 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e38:	e018      	b.n	8005e6c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d103      	bne.n	8005e4c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 fb73 	bl	8006530 <vPortFree>
	}
 8005e4a:	e00f      	b.n	8005e6c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d00a      	beq.n	8005e6c <prvDeleteTCB+0x60>
	__asm volatile
 8005e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5a:	f383 8811 	msr	BASEPRI, r3
 8005e5e:	f3bf 8f6f 	isb	sy
 8005e62:	f3bf 8f4f 	dsb	sy
 8005e66:	60fb      	str	r3, [r7, #12]
}
 8005e68:	bf00      	nop
 8005e6a:	e7fe      	b.n	8005e6a <prvDeleteTCB+0x5e>
	}
 8005e6c:	bf00      	nop
 8005e6e:	3710      	adds	r7, #16
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e7a:	4b0c      	ldr	r3, [pc, #48]	; (8005eac <prvResetNextTaskUnblockTime+0x38>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d104      	bne.n	8005e8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e84:	4b0a      	ldr	r3, [pc, #40]	; (8005eb0 <prvResetNextTaskUnblockTime+0x3c>)
 8005e86:	f04f 32ff 	mov.w	r2, #4294967295
 8005e8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e8c:	e008      	b.n	8005ea0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e8e:	4b07      	ldr	r3, [pc, #28]	; (8005eac <prvResetNextTaskUnblockTime+0x38>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	4a04      	ldr	r2, [pc, #16]	; (8005eb0 <prvResetNextTaskUnblockTime+0x3c>)
 8005e9e:	6013      	str	r3, [r2, #0]
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr
 8005eac:	2000062c 	.word	0x2000062c
 8005eb0:	20000694 	.word	0x20000694

08005eb4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005ebe:	4b29      	ldr	r3, [pc, #164]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ec4:	4b28      	ldr	r3, [pc, #160]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3304      	adds	r3, #4
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7ff fae1 	bl	8005492 <uxListRemove>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10b      	bne.n	8005eee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005ed6:	4b24      	ldr	r3, [pc, #144]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005edc:	2201      	movs	r2, #1
 8005ede:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee2:	43da      	mvns	r2, r3
 8005ee4:	4b21      	ldr	r3, [pc, #132]	; (8005f6c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4013      	ands	r3, r2
 8005eea:	4a20      	ldr	r2, [pc, #128]	; (8005f6c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005eec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef4:	d10a      	bne.n	8005f0c <prvAddCurrentTaskToDelayedList+0x58>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d007      	beq.n	8005f0c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005efc:	4b1a      	ldr	r3, [pc, #104]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	3304      	adds	r3, #4
 8005f02:	4619      	mov	r1, r3
 8005f04:	481a      	ldr	r0, [pc, #104]	; (8005f70 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005f06:	f7ff fa67 	bl	80053d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005f0a:	e026      	b.n	8005f5a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4413      	add	r3, r2
 8005f12:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f14:	4b14      	ldr	r3, [pc, #80]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68ba      	ldr	r2, [r7, #8]
 8005f1a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d209      	bcs.n	8005f38 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f24:	4b13      	ldr	r3, [pc, #76]	; (8005f74 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	4b0f      	ldr	r3, [pc, #60]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	4619      	mov	r1, r3
 8005f30:	4610      	mov	r0, r2
 8005f32:	f7ff fa75 	bl	8005420 <vListInsert>
}
 8005f36:	e010      	b.n	8005f5a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f38:	4b0f      	ldr	r3, [pc, #60]	; (8005f78 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	4b0a      	ldr	r3, [pc, #40]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	3304      	adds	r3, #4
 8005f42:	4619      	mov	r1, r3
 8005f44:	4610      	mov	r0, r2
 8005f46:	f7ff fa6b 	bl	8005420 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f4a:	4b0c      	ldr	r3, [pc, #48]	; (8005f7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	68ba      	ldr	r2, [r7, #8]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d202      	bcs.n	8005f5a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005f54:	4a09      	ldr	r2, [pc, #36]	; (8005f7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	6013      	str	r3, [r2, #0]
}
 8005f5a:	bf00      	nop
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	20000678 	.word	0x20000678
 8005f68:	20000574 	.word	0x20000574
 8005f6c:	2000067c 	.word	0x2000067c
 8005f70:	20000660 	.word	0x20000660
 8005f74:	20000630 	.word	0x20000630
 8005f78:	2000062c 	.word	0x2000062c
 8005f7c:	20000694 	.word	0x20000694

08005f80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	3b04      	subs	r3, #4
 8005f90:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005f98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	3b04      	subs	r3, #4
 8005f9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	f023 0201 	bic.w	r2, r3, #1
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	3b04      	subs	r3, #4
 8005fae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005fb0:	4a0c      	ldr	r2, [pc, #48]	; (8005fe4 <pxPortInitialiseStack+0x64>)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	3b14      	subs	r3, #20
 8005fba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	3b04      	subs	r3, #4
 8005fc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f06f 0202 	mvn.w	r2, #2
 8005fce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	3b20      	subs	r3, #32
 8005fd4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr
 8005fe4:	08005fe9 	.word	0x08005fe9

08005fe8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005ff2:	4b12      	ldr	r3, [pc, #72]	; (800603c <prvTaskExitError+0x54>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ffa:	d00a      	beq.n	8006012 <prvTaskExitError+0x2a>
	__asm volatile
 8005ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006000:	f383 8811 	msr	BASEPRI, r3
 8006004:	f3bf 8f6f 	isb	sy
 8006008:	f3bf 8f4f 	dsb	sy
 800600c:	60fb      	str	r3, [r7, #12]
}
 800600e:	bf00      	nop
 8006010:	e7fe      	b.n	8006010 <prvTaskExitError+0x28>
	__asm volatile
 8006012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	60bb      	str	r3, [r7, #8]
}
 8006024:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006026:	bf00      	nop
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d0fc      	beq.n	8006028 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800602e:	bf00      	nop
 8006030:	bf00      	nop
 8006032:	3714      	adds	r7, #20
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr
 800603c:	200000e0 	.word	0x200000e0

08006040 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006040:	4b07      	ldr	r3, [pc, #28]	; (8006060 <pxCurrentTCBConst2>)
 8006042:	6819      	ldr	r1, [r3, #0]
 8006044:	6808      	ldr	r0, [r1, #0]
 8006046:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800604a:	f380 8809 	msr	PSP, r0
 800604e:	f3bf 8f6f 	isb	sy
 8006052:	f04f 0000 	mov.w	r0, #0
 8006056:	f380 8811 	msr	BASEPRI, r0
 800605a:	4770      	bx	lr
 800605c:	f3af 8000 	nop.w

08006060 <pxCurrentTCBConst2>:
 8006060:	20000574 	.word	0x20000574
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006064:	bf00      	nop
 8006066:	bf00      	nop

08006068 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006068:	4808      	ldr	r0, [pc, #32]	; (800608c <prvPortStartFirstTask+0x24>)
 800606a:	6800      	ldr	r0, [r0, #0]
 800606c:	6800      	ldr	r0, [r0, #0]
 800606e:	f380 8808 	msr	MSP, r0
 8006072:	f04f 0000 	mov.w	r0, #0
 8006076:	f380 8814 	msr	CONTROL, r0
 800607a:	b662      	cpsie	i
 800607c:	b661      	cpsie	f
 800607e:	f3bf 8f4f 	dsb	sy
 8006082:	f3bf 8f6f 	isb	sy
 8006086:	df00      	svc	0
 8006088:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800608a:	bf00      	nop
 800608c:	e000ed08 	.word	0xe000ed08

08006090 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006096:	4b46      	ldr	r3, [pc, #280]	; (80061b0 <xPortStartScheduler+0x120>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a46      	ldr	r2, [pc, #280]	; (80061b4 <xPortStartScheduler+0x124>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d10a      	bne.n	80060b6 <xPortStartScheduler+0x26>
	__asm volatile
 80060a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a4:	f383 8811 	msr	BASEPRI, r3
 80060a8:	f3bf 8f6f 	isb	sy
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	613b      	str	r3, [r7, #16]
}
 80060b2:	bf00      	nop
 80060b4:	e7fe      	b.n	80060b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80060b6:	4b3e      	ldr	r3, [pc, #248]	; (80061b0 <xPortStartScheduler+0x120>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a3f      	ldr	r2, [pc, #252]	; (80061b8 <xPortStartScheduler+0x128>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d10a      	bne.n	80060d6 <xPortStartScheduler+0x46>
	__asm volatile
 80060c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c4:	f383 8811 	msr	BASEPRI, r3
 80060c8:	f3bf 8f6f 	isb	sy
 80060cc:	f3bf 8f4f 	dsb	sy
 80060d0:	60fb      	str	r3, [r7, #12]
}
 80060d2:	bf00      	nop
 80060d4:	e7fe      	b.n	80060d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80060d6:	4b39      	ldr	r3, [pc, #228]	; (80061bc <xPortStartScheduler+0x12c>)
 80060d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	22ff      	movs	r2, #255	; 0xff
 80060e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80060f0:	78fb      	ldrb	r3, [r7, #3]
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	4b31      	ldr	r3, [pc, #196]	; (80061c0 <xPortStartScheduler+0x130>)
 80060fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80060fe:	4b31      	ldr	r3, [pc, #196]	; (80061c4 <xPortStartScheduler+0x134>)
 8006100:	2207      	movs	r2, #7
 8006102:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006104:	e009      	b.n	800611a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006106:	4b2f      	ldr	r3, [pc, #188]	; (80061c4 <xPortStartScheduler+0x134>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	3b01      	subs	r3, #1
 800610c:	4a2d      	ldr	r2, [pc, #180]	; (80061c4 <xPortStartScheduler+0x134>)
 800610e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006110:	78fb      	ldrb	r3, [r7, #3]
 8006112:	b2db      	uxtb	r3, r3
 8006114:	005b      	lsls	r3, r3, #1
 8006116:	b2db      	uxtb	r3, r3
 8006118:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800611a:	78fb      	ldrb	r3, [r7, #3]
 800611c:	b2db      	uxtb	r3, r3
 800611e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006122:	2b80      	cmp	r3, #128	; 0x80
 8006124:	d0ef      	beq.n	8006106 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006126:	4b27      	ldr	r3, [pc, #156]	; (80061c4 <xPortStartScheduler+0x134>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f1c3 0307 	rsb	r3, r3, #7
 800612e:	2b04      	cmp	r3, #4
 8006130:	d00a      	beq.n	8006148 <xPortStartScheduler+0xb8>
	__asm volatile
 8006132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006136:	f383 8811 	msr	BASEPRI, r3
 800613a:	f3bf 8f6f 	isb	sy
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	60bb      	str	r3, [r7, #8]
}
 8006144:	bf00      	nop
 8006146:	e7fe      	b.n	8006146 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006148:	4b1e      	ldr	r3, [pc, #120]	; (80061c4 <xPortStartScheduler+0x134>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	021b      	lsls	r3, r3, #8
 800614e:	4a1d      	ldr	r2, [pc, #116]	; (80061c4 <xPortStartScheduler+0x134>)
 8006150:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006152:	4b1c      	ldr	r3, [pc, #112]	; (80061c4 <xPortStartScheduler+0x134>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800615a:	4a1a      	ldr	r2, [pc, #104]	; (80061c4 <xPortStartScheduler+0x134>)
 800615c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	b2da      	uxtb	r2, r3
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006166:	4b18      	ldr	r3, [pc, #96]	; (80061c8 <xPortStartScheduler+0x138>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a17      	ldr	r2, [pc, #92]	; (80061c8 <xPortStartScheduler+0x138>)
 800616c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006170:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006172:	4b15      	ldr	r3, [pc, #84]	; (80061c8 <xPortStartScheduler+0x138>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a14      	ldr	r2, [pc, #80]	; (80061c8 <xPortStartScheduler+0x138>)
 8006178:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800617c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800617e:	f000 f8dd 	bl	800633c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006182:	4b12      	ldr	r3, [pc, #72]	; (80061cc <xPortStartScheduler+0x13c>)
 8006184:	2200      	movs	r2, #0
 8006186:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006188:	f000 f8fc 	bl	8006384 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800618c:	4b10      	ldr	r3, [pc, #64]	; (80061d0 <xPortStartScheduler+0x140>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a0f      	ldr	r2, [pc, #60]	; (80061d0 <xPortStartScheduler+0x140>)
 8006192:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006196:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006198:	f7ff ff66 	bl	8006068 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800619c:	f7ff fd4e 	bl	8005c3c <vTaskSwitchContext>
	prvTaskExitError();
 80061a0:	f7ff ff22 	bl	8005fe8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3718      	adds	r7, #24
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	e000ed00 	.word	0xe000ed00
 80061b4:	410fc271 	.word	0x410fc271
 80061b8:	410fc270 	.word	0x410fc270
 80061bc:	e000e400 	.word	0xe000e400
 80061c0:	200006a0 	.word	0x200006a0
 80061c4:	200006a4 	.word	0x200006a4
 80061c8:	e000ed20 	.word	0xe000ed20
 80061cc:	200000e0 	.word	0x200000e0
 80061d0:	e000ef34 	.word	0xe000ef34

080061d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
	__asm volatile
 80061da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061de:	f383 8811 	msr	BASEPRI, r3
 80061e2:	f3bf 8f6f 	isb	sy
 80061e6:	f3bf 8f4f 	dsb	sy
 80061ea:	607b      	str	r3, [r7, #4]
}
 80061ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80061ee:	4b0f      	ldr	r3, [pc, #60]	; (800622c <vPortEnterCritical+0x58>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3301      	adds	r3, #1
 80061f4:	4a0d      	ldr	r2, [pc, #52]	; (800622c <vPortEnterCritical+0x58>)
 80061f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80061f8:	4b0c      	ldr	r3, [pc, #48]	; (800622c <vPortEnterCritical+0x58>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d10f      	bne.n	8006220 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006200:	4b0b      	ldr	r3, [pc, #44]	; (8006230 <vPortEnterCritical+0x5c>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00a      	beq.n	8006220 <vPortEnterCritical+0x4c>
	__asm volatile
 800620a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800620e:	f383 8811 	msr	BASEPRI, r3
 8006212:	f3bf 8f6f 	isb	sy
 8006216:	f3bf 8f4f 	dsb	sy
 800621a:	603b      	str	r3, [r7, #0]
}
 800621c:	bf00      	nop
 800621e:	e7fe      	b.n	800621e <vPortEnterCritical+0x4a>
	}
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	200000e0 	.word	0x200000e0
 8006230:	e000ed04 	.word	0xe000ed04

08006234 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800623a:	4b12      	ldr	r3, [pc, #72]	; (8006284 <vPortExitCritical+0x50>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d10a      	bne.n	8006258 <vPortExitCritical+0x24>
	__asm volatile
 8006242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006246:	f383 8811 	msr	BASEPRI, r3
 800624a:	f3bf 8f6f 	isb	sy
 800624e:	f3bf 8f4f 	dsb	sy
 8006252:	607b      	str	r3, [r7, #4]
}
 8006254:	bf00      	nop
 8006256:	e7fe      	b.n	8006256 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006258:	4b0a      	ldr	r3, [pc, #40]	; (8006284 <vPortExitCritical+0x50>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	3b01      	subs	r3, #1
 800625e:	4a09      	ldr	r2, [pc, #36]	; (8006284 <vPortExitCritical+0x50>)
 8006260:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006262:	4b08      	ldr	r3, [pc, #32]	; (8006284 <vPortExitCritical+0x50>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d105      	bne.n	8006276 <vPortExitCritical+0x42>
 800626a:	2300      	movs	r3, #0
 800626c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006274:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006276:	bf00      	nop
 8006278:	370c      	adds	r7, #12
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	200000e0 	.word	0x200000e0
	...

08006290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006290:	f3ef 8009 	mrs	r0, PSP
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	4b15      	ldr	r3, [pc, #84]	; (80062f0 <pxCurrentTCBConst>)
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	f01e 0f10 	tst.w	lr, #16
 80062a0:	bf08      	it	eq
 80062a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80062a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062aa:	6010      	str	r0, [r2, #0]
 80062ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80062b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80062b4:	f380 8811 	msr	BASEPRI, r0
 80062b8:	f3bf 8f4f 	dsb	sy
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f7ff fcbc 	bl	8005c3c <vTaskSwitchContext>
 80062c4:	f04f 0000 	mov.w	r0, #0
 80062c8:	f380 8811 	msr	BASEPRI, r0
 80062cc:	bc09      	pop	{r0, r3}
 80062ce:	6819      	ldr	r1, [r3, #0]
 80062d0:	6808      	ldr	r0, [r1, #0]
 80062d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d6:	f01e 0f10 	tst.w	lr, #16
 80062da:	bf08      	it	eq
 80062dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80062e0:	f380 8809 	msr	PSP, r0
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	f3af 8000 	nop.w

080062f0 <pxCurrentTCBConst>:
 80062f0:	20000574 	.word	0x20000574
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80062f4:	bf00      	nop
 80062f6:	bf00      	nop

080062f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
	__asm volatile
 80062fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006302:	f383 8811 	msr	BASEPRI, r3
 8006306:	f3bf 8f6f 	isb	sy
 800630a:	f3bf 8f4f 	dsb	sy
 800630e:	607b      	str	r3, [r7, #4]
}
 8006310:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006312:	f7ff fbdb 	bl	8005acc <xTaskIncrementTick>
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d003      	beq.n	8006324 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800631c:	4b06      	ldr	r3, [pc, #24]	; (8006338 <SysTick_Handler+0x40>)
 800631e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006322:	601a      	str	r2, [r3, #0]
 8006324:	2300      	movs	r3, #0
 8006326:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	f383 8811 	msr	BASEPRI, r3
}
 800632e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006330:	bf00      	nop
 8006332:	3708      	adds	r7, #8
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	e000ed04 	.word	0xe000ed04

0800633c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006340:	4b0b      	ldr	r3, [pc, #44]	; (8006370 <vPortSetupTimerInterrupt+0x34>)
 8006342:	2200      	movs	r2, #0
 8006344:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006346:	4b0b      	ldr	r3, [pc, #44]	; (8006374 <vPortSetupTimerInterrupt+0x38>)
 8006348:	2200      	movs	r2, #0
 800634a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800634c:	4b0a      	ldr	r3, [pc, #40]	; (8006378 <vPortSetupTimerInterrupt+0x3c>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a0a      	ldr	r2, [pc, #40]	; (800637c <vPortSetupTimerInterrupt+0x40>)
 8006352:	fba2 2303 	umull	r2, r3, r2, r3
 8006356:	099b      	lsrs	r3, r3, #6
 8006358:	4a09      	ldr	r2, [pc, #36]	; (8006380 <vPortSetupTimerInterrupt+0x44>)
 800635a:	3b01      	subs	r3, #1
 800635c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800635e:	4b04      	ldr	r3, [pc, #16]	; (8006370 <vPortSetupTimerInterrupt+0x34>)
 8006360:	2207      	movs	r2, #7
 8006362:	601a      	str	r2, [r3, #0]
}
 8006364:	bf00      	nop
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop
 8006370:	e000e010 	.word	0xe000e010
 8006374:	e000e018 	.word	0xe000e018
 8006378:	200000d4 	.word	0x200000d4
 800637c:	10624dd3 	.word	0x10624dd3
 8006380:	e000e014 	.word	0xe000e014

08006384 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006384:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006394 <vPortEnableVFP+0x10>
 8006388:	6801      	ldr	r1, [r0, #0]
 800638a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800638e:	6001      	str	r1, [r0, #0]
 8006390:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006392:	bf00      	nop
 8006394:	e000ed88 	.word	0xe000ed88

08006398 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b08a      	sub	sp, #40	; 0x28
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80063a4:	f7ff fae8 	bl	8005978 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80063a8:	4b5b      	ldr	r3, [pc, #364]	; (8006518 <pvPortMalloc+0x180>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d101      	bne.n	80063b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80063b0:	f000 f920 	bl	80065f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80063b4:	4b59      	ldr	r3, [pc, #356]	; (800651c <pvPortMalloc+0x184>)
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4013      	ands	r3, r2
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f040 8093 	bne.w	80064e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d01d      	beq.n	8006404 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80063c8:	2208      	movs	r2, #8
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4413      	add	r3, r2
 80063ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f003 0307 	and.w	r3, r3, #7
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d014      	beq.n	8006404 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f023 0307 	bic.w	r3, r3, #7
 80063e0:	3308      	adds	r3, #8
 80063e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f003 0307 	and.w	r3, r3, #7
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00a      	beq.n	8006404 <pvPortMalloc+0x6c>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	617b      	str	r3, [r7, #20]
}
 8006400:	bf00      	nop
 8006402:	e7fe      	b.n	8006402 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d06e      	beq.n	80064e8 <pvPortMalloc+0x150>
 800640a:	4b45      	ldr	r3, [pc, #276]	; (8006520 <pvPortMalloc+0x188>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	429a      	cmp	r2, r3
 8006412:	d869      	bhi.n	80064e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006414:	4b43      	ldr	r3, [pc, #268]	; (8006524 <pvPortMalloc+0x18c>)
 8006416:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006418:	4b42      	ldr	r3, [pc, #264]	; (8006524 <pvPortMalloc+0x18c>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800641e:	e004      	b.n	800642a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006422:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800642a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	429a      	cmp	r2, r3
 8006432:	d903      	bls.n	800643c <pvPortMalloc+0xa4>
 8006434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1f1      	bne.n	8006420 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800643c:	4b36      	ldr	r3, [pc, #216]	; (8006518 <pvPortMalloc+0x180>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006442:	429a      	cmp	r2, r3
 8006444:	d050      	beq.n	80064e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2208      	movs	r2, #8
 800644c:	4413      	add	r3, r2
 800644e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	6a3b      	ldr	r3, [r7, #32]
 8006456:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	1ad2      	subs	r2, r2, r3
 8006460:	2308      	movs	r3, #8
 8006462:	005b      	lsls	r3, r3, #1
 8006464:	429a      	cmp	r2, r3
 8006466:	d91f      	bls.n	80064a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4413      	add	r3, r2
 800646e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	f003 0307 	and.w	r3, r3, #7
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00a      	beq.n	8006490 <pvPortMalloc+0xf8>
	__asm volatile
 800647a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800647e:	f383 8811 	msr	BASEPRI, r3
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	613b      	str	r3, [r7, #16]
}
 800648c:	bf00      	nop
 800648e:	e7fe      	b.n	800648e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006492:	685a      	ldr	r2, [r3, #4]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	1ad2      	subs	r2, r2, r3
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80064a2:	69b8      	ldr	r0, [r7, #24]
 80064a4:	f000 f908 	bl	80066b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80064a8:	4b1d      	ldr	r3, [pc, #116]	; (8006520 <pvPortMalloc+0x188>)
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	4a1b      	ldr	r2, [pc, #108]	; (8006520 <pvPortMalloc+0x188>)
 80064b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80064b6:	4b1a      	ldr	r3, [pc, #104]	; (8006520 <pvPortMalloc+0x188>)
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	4b1b      	ldr	r3, [pc, #108]	; (8006528 <pvPortMalloc+0x190>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d203      	bcs.n	80064ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80064c2:	4b17      	ldr	r3, [pc, #92]	; (8006520 <pvPortMalloc+0x188>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a18      	ldr	r2, [pc, #96]	; (8006528 <pvPortMalloc+0x190>)
 80064c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	4b13      	ldr	r3, [pc, #76]	; (800651c <pvPortMalloc+0x184>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	431a      	orrs	r2, r3
 80064d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80064d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064da:	2200      	movs	r2, #0
 80064dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80064de:	4b13      	ldr	r3, [pc, #76]	; (800652c <pvPortMalloc+0x194>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	3301      	adds	r3, #1
 80064e4:	4a11      	ldr	r2, [pc, #68]	; (800652c <pvPortMalloc+0x194>)
 80064e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80064e8:	f7ff fa54 	bl	8005994 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	f003 0307 	and.w	r3, r3, #7
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00a      	beq.n	800650c <pvPortMalloc+0x174>
	__asm volatile
 80064f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064fa:	f383 8811 	msr	BASEPRI, r3
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f3bf 8f4f 	dsb	sy
 8006506:	60fb      	str	r3, [r7, #12]
}
 8006508:	bf00      	nop
 800650a:	e7fe      	b.n	800650a <pvPortMalloc+0x172>
	return pvReturn;
 800650c:	69fb      	ldr	r3, [r7, #28]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3728      	adds	r7, #40	; 0x28
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	200042b0 	.word	0x200042b0
 800651c:	200042c4 	.word	0x200042c4
 8006520:	200042b4 	.word	0x200042b4
 8006524:	200042a8 	.word	0x200042a8
 8006528:	200042b8 	.word	0x200042b8
 800652c:	200042bc 	.word	0x200042bc

08006530 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b086      	sub	sp, #24
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d04d      	beq.n	80065de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006542:	2308      	movs	r3, #8
 8006544:	425b      	negs	r3, r3
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	4413      	add	r3, r2
 800654a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	4b24      	ldr	r3, [pc, #144]	; (80065e8 <vPortFree+0xb8>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4013      	ands	r3, r2
 800655a:	2b00      	cmp	r3, #0
 800655c:	d10a      	bne.n	8006574 <vPortFree+0x44>
	__asm volatile
 800655e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006562:	f383 8811 	msr	BASEPRI, r3
 8006566:	f3bf 8f6f 	isb	sy
 800656a:	f3bf 8f4f 	dsb	sy
 800656e:	60fb      	str	r3, [r7, #12]
}
 8006570:	bf00      	nop
 8006572:	e7fe      	b.n	8006572 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00a      	beq.n	8006592 <vPortFree+0x62>
	__asm volatile
 800657c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006580:	f383 8811 	msr	BASEPRI, r3
 8006584:	f3bf 8f6f 	isb	sy
 8006588:	f3bf 8f4f 	dsb	sy
 800658c:	60bb      	str	r3, [r7, #8]
}
 800658e:	bf00      	nop
 8006590:	e7fe      	b.n	8006590 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	685a      	ldr	r2, [r3, #4]
 8006596:	4b14      	ldr	r3, [pc, #80]	; (80065e8 <vPortFree+0xb8>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4013      	ands	r3, r2
 800659c:	2b00      	cmp	r3, #0
 800659e:	d01e      	beq.n	80065de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d11a      	bne.n	80065de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	4b0e      	ldr	r3, [pc, #56]	; (80065e8 <vPortFree+0xb8>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	43db      	mvns	r3, r3
 80065b2:	401a      	ands	r2, r3
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80065b8:	f7ff f9de 	bl	8005978 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	4b0a      	ldr	r3, [pc, #40]	; (80065ec <vPortFree+0xbc>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4413      	add	r3, r2
 80065c6:	4a09      	ldr	r2, [pc, #36]	; (80065ec <vPortFree+0xbc>)
 80065c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80065ca:	6938      	ldr	r0, [r7, #16]
 80065cc:	f000 f874 	bl	80066b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80065d0:	4b07      	ldr	r3, [pc, #28]	; (80065f0 <vPortFree+0xc0>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3301      	adds	r3, #1
 80065d6:	4a06      	ldr	r2, [pc, #24]	; (80065f0 <vPortFree+0xc0>)
 80065d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80065da:	f7ff f9db 	bl	8005994 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80065de:	bf00      	nop
 80065e0:	3718      	adds	r7, #24
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	200042c4 	.word	0x200042c4
 80065ec:	200042b4 	.word	0x200042b4
 80065f0:	200042c0 	.word	0x200042c0

080065f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80065fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80065fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006600:	4b27      	ldr	r3, [pc, #156]	; (80066a0 <prvHeapInit+0xac>)
 8006602:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f003 0307 	and.w	r3, r3, #7
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00c      	beq.n	8006628 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	3307      	adds	r3, #7
 8006612:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0307 	bic.w	r3, r3, #7
 800661a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800661c:	68ba      	ldr	r2, [r7, #8]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	4a1f      	ldr	r2, [pc, #124]	; (80066a0 <prvHeapInit+0xac>)
 8006624:	4413      	add	r3, r2
 8006626:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800662c:	4a1d      	ldr	r2, [pc, #116]	; (80066a4 <prvHeapInit+0xb0>)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006632:	4b1c      	ldr	r3, [pc, #112]	; (80066a4 <prvHeapInit+0xb0>)
 8006634:	2200      	movs	r2, #0
 8006636:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	4413      	add	r3, r2
 800663e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006640:	2208      	movs	r2, #8
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	1a9b      	subs	r3, r3, r2
 8006646:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f023 0307 	bic.w	r3, r3, #7
 800664e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	4a15      	ldr	r2, [pc, #84]	; (80066a8 <prvHeapInit+0xb4>)
 8006654:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006656:	4b14      	ldr	r3, [pc, #80]	; (80066a8 <prvHeapInit+0xb4>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2200      	movs	r2, #0
 800665c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800665e:	4b12      	ldr	r3, [pc, #72]	; (80066a8 <prvHeapInit+0xb4>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2200      	movs	r2, #0
 8006664:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	1ad2      	subs	r2, r2, r3
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006674:	4b0c      	ldr	r3, [pc, #48]	; (80066a8 <prvHeapInit+0xb4>)
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	4a0a      	ldr	r2, [pc, #40]	; (80066ac <prvHeapInit+0xb8>)
 8006682:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	4a09      	ldr	r2, [pc, #36]	; (80066b0 <prvHeapInit+0xbc>)
 800668a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800668c:	4b09      	ldr	r3, [pc, #36]	; (80066b4 <prvHeapInit+0xc0>)
 800668e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006692:	601a      	str	r2, [r3, #0]
}
 8006694:	bf00      	nop
 8006696:	3714      	adds	r7, #20
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	200006a8 	.word	0x200006a8
 80066a4:	200042a8 	.word	0x200042a8
 80066a8:	200042b0 	.word	0x200042b0
 80066ac:	200042b8 	.word	0x200042b8
 80066b0:	200042b4 	.word	0x200042b4
 80066b4:	200042c4 	.word	0x200042c4

080066b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80066c0:	4b28      	ldr	r3, [pc, #160]	; (8006764 <prvInsertBlockIntoFreeList+0xac>)
 80066c2:	60fb      	str	r3, [r7, #12]
 80066c4:	e002      	b.n	80066cc <prvInsertBlockIntoFreeList+0x14>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	60fb      	str	r3, [r7, #12]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d8f7      	bhi.n	80066c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	4413      	add	r3, r2
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d108      	bne.n	80066fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	685a      	ldr	r2, [r3, #4]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	441a      	add	r2, r3
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	441a      	add	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	429a      	cmp	r2, r3
 800670c:	d118      	bne.n	8006740 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	4b15      	ldr	r3, [pc, #84]	; (8006768 <prvInsertBlockIntoFreeList+0xb0>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	429a      	cmp	r2, r3
 8006718:	d00d      	beq.n	8006736 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	685a      	ldr	r2, [r3, #4]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	441a      	add	r2, r3
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	601a      	str	r2, [r3, #0]
 8006734:	e008      	b.n	8006748 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006736:	4b0c      	ldr	r3, [pc, #48]	; (8006768 <prvInsertBlockIntoFreeList+0xb0>)
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	601a      	str	r2, [r3, #0]
 800673e:	e003      	b.n	8006748 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	429a      	cmp	r2, r3
 800674e:	d002      	beq.n	8006756 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006756:	bf00      	nop
 8006758:	3714      	adds	r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop
 8006764:	200042a8 	.word	0x200042a8
 8006768:	200042b0 	.word	0x200042b0

0800676c <siprintf>:
 800676c:	b40e      	push	{r1, r2, r3}
 800676e:	b500      	push	{lr}
 8006770:	b09c      	sub	sp, #112	; 0x70
 8006772:	ab1d      	add	r3, sp, #116	; 0x74
 8006774:	9002      	str	r0, [sp, #8]
 8006776:	9006      	str	r0, [sp, #24]
 8006778:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800677c:	4809      	ldr	r0, [pc, #36]	; (80067a4 <siprintf+0x38>)
 800677e:	9107      	str	r1, [sp, #28]
 8006780:	9104      	str	r1, [sp, #16]
 8006782:	4909      	ldr	r1, [pc, #36]	; (80067a8 <siprintf+0x3c>)
 8006784:	f853 2b04 	ldr.w	r2, [r3], #4
 8006788:	9105      	str	r1, [sp, #20]
 800678a:	6800      	ldr	r0, [r0, #0]
 800678c:	9301      	str	r3, [sp, #4]
 800678e:	a902      	add	r1, sp, #8
 8006790:	f000 f9f6 	bl	8006b80 <_svfiprintf_r>
 8006794:	9b02      	ldr	r3, [sp, #8]
 8006796:	2200      	movs	r2, #0
 8006798:	701a      	strb	r2, [r3, #0]
 800679a:	b01c      	add	sp, #112	; 0x70
 800679c:	f85d eb04 	ldr.w	lr, [sp], #4
 80067a0:	b003      	add	sp, #12
 80067a2:	4770      	bx	lr
 80067a4:	20000130 	.word	0x20000130
 80067a8:	ffff0208 	.word	0xffff0208

080067ac <memset>:
 80067ac:	4402      	add	r2, r0
 80067ae:	4603      	mov	r3, r0
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d100      	bne.n	80067b6 <memset+0xa>
 80067b4:	4770      	bx	lr
 80067b6:	f803 1b01 	strb.w	r1, [r3], #1
 80067ba:	e7f9      	b.n	80067b0 <memset+0x4>

080067bc <_reclaim_reent>:
 80067bc:	4b29      	ldr	r3, [pc, #164]	; (8006864 <_reclaim_reent+0xa8>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4283      	cmp	r3, r0
 80067c2:	b570      	push	{r4, r5, r6, lr}
 80067c4:	4604      	mov	r4, r0
 80067c6:	d04b      	beq.n	8006860 <_reclaim_reent+0xa4>
 80067c8:	69c3      	ldr	r3, [r0, #28]
 80067ca:	b143      	cbz	r3, 80067de <_reclaim_reent+0x22>
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d144      	bne.n	800685c <_reclaim_reent+0xa0>
 80067d2:	69e3      	ldr	r3, [r4, #28]
 80067d4:	6819      	ldr	r1, [r3, #0]
 80067d6:	b111      	cbz	r1, 80067de <_reclaim_reent+0x22>
 80067d8:	4620      	mov	r0, r4
 80067da:	f000 f87f 	bl	80068dc <_free_r>
 80067de:	6961      	ldr	r1, [r4, #20]
 80067e0:	b111      	cbz	r1, 80067e8 <_reclaim_reent+0x2c>
 80067e2:	4620      	mov	r0, r4
 80067e4:	f000 f87a 	bl	80068dc <_free_r>
 80067e8:	69e1      	ldr	r1, [r4, #28]
 80067ea:	b111      	cbz	r1, 80067f2 <_reclaim_reent+0x36>
 80067ec:	4620      	mov	r0, r4
 80067ee:	f000 f875 	bl	80068dc <_free_r>
 80067f2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80067f4:	b111      	cbz	r1, 80067fc <_reclaim_reent+0x40>
 80067f6:	4620      	mov	r0, r4
 80067f8:	f000 f870 	bl	80068dc <_free_r>
 80067fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067fe:	b111      	cbz	r1, 8006806 <_reclaim_reent+0x4a>
 8006800:	4620      	mov	r0, r4
 8006802:	f000 f86b 	bl	80068dc <_free_r>
 8006806:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006808:	b111      	cbz	r1, 8006810 <_reclaim_reent+0x54>
 800680a:	4620      	mov	r0, r4
 800680c:	f000 f866 	bl	80068dc <_free_r>
 8006810:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006812:	b111      	cbz	r1, 800681a <_reclaim_reent+0x5e>
 8006814:	4620      	mov	r0, r4
 8006816:	f000 f861 	bl	80068dc <_free_r>
 800681a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800681c:	b111      	cbz	r1, 8006824 <_reclaim_reent+0x68>
 800681e:	4620      	mov	r0, r4
 8006820:	f000 f85c 	bl	80068dc <_free_r>
 8006824:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006826:	b111      	cbz	r1, 800682e <_reclaim_reent+0x72>
 8006828:	4620      	mov	r0, r4
 800682a:	f000 f857 	bl	80068dc <_free_r>
 800682e:	6a23      	ldr	r3, [r4, #32]
 8006830:	b1b3      	cbz	r3, 8006860 <_reclaim_reent+0xa4>
 8006832:	4620      	mov	r0, r4
 8006834:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006838:	4718      	bx	r3
 800683a:	5949      	ldr	r1, [r1, r5]
 800683c:	b941      	cbnz	r1, 8006850 <_reclaim_reent+0x94>
 800683e:	3504      	adds	r5, #4
 8006840:	69e3      	ldr	r3, [r4, #28]
 8006842:	2d80      	cmp	r5, #128	; 0x80
 8006844:	68d9      	ldr	r1, [r3, #12]
 8006846:	d1f8      	bne.n	800683a <_reclaim_reent+0x7e>
 8006848:	4620      	mov	r0, r4
 800684a:	f000 f847 	bl	80068dc <_free_r>
 800684e:	e7c0      	b.n	80067d2 <_reclaim_reent+0x16>
 8006850:	680e      	ldr	r6, [r1, #0]
 8006852:	4620      	mov	r0, r4
 8006854:	f000 f842 	bl	80068dc <_free_r>
 8006858:	4631      	mov	r1, r6
 800685a:	e7ef      	b.n	800683c <_reclaim_reent+0x80>
 800685c:	2500      	movs	r5, #0
 800685e:	e7ef      	b.n	8006840 <_reclaim_reent+0x84>
 8006860:	bd70      	pop	{r4, r5, r6, pc}
 8006862:	bf00      	nop
 8006864:	20000130 	.word	0x20000130

08006868 <__errno>:
 8006868:	4b01      	ldr	r3, [pc, #4]	; (8006870 <__errno+0x8>)
 800686a:	6818      	ldr	r0, [r3, #0]
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop
 8006870:	20000130 	.word	0x20000130

08006874 <__libc_init_array>:
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	4d0d      	ldr	r5, [pc, #52]	; (80068ac <__libc_init_array+0x38>)
 8006878:	4c0d      	ldr	r4, [pc, #52]	; (80068b0 <__libc_init_array+0x3c>)
 800687a:	1b64      	subs	r4, r4, r5
 800687c:	10a4      	asrs	r4, r4, #2
 800687e:	2600      	movs	r6, #0
 8006880:	42a6      	cmp	r6, r4
 8006882:	d109      	bne.n	8006898 <__libc_init_array+0x24>
 8006884:	4d0b      	ldr	r5, [pc, #44]	; (80068b4 <__libc_init_array+0x40>)
 8006886:	4c0c      	ldr	r4, [pc, #48]	; (80068b8 <__libc_init_array+0x44>)
 8006888:	f000 fcb2 	bl	80071f0 <_init>
 800688c:	1b64      	subs	r4, r4, r5
 800688e:	10a4      	asrs	r4, r4, #2
 8006890:	2600      	movs	r6, #0
 8006892:	42a6      	cmp	r6, r4
 8006894:	d105      	bne.n	80068a2 <__libc_init_array+0x2e>
 8006896:	bd70      	pop	{r4, r5, r6, pc}
 8006898:	f855 3b04 	ldr.w	r3, [r5], #4
 800689c:	4798      	blx	r3
 800689e:	3601      	adds	r6, #1
 80068a0:	e7ee      	b.n	8006880 <__libc_init_array+0xc>
 80068a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80068a6:	4798      	blx	r3
 80068a8:	3601      	adds	r6, #1
 80068aa:	e7f2      	b.n	8006892 <__libc_init_array+0x1e>
 80068ac:	08007384 	.word	0x08007384
 80068b0:	08007384 	.word	0x08007384
 80068b4:	08007384 	.word	0x08007384
 80068b8:	08007388 	.word	0x08007388

080068bc <__retarget_lock_acquire_recursive>:
 80068bc:	4770      	bx	lr

080068be <__retarget_lock_release_recursive>:
 80068be:	4770      	bx	lr

080068c0 <memcpy>:
 80068c0:	440a      	add	r2, r1
 80068c2:	4291      	cmp	r1, r2
 80068c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80068c8:	d100      	bne.n	80068cc <memcpy+0xc>
 80068ca:	4770      	bx	lr
 80068cc:	b510      	push	{r4, lr}
 80068ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068d6:	4291      	cmp	r1, r2
 80068d8:	d1f9      	bne.n	80068ce <memcpy+0xe>
 80068da:	bd10      	pop	{r4, pc}

080068dc <_free_r>:
 80068dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068de:	2900      	cmp	r1, #0
 80068e0:	d044      	beq.n	800696c <_free_r+0x90>
 80068e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068e6:	9001      	str	r0, [sp, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f1a1 0404 	sub.w	r4, r1, #4
 80068ee:	bfb8      	it	lt
 80068f0:	18e4      	addlt	r4, r4, r3
 80068f2:	f000 f8df 	bl	8006ab4 <__malloc_lock>
 80068f6:	4a1e      	ldr	r2, [pc, #120]	; (8006970 <_free_r+0x94>)
 80068f8:	9801      	ldr	r0, [sp, #4]
 80068fa:	6813      	ldr	r3, [r2, #0]
 80068fc:	b933      	cbnz	r3, 800690c <_free_r+0x30>
 80068fe:	6063      	str	r3, [r4, #4]
 8006900:	6014      	str	r4, [r2, #0]
 8006902:	b003      	add	sp, #12
 8006904:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006908:	f000 b8da 	b.w	8006ac0 <__malloc_unlock>
 800690c:	42a3      	cmp	r3, r4
 800690e:	d908      	bls.n	8006922 <_free_r+0x46>
 8006910:	6825      	ldr	r5, [r4, #0]
 8006912:	1961      	adds	r1, r4, r5
 8006914:	428b      	cmp	r3, r1
 8006916:	bf01      	itttt	eq
 8006918:	6819      	ldreq	r1, [r3, #0]
 800691a:	685b      	ldreq	r3, [r3, #4]
 800691c:	1949      	addeq	r1, r1, r5
 800691e:	6021      	streq	r1, [r4, #0]
 8006920:	e7ed      	b.n	80068fe <_free_r+0x22>
 8006922:	461a      	mov	r2, r3
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	b10b      	cbz	r3, 800692c <_free_r+0x50>
 8006928:	42a3      	cmp	r3, r4
 800692a:	d9fa      	bls.n	8006922 <_free_r+0x46>
 800692c:	6811      	ldr	r1, [r2, #0]
 800692e:	1855      	adds	r5, r2, r1
 8006930:	42a5      	cmp	r5, r4
 8006932:	d10b      	bne.n	800694c <_free_r+0x70>
 8006934:	6824      	ldr	r4, [r4, #0]
 8006936:	4421      	add	r1, r4
 8006938:	1854      	adds	r4, r2, r1
 800693a:	42a3      	cmp	r3, r4
 800693c:	6011      	str	r1, [r2, #0]
 800693e:	d1e0      	bne.n	8006902 <_free_r+0x26>
 8006940:	681c      	ldr	r4, [r3, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	6053      	str	r3, [r2, #4]
 8006946:	440c      	add	r4, r1
 8006948:	6014      	str	r4, [r2, #0]
 800694a:	e7da      	b.n	8006902 <_free_r+0x26>
 800694c:	d902      	bls.n	8006954 <_free_r+0x78>
 800694e:	230c      	movs	r3, #12
 8006950:	6003      	str	r3, [r0, #0]
 8006952:	e7d6      	b.n	8006902 <_free_r+0x26>
 8006954:	6825      	ldr	r5, [r4, #0]
 8006956:	1961      	adds	r1, r4, r5
 8006958:	428b      	cmp	r3, r1
 800695a:	bf04      	itt	eq
 800695c:	6819      	ldreq	r1, [r3, #0]
 800695e:	685b      	ldreq	r3, [r3, #4]
 8006960:	6063      	str	r3, [r4, #4]
 8006962:	bf04      	itt	eq
 8006964:	1949      	addeq	r1, r1, r5
 8006966:	6021      	streq	r1, [r4, #0]
 8006968:	6054      	str	r4, [r2, #4]
 800696a:	e7ca      	b.n	8006902 <_free_r+0x26>
 800696c:	b003      	add	sp, #12
 800696e:	bd30      	pop	{r4, r5, pc}
 8006970:	20004408 	.word	0x20004408

08006974 <sbrk_aligned>:
 8006974:	b570      	push	{r4, r5, r6, lr}
 8006976:	4e0e      	ldr	r6, [pc, #56]	; (80069b0 <sbrk_aligned+0x3c>)
 8006978:	460c      	mov	r4, r1
 800697a:	6831      	ldr	r1, [r6, #0]
 800697c:	4605      	mov	r5, r0
 800697e:	b911      	cbnz	r1, 8006986 <sbrk_aligned+0x12>
 8006980:	f000 fba6 	bl	80070d0 <_sbrk_r>
 8006984:	6030      	str	r0, [r6, #0]
 8006986:	4621      	mov	r1, r4
 8006988:	4628      	mov	r0, r5
 800698a:	f000 fba1 	bl	80070d0 <_sbrk_r>
 800698e:	1c43      	adds	r3, r0, #1
 8006990:	d00a      	beq.n	80069a8 <sbrk_aligned+0x34>
 8006992:	1cc4      	adds	r4, r0, #3
 8006994:	f024 0403 	bic.w	r4, r4, #3
 8006998:	42a0      	cmp	r0, r4
 800699a:	d007      	beq.n	80069ac <sbrk_aligned+0x38>
 800699c:	1a21      	subs	r1, r4, r0
 800699e:	4628      	mov	r0, r5
 80069a0:	f000 fb96 	bl	80070d0 <_sbrk_r>
 80069a4:	3001      	adds	r0, #1
 80069a6:	d101      	bne.n	80069ac <sbrk_aligned+0x38>
 80069a8:	f04f 34ff 	mov.w	r4, #4294967295
 80069ac:	4620      	mov	r0, r4
 80069ae:	bd70      	pop	{r4, r5, r6, pc}
 80069b0:	2000440c 	.word	0x2000440c

080069b4 <_malloc_r>:
 80069b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069b8:	1ccd      	adds	r5, r1, #3
 80069ba:	f025 0503 	bic.w	r5, r5, #3
 80069be:	3508      	adds	r5, #8
 80069c0:	2d0c      	cmp	r5, #12
 80069c2:	bf38      	it	cc
 80069c4:	250c      	movcc	r5, #12
 80069c6:	2d00      	cmp	r5, #0
 80069c8:	4607      	mov	r7, r0
 80069ca:	db01      	blt.n	80069d0 <_malloc_r+0x1c>
 80069cc:	42a9      	cmp	r1, r5
 80069ce:	d905      	bls.n	80069dc <_malloc_r+0x28>
 80069d0:	230c      	movs	r3, #12
 80069d2:	603b      	str	r3, [r7, #0]
 80069d4:	2600      	movs	r6, #0
 80069d6:	4630      	mov	r0, r6
 80069d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069dc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006ab0 <_malloc_r+0xfc>
 80069e0:	f000 f868 	bl	8006ab4 <__malloc_lock>
 80069e4:	f8d8 3000 	ldr.w	r3, [r8]
 80069e8:	461c      	mov	r4, r3
 80069ea:	bb5c      	cbnz	r4, 8006a44 <_malloc_r+0x90>
 80069ec:	4629      	mov	r1, r5
 80069ee:	4638      	mov	r0, r7
 80069f0:	f7ff ffc0 	bl	8006974 <sbrk_aligned>
 80069f4:	1c43      	adds	r3, r0, #1
 80069f6:	4604      	mov	r4, r0
 80069f8:	d155      	bne.n	8006aa6 <_malloc_r+0xf2>
 80069fa:	f8d8 4000 	ldr.w	r4, [r8]
 80069fe:	4626      	mov	r6, r4
 8006a00:	2e00      	cmp	r6, #0
 8006a02:	d145      	bne.n	8006a90 <_malloc_r+0xdc>
 8006a04:	2c00      	cmp	r4, #0
 8006a06:	d048      	beq.n	8006a9a <_malloc_r+0xe6>
 8006a08:	6823      	ldr	r3, [r4, #0]
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4638      	mov	r0, r7
 8006a0e:	eb04 0903 	add.w	r9, r4, r3
 8006a12:	f000 fb5d 	bl	80070d0 <_sbrk_r>
 8006a16:	4581      	cmp	r9, r0
 8006a18:	d13f      	bne.n	8006a9a <_malloc_r+0xe6>
 8006a1a:	6821      	ldr	r1, [r4, #0]
 8006a1c:	1a6d      	subs	r5, r5, r1
 8006a1e:	4629      	mov	r1, r5
 8006a20:	4638      	mov	r0, r7
 8006a22:	f7ff ffa7 	bl	8006974 <sbrk_aligned>
 8006a26:	3001      	adds	r0, #1
 8006a28:	d037      	beq.n	8006a9a <_malloc_r+0xe6>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	442b      	add	r3, r5
 8006a2e:	6023      	str	r3, [r4, #0]
 8006a30:	f8d8 3000 	ldr.w	r3, [r8]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d038      	beq.n	8006aaa <_malloc_r+0xf6>
 8006a38:	685a      	ldr	r2, [r3, #4]
 8006a3a:	42a2      	cmp	r2, r4
 8006a3c:	d12b      	bne.n	8006a96 <_malloc_r+0xe2>
 8006a3e:	2200      	movs	r2, #0
 8006a40:	605a      	str	r2, [r3, #4]
 8006a42:	e00f      	b.n	8006a64 <_malloc_r+0xb0>
 8006a44:	6822      	ldr	r2, [r4, #0]
 8006a46:	1b52      	subs	r2, r2, r5
 8006a48:	d41f      	bmi.n	8006a8a <_malloc_r+0xd6>
 8006a4a:	2a0b      	cmp	r2, #11
 8006a4c:	d917      	bls.n	8006a7e <_malloc_r+0xca>
 8006a4e:	1961      	adds	r1, r4, r5
 8006a50:	42a3      	cmp	r3, r4
 8006a52:	6025      	str	r5, [r4, #0]
 8006a54:	bf18      	it	ne
 8006a56:	6059      	strne	r1, [r3, #4]
 8006a58:	6863      	ldr	r3, [r4, #4]
 8006a5a:	bf08      	it	eq
 8006a5c:	f8c8 1000 	streq.w	r1, [r8]
 8006a60:	5162      	str	r2, [r4, r5]
 8006a62:	604b      	str	r3, [r1, #4]
 8006a64:	4638      	mov	r0, r7
 8006a66:	f104 060b 	add.w	r6, r4, #11
 8006a6a:	f000 f829 	bl	8006ac0 <__malloc_unlock>
 8006a6e:	f026 0607 	bic.w	r6, r6, #7
 8006a72:	1d23      	adds	r3, r4, #4
 8006a74:	1af2      	subs	r2, r6, r3
 8006a76:	d0ae      	beq.n	80069d6 <_malloc_r+0x22>
 8006a78:	1b9b      	subs	r3, r3, r6
 8006a7a:	50a3      	str	r3, [r4, r2]
 8006a7c:	e7ab      	b.n	80069d6 <_malloc_r+0x22>
 8006a7e:	42a3      	cmp	r3, r4
 8006a80:	6862      	ldr	r2, [r4, #4]
 8006a82:	d1dd      	bne.n	8006a40 <_malloc_r+0x8c>
 8006a84:	f8c8 2000 	str.w	r2, [r8]
 8006a88:	e7ec      	b.n	8006a64 <_malloc_r+0xb0>
 8006a8a:	4623      	mov	r3, r4
 8006a8c:	6864      	ldr	r4, [r4, #4]
 8006a8e:	e7ac      	b.n	80069ea <_malloc_r+0x36>
 8006a90:	4634      	mov	r4, r6
 8006a92:	6876      	ldr	r6, [r6, #4]
 8006a94:	e7b4      	b.n	8006a00 <_malloc_r+0x4c>
 8006a96:	4613      	mov	r3, r2
 8006a98:	e7cc      	b.n	8006a34 <_malloc_r+0x80>
 8006a9a:	230c      	movs	r3, #12
 8006a9c:	603b      	str	r3, [r7, #0]
 8006a9e:	4638      	mov	r0, r7
 8006aa0:	f000 f80e 	bl	8006ac0 <__malloc_unlock>
 8006aa4:	e797      	b.n	80069d6 <_malloc_r+0x22>
 8006aa6:	6025      	str	r5, [r4, #0]
 8006aa8:	e7dc      	b.n	8006a64 <_malloc_r+0xb0>
 8006aaa:	605b      	str	r3, [r3, #4]
 8006aac:	deff      	udf	#255	; 0xff
 8006aae:	bf00      	nop
 8006ab0:	20004408 	.word	0x20004408

08006ab4 <__malloc_lock>:
 8006ab4:	4801      	ldr	r0, [pc, #4]	; (8006abc <__malloc_lock+0x8>)
 8006ab6:	f7ff bf01 	b.w	80068bc <__retarget_lock_acquire_recursive>
 8006aba:	bf00      	nop
 8006abc:	20004404 	.word	0x20004404

08006ac0 <__malloc_unlock>:
 8006ac0:	4801      	ldr	r0, [pc, #4]	; (8006ac8 <__malloc_unlock+0x8>)
 8006ac2:	f7ff befc 	b.w	80068be <__retarget_lock_release_recursive>
 8006ac6:	bf00      	nop
 8006ac8:	20004404 	.word	0x20004404

08006acc <__ssputs_r>:
 8006acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad0:	688e      	ldr	r6, [r1, #8]
 8006ad2:	461f      	mov	r7, r3
 8006ad4:	42be      	cmp	r6, r7
 8006ad6:	680b      	ldr	r3, [r1, #0]
 8006ad8:	4682      	mov	sl, r0
 8006ada:	460c      	mov	r4, r1
 8006adc:	4690      	mov	r8, r2
 8006ade:	d82c      	bhi.n	8006b3a <__ssputs_r+0x6e>
 8006ae0:	898a      	ldrh	r2, [r1, #12]
 8006ae2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ae6:	d026      	beq.n	8006b36 <__ssputs_r+0x6a>
 8006ae8:	6965      	ldr	r5, [r4, #20]
 8006aea:	6909      	ldr	r1, [r1, #16]
 8006aec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006af0:	eba3 0901 	sub.w	r9, r3, r1
 8006af4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006af8:	1c7b      	adds	r3, r7, #1
 8006afa:	444b      	add	r3, r9
 8006afc:	106d      	asrs	r5, r5, #1
 8006afe:	429d      	cmp	r5, r3
 8006b00:	bf38      	it	cc
 8006b02:	461d      	movcc	r5, r3
 8006b04:	0553      	lsls	r3, r2, #21
 8006b06:	d527      	bpl.n	8006b58 <__ssputs_r+0x8c>
 8006b08:	4629      	mov	r1, r5
 8006b0a:	f7ff ff53 	bl	80069b4 <_malloc_r>
 8006b0e:	4606      	mov	r6, r0
 8006b10:	b360      	cbz	r0, 8006b6c <__ssputs_r+0xa0>
 8006b12:	6921      	ldr	r1, [r4, #16]
 8006b14:	464a      	mov	r2, r9
 8006b16:	f7ff fed3 	bl	80068c0 <memcpy>
 8006b1a:	89a3      	ldrh	r3, [r4, #12]
 8006b1c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b24:	81a3      	strh	r3, [r4, #12]
 8006b26:	6126      	str	r6, [r4, #16]
 8006b28:	6165      	str	r5, [r4, #20]
 8006b2a:	444e      	add	r6, r9
 8006b2c:	eba5 0509 	sub.w	r5, r5, r9
 8006b30:	6026      	str	r6, [r4, #0]
 8006b32:	60a5      	str	r5, [r4, #8]
 8006b34:	463e      	mov	r6, r7
 8006b36:	42be      	cmp	r6, r7
 8006b38:	d900      	bls.n	8006b3c <__ssputs_r+0x70>
 8006b3a:	463e      	mov	r6, r7
 8006b3c:	6820      	ldr	r0, [r4, #0]
 8006b3e:	4632      	mov	r2, r6
 8006b40:	4641      	mov	r1, r8
 8006b42:	f000 faab 	bl	800709c <memmove>
 8006b46:	68a3      	ldr	r3, [r4, #8]
 8006b48:	1b9b      	subs	r3, r3, r6
 8006b4a:	60a3      	str	r3, [r4, #8]
 8006b4c:	6823      	ldr	r3, [r4, #0]
 8006b4e:	4433      	add	r3, r6
 8006b50:	6023      	str	r3, [r4, #0]
 8006b52:	2000      	movs	r0, #0
 8006b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b58:	462a      	mov	r2, r5
 8006b5a:	f000 fac9 	bl	80070f0 <_realloc_r>
 8006b5e:	4606      	mov	r6, r0
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d1e0      	bne.n	8006b26 <__ssputs_r+0x5a>
 8006b64:	6921      	ldr	r1, [r4, #16]
 8006b66:	4650      	mov	r0, sl
 8006b68:	f7ff feb8 	bl	80068dc <_free_r>
 8006b6c:	230c      	movs	r3, #12
 8006b6e:	f8ca 3000 	str.w	r3, [sl]
 8006b72:	89a3      	ldrh	r3, [r4, #12]
 8006b74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b78:	81a3      	strh	r3, [r4, #12]
 8006b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7e:	e7e9      	b.n	8006b54 <__ssputs_r+0x88>

08006b80 <_svfiprintf_r>:
 8006b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b84:	4698      	mov	r8, r3
 8006b86:	898b      	ldrh	r3, [r1, #12]
 8006b88:	061b      	lsls	r3, r3, #24
 8006b8a:	b09d      	sub	sp, #116	; 0x74
 8006b8c:	4607      	mov	r7, r0
 8006b8e:	460d      	mov	r5, r1
 8006b90:	4614      	mov	r4, r2
 8006b92:	d50e      	bpl.n	8006bb2 <_svfiprintf_r+0x32>
 8006b94:	690b      	ldr	r3, [r1, #16]
 8006b96:	b963      	cbnz	r3, 8006bb2 <_svfiprintf_r+0x32>
 8006b98:	2140      	movs	r1, #64	; 0x40
 8006b9a:	f7ff ff0b 	bl	80069b4 <_malloc_r>
 8006b9e:	6028      	str	r0, [r5, #0]
 8006ba0:	6128      	str	r0, [r5, #16]
 8006ba2:	b920      	cbnz	r0, 8006bae <_svfiprintf_r+0x2e>
 8006ba4:	230c      	movs	r3, #12
 8006ba6:	603b      	str	r3, [r7, #0]
 8006ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bac:	e0d0      	b.n	8006d50 <_svfiprintf_r+0x1d0>
 8006bae:	2340      	movs	r3, #64	; 0x40
 8006bb0:	616b      	str	r3, [r5, #20]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	9309      	str	r3, [sp, #36]	; 0x24
 8006bb6:	2320      	movs	r3, #32
 8006bb8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bc0:	2330      	movs	r3, #48	; 0x30
 8006bc2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006d68 <_svfiprintf_r+0x1e8>
 8006bc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bca:	f04f 0901 	mov.w	r9, #1
 8006bce:	4623      	mov	r3, r4
 8006bd0:	469a      	mov	sl, r3
 8006bd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bd6:	b10a      	cbz	r2, 8006bdc <_svfiprintf_r+0x5c>
 8006bd8:	2a25      	cmp	r2, #37	; 0x25
 8006bda:	d1f9      	bne.n	8006bd0 <_svfiprintf_r+0x50>
 8006bdc:	ebba 0b04 	subs.w	fp, sl, r4
 8006be0:	d00b      	beq.n	8006bfa <_svfiprintf_r+0x7a>
 8006be2:	465b      	mov	r3, fp
 8006be4:	4622      	mov	r2, r4
 8006be6:	4629      	mov	r1, r5
 8006be8:	4638      	mov	r0, r7
 8006bea:	f7ff ff6f 	bl	8006acc <__ssputs_r>
 8006bee:	3001      	adds	r0, #1
 8006bf0:	f000 80a9 	beq.w	8006d46 <_svfiprintf_r+0x1c6>
 8006bf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bf6:	445a      	add	r2, fp
 8006bf8:	9209      	str	r2, [sp, #36]	; 0x24
 8006bfa:	f89a 3000 	ldrb.w	r3, [sl]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f000 80a1 	beq.w	8006d46 <_svfiprintf_r+0x1c6>
 8006c04:	2300      	movs	r3, #0
 8006c06:	f04f 32ff 	mov.w	r2, #4294967295
 8006c0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c0e:	f10a 0a01 	add.w	sl, sl, #1
 8006c12:	9304      	str	r3, [sp, #16]
 8006c14:	9307      	str	r3, [sp, #28]
 8006c16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c1a:	931a      	str	r3, [sp, #104]	; 0x68
 8006c1c:	4654      	mov	r4, sl
 8006c1e:	2205      	movs	r2, #5
 8006c20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c24:	4850      	ldr	r0, [pc, #320]	; (8006d68 <_svfiprintf_r+0x1e8>)
 8006c26:	f7f9 fadb 	bl	80001e0 <memchr>
 8006c2a:	9a04      	ldr	r2, [sp, #16]
 8006c2c:	b9d8      	cbnz	r0, 8006c66 <_svfiprintf_r+0xe6>
 8006c2e:	06d0      	lsls	r0, r2, #27
 8006c30:	bf44      	itt	mi
 8006c32:	2320      	movmi	r3, #32
 8006c34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c38:	0711      	lsls	r1, r2, #28
 8006c3a:	bf44      	itt	mi
 8006c3c:	232b      	movmi	r3, #43	; 0x2b
 8006c3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c42:	f89a 3000 	ldrb.w	r3, [sl]
 8006c46:	2b2a      	cmp	r3, #42	; 0x2a
 8006c48:	d015      	beq.n	8006c76 <_svfiprintf_r+0xf6>
 8006c4a:	9a07      	ldr	r2, [sp, #28]
 8006c4c:	4654      	mov	r4, sl
 8006c4e:	2000      	movs	r0, #0
 8006c50:	f04f 0c0a 	mov.w	ip, #10
 8006c54:	4621      	mov	r1, r4
 8006c56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c5a:	3b30      	subs	r3, #48	; 0x30
 8006c5c:	2b09      	cmp	r3, #9
 8006c5e:	d94d      	bls.n	8006cfc <_svfiprintf_r+0x17c>
 8006c60:	b1b0      	cbz	r0, 8006c90 <_svfiprintf_r+0x110>
 8006c62:	9207      	str	r2, [sp, #28]
 8006c64:	e014      	b.n	8006c90 <_svfiprintf_r+0x110>
 8006c66:	eba0 0308 	sub.w	r3, r0, r8
 8006c6a:	fa09 f303 	lsl.w	r3, r9, r3
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	9304      	str	r3, [sp, #16]
 8006c72:	46a2      	mov	sl, r4
 8006c74:	e7d2      	b.n	8006c1c <_svfiprintf_r+0x9c>
 8006c76:	9b03      	ldr	r3, [sp, #12]
 8006c78:	1d19      	adds	r1, r3, #4
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	9103      	str	r1, [sp, #12]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	bfbb      	ittet	lt
 8006c82:	425b      	neglt	r3, r3
 8006c84:	f042 0202 	orrlt.w	r2, r2, #2
 8006c88:	9307      	strge	r3, [sp, #28]
 8006c8a:	9307      	strlt	r3, [sp, #28]
 8006c8c:	bfb8      	it	lt
 8006c8e:	9204      	strlt	r2, [sp, #16]
 8006c90:	7823      	ldrb	r3, [r4, #0]
 8006c92:	2b2e      	cmp	r3, #46	; 0x2e
 8006c94:	d10c      	bne.n	8006cb0 <_svfiprintf_r+0x130>
 8006c96:	7863      	ldrb	r3, [r4, #1]
 8006c98:	2b2a      	cmp	r3, #42	; 0x2a
 8006c9a:	d134      	bne.n	8006d06 <_svfiprintf_r+0x186>
 8006c9c:	9b03      	ldr	r3, [sp, #12]
 8006c9e:	1d1a      	adds	r2, r3, #4
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	9203      	str	r2, [sp, #12]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	bfb8      	it	lt
 8006ca8:	f04f 33ff 	movlt.w	r3, #4294967295
 8006cac:	3402      	adds	r4, #2
 8006cae:	9305      	str	r3, [sp, #20]
 8006cb0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006d78 <_svfiprintf_r+0x1f8>
 8006cb4:	7821      	ldrb	r1, [r4, #0]
 8006cb6:	2203      	movs	r2, #3
 8006cb8:	4650      	mov	r0, sl
 8006cba:	f7f9 fa91 	bl	80001e0 <memchr>
 8006cbe:	b138      	cbz	r0, 8006cd0 <_svfiprintf_r+0x150>
 8006cc0:	9b04      	ldr	r3, [sp, #16]
 8006cc2:	eba0 000a 	sub.w	r0, r0, sl
 8006cc6:	2240      	movs	r2, #64	; 0x40
 8006cc8:	4082      	lsls	r2, r0
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	3401      	adds	r4, #1
 8006cce:	9304      	str	r3, [sp, #16]
 8006cd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cd4:	4825      	ldr	r0, [pc, #148]	; (8006d6c <_svfiprintf_r+0x1ec>)
 8006cd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cda:	2206      	movs	r2, #6
 8006cdc:	f7f9 fa80 	bl	80001e0 <memchr>
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	d038      	beq.n	8006d56 <_svfiprintf_r+0x1d6>
 8006ce4:	4b22      	ldr	r3, [pc, #136]	; (8006d70 <_svfiprintf_r+0x1f0>)
 8006ce6:	bb1b      	cbnz	r3, 8006d30 <_svfiprintf_r+0x1b0>
 8006ce8:	9b03      	ldr	r3, [sp, #12]
 8006cea:	3307      	adds	r3, #7
 8006cec:	f023 0307 	bic.w	r3, r3, #7
 8006cf0:	3308      	adds	r3, #8
 8006cf2:	9303      	str	r3, [sp, #12]
 8006cf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cf6:	4433      	add	r3, r6
 8006cf8:	9309      	str	r3, [sp, #36]	; 0x24
 8006cfa:	e768      	b.n	8006bce <_svfiprintf_r+0x4e>
 8006cfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d00:	460c      	mov	r4, r1
 8006d02:	2001      	movs	r0, #1
 8006d04:	e7a6      	b.n	8006c54 <_svfiprintf_r+0xd4>
 8006d06:	2300      	movs	r3, #0
 8006d08:	3401      	adds	r4, #1
 8006d0a:	9305      	str	r3, [sp, #20]
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	f04f 0c0a 	mov.w	ip, #10
 8006d12:	4620      	mov	r0, r4
 8006d14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d18:	3a30      	subs	r2, #48	; 0x30
 8006d1a:	2a09      	cmp	r2, #9
 8006d1c:	d903      	bls.n	8006d26 <_svfiprintf_r+0x1a6>
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d0c6      	beq.n	8006cb0 <_svfiprintf_r+0x130>
 8006d22:	9105      	str	r1, [sp, #20]
 8006d24:	e7c4      	b.n	8006cb0 <_svfiprintf_r+0x130>
 8006d26:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e7f0      	b.n	8006d12 <_svfiprintf_r+0x192>
 8006d30:	ab03      	add	r3, sp, #12
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	462a      	mov	r2, r5
 8006d36:	4b0f      	ldr	r3, [pc, #60]	; (8006d74 <_svfiprintf_r+0x1f4>)
 8006d38:	a904      	add	r1, sp, #16
 8006d3a:	4638      	mov	r0, r7
 8006d3c:	f3af 8000 	nop.w
 8006d40:	1c42      	adds	r2, r0, #1
 8006d42:	4606      	mov	r6, r0
 8006d44:	d1d6      	bne.n	8006cf4 <_svfiprintf_r+0x174>
 8006d46:	89ab      	ldrh	r3, [r5, #12]
 8006d48:	065b      	lsls	r3, r3, #25
 8006d4a:	f53f af2d 	bmi.w	8006ba8 <_svfiprintf_r+0x28>
 8006d4e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d50:	b01d      	add	sp, #116	; 0x74
 8006d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d56:	ab03      	add	r3, sp, #12
 8006d58:	9300      	str	r3, [sp, #0]
 8006d5a:	462a      	mov	r2, r5
 8006d5c:	4b05      	ldr	r3, [pc, #20]	; (8006d74 <_svfiprintf_r+0x1f4>)
 8006d5e:	a904      	add	r1, sp, #16
 8006d60:	4638      	mov	r0, r7
 8006d62:	f000 f879 	bl	8006e58 <_printf_i>
 8006d66:	e7eb      	b.n	8006d40 <_svfiprintf_r+0x1c0>
 8006d68:	08007348 	.word	0x08007348
 8006d6c:	08007352 	.word	0x08007352
 8006d70:	00000000 	.word	0x00000000
 8006d74:	08006acd 	.word	0x08006acd
 8006d78:	0800734e 	.word	0x0800734e

08006d7c <_printf_common>:
 8006d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d80:	4616      	mov	r6, r2
 8006d82:	4699      	mov	r9, r3
 8006d84:	688a      	ldr	r2, [r1, #8]
 8006d86:	690b      	ldr	r3, [r1, #16]
 8006d88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	bfb8      	it	lt
 8006d90:	4613      	movlt	r3, r2
 8006d92:	6033      	str	r3, [r6, #0]
 8006d94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d98:	4607      	mov	r7, r0
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	b10a      	cbz	r2, 8006da2 <_printf_common+0x26>
 8006d9e:	3301      	adds	r3, #1
 8006da0:	6033      	str	r3, [r6, #0]
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	0699      	lsls	r1, r3, #26
 8006da6:	bf42      	ittt	mi
 8006da8:	6833      	ldrmi	r3, [r6, #0]
 8006daa:	3302      	addmi	r3, #2
 8006dac:	6033      	strmi	r3, [r6, #0]
 8006dae:	6825      	ldr	r5, [r4, #0]
 8006db0:	f015 0506 	ands.w	r5, r5, #6
 8006db4:	d106      	bne.n	8006dc4 <_printf_common+0x48>
 8006db6:	f104 0a19 	add.w	sl, r4, #25
 8006dba:	68e3      	ldr	r3, [r4, #12]
 8006dbc:	6832      	ldr	r2, [r6, #0]
 8006dbe:	1a9b      	subs	r3, r3, r2
 8006dc0:	42ab      	cmp	r3, r5
 8006dc2:	dc26      	bgt.n	8006e12 <_printf_common+0x96>
 8006dc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006dc8:	1e13      	subs	r3, r2, #0
 8006dca:	6822      	ldr	r2, [r4, #0]
 8006dcc:	bf18      	it	ne
 8006dce:	2301      	movne	r3, #1
 8006dd0:	0692      	lsls	r2, r2, #26
 8006dd2:	d42b      	bmi.n	8006e2c <_printf_common+0xb0>
 8006dd4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006dd8:	4649      	mov	r1, r9
 8006dda:	4638      	mov	r0, r7
 8006ddc:	47c0      	blx	r8
 8006dde:	3001      	adds	r0, #1
 8006de0:	d01e      	beq.n	8006e20 <_printf_common+0xa4>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	6922      	ldr	r2, [r4, #16]
 8006de6:	f003 0306 	and.w	r3, r3, #6
 8006dea:	2b04      	cmp	r3, #4
 8006dec:	bf02      	ittt	eq
 8006dee:	68e5      	ldreq	r5, [r4, #12]
 8006df0:	6833      	ldreq	r3, [r6, #0]
 8006df2:	1aed      	subeq	r5, r5, r3
 8006df4:	68a3      	ldr	r3, [r4, #8]
 8006df6:	bf0c      	ite	eq
 8006df8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dfc:	2500      	movne	r5, #0
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	bfc4      	itt	gt
 8006e02:	1a9b      	subgt	r3, r3, r2
 8006e04:	18ed      	addgt	r5, r5, r3
 8006e06:	2600      	movs	r6, #0
 8006e08:	341a      	adds	r4, #26
 8006e0a:	42b5      	cmp	r5, r6
 8006e0c:	d11a      	bne.n	8006e44 <_printf_common+0xc8>
 8006e0e:	2000      	movs	r0, #0
 8006e10:	e008      	b.n	8006e24 <_printf_common+0xa8>
 8006e12:	2301      	movs	r3, #1
 8006e14:	4652      	mov	r2, sl
 8006e16:	4649      	mov	r1, r9
 8006e18:	4638      	mov	r0, r7
 8006e1a:	47c0      	blx	r8
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	d103      	bne.n	8006e28 <_printf_common+0xac>
 8006e20:	f04f 30ff 	mov.w	r0, #4294967295
 8006e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e28:	3501      	adds	r5, #1
 8006e2a:	e7c6      	b.n	8006dba <_printf_common+0x3e>
 8006e2c:	18e1      	adds	r1, r4, r3
 8006e2e:	1c5a      	adds	r2, r3, #1
 8006e30:	2030      	movs	r0, #48	; 0x30
 8006e32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e36:	4422      	add	r2, r4
 8006e38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e40:	3302      	adds	r3, #2
 8006e42:	e7c7      	b.n	8006dd4 <_printf_common+0x58>
 8006e44:	2301      	movs	r3, #1
 8006e46:	4622      	mov	r2, r4
 8006e48:	4649      	mov	r1, r9
 8006e4a:	4638      	mov	r0, r7
 8006e4c:	47c0      	blx	r8
 8006e4e:	3001      	adds	r0, #1
 8006e50:	d0e6      	beq.n	8006e20 <_printf_common+0xa4>
 8006e52:	3601      	adds	r6, #1
 8006e54:	e7d9      	b.n	8006e0a <_printf_common+0x8e>
	...

08006e58 <_printf_i>:
 8006e58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e5c:	7e0f      	ldrb	r7, [r1, #24]
 8006e5e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e60:	2f78      	cmp	r7, #120	; 0x78
 8006e62:	4691      	mov	r9, r2
 8006e64:	4680      	mov	r8, r0
 8006e66:	460c      	mov	r4, r1
 8006e68:	469a      	mov	sl, r3
 8006e6a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e6e:	d807      	bhi.n	8006e80 <_printf_i+0x28>
 8006e70:	2f62      	cmp	r7, #98	; 0x62
 8006e72:	d80a      	bhi.n	8006e8a <_printf_i+0x32>
 8006e74:	2f00      	cmp	r7, #0
 8006e76:	f000 80d4 	beq.w	8007022 <_printf_i+0x1ca>
 8006e7a:	2f58      	cmp	r7, #88	; 0x58
 8006e7c:	f000 80c0 	beq.w	8007000 <_printf_i+0x1a8>
 8006e80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e88:	e03a      	b.n	8006f00 <_printf_i+0xa8>
 8006e8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e8e:	2b15      	cmp	r3, #21
 8006e90:	d8f6      	bhi.n	8006e80 <_printf_i+0x28>
 8006e92:	a101      	add	r1, pc, #4	; (adr r1, 8006e98 <_printf_i+0x40>)
 8006e94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e98:	08006ef1 	.word	0x08006ef1
 8006e9c:	08006f05 	.word	0x08006f05
 8006ea0:	08006e81 	.word	0x08006e81
 8006ea4:	08006e81 	.word	0x08006e81
 8006ea8:	08006e81 	.word	0x08006e81
 8006eac:	08006e81 	.word	0x08006e81
 8006eb0:	08006f05 	.word	0x08006f05
 8006eb4:	08006e81 	.word	0x08006e81
 8006eb8:	08006e81 	.word	0x08006e81
 8006ebc:	08006e81 	.word	0x08006e81
 8006ec0:	08006e81 	.word	0x08006e81
 8006ec4:	08007009 	.word	0x08007009
 8006ec8:	08006f31 	.word	0x08006f31
 8006ecc:	08006fc3 	.word	0x08006fc3
 8006ed0:	08006e81 	.word	0x08006e81
 8006ed4:	08006e81 	.word	0x08006e81
 8006ed8:	0800702b 	.word	0x0800702b
 8006edc:	08006e81 	.word	0x08006e81
 8006ee0:	08006f31 	.word	0x08006f31
 8006ee4:	08006e81 	.word	0x08006e81
 8006ee8:	08006e81 	.word	0x08006e81
 8006eec:	08006fcb 	.word	0x08006fcb
 8006ef0:	682b      	ldr	r3, [r5, #0]
 8006ef2:	1d1a      	adds	r2, r3, #4
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	602a      	str	r2, [r5, #0]
 8006ef8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006efc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f00:	2301      	movs	r3, #1
 8006f02:	e09f      	b.n	8007044 <_printf_i+0x1ec>
 8006f04:	6820      	ldr	r0, [r4, #0]
 8006f06:	682b      	ldr	r3, [r5, #0]
 8006f08:	0607      	lsls	r7, r0, #24
 8006f0a:	f103 0104 	add.w	r1, r3, #4
 8006f0e:	6029      	str	r1, [r5, #0]
 8006f10:	d501      	bpl.n	8006f16 <_printf_i+0xbe>
 8006f12:	681e      	ldr	r6, [r3, #0]
 8006f14:	e003      	b.n	8006f1e <_printf_i+0xc6>
 8006f16:	0646      	lsls	r6, r0, #25
 8006f18:	d5fb      	bpl.n	8006f12 <_printf_i+0xba>
 8006f1a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006f1e:	2e00      	cmp	r6, #0
 8006f20:	da03      	bge.n	8006f2a <_printf_i+0xd2>
 8006f22:	232d      	movs	r3, #45	; 0x2d
 8006f24:	4276      	negs	r6, r6
 8006f26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f2a:	485a      	ldr	r0, [pc, #360]	; (8007094 <_printf_i+0x23c>)
 8006f2c:	230a      	movs	r3, #10
 8006f2e:	e012      	b.n	8006f56 <_printf_i+0xfe>
 8006f30:	682b      	ldr	r3, [r5, #0]
 8006f32:	6820      	ldr	r0, [r4, #0]
 8006f34:	1d19      	adds	r1, r3, #4
 8006f36:	6029      	str	r1, [r5, #0]
 8006f38:	0605      	lsls	r5, r0, #24
 8006f3a:	d501      	bpl.n	8006f40 <_printf_i+0xe8>
 8006f3c:	681e      	ldr	r6, [r3, #0]
 8006f3e:	e002      	b.n	8006f46 <_printf_i+0xee>
 8006f40:	0641      	lsls	r1, r0, #25
 8006f42:	d5fb      	bpl.n	8006f3c <_printf_i+0xe4>
 8006f44:	881e      	ldrh	r6, [r3, #0]
 8006f46:	4853      	ldr	r0, [pc, #332]	; (8007094 <_printf_i+0x23c>)
 8006f48:	2f6f      	cmp	r7, #111	; 0x6f
 8006f4a:	bf0c      	ite	eq
 8006f4c:	2308      	moveq	r3, #8
 8006f4e:	230a      	movne	r3, #10
 8006f50:	2100      	movs	r1, #0
 8006f52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f56:	6865      	ldr	r5, [r4, #4]
 8006f58:	60a5      	str	r5, [r4, #8]
 8006f5a:	2d00      	cmp	r5, #0
 8006f5c:	bfa2      	ittt	ge
 8006f5e:	6821      	ldrge	r1, [r4, #0]
 8006f60:	f021 0104 	bicge.w	r1, r1, #4
 8006f64:	6021      	strge	r1, [r4, #0]
 8006f66:	b90e      	cbnz	r6, 8006f6c <_printf_i+0x114>
 8006f68:	2d00      	cmp	r5, #0
 8006f6a:	d04b      	beq.n	8007004 <_printf_i+0x1ac>
 8006f6c:	4615      	mov	r5, r2
 8006f6e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006f72:	fb03 6711 	mls	r7, r3, r1, r6
 8006f76:	5dc7      	ldrb	r7, [r0, r7]
 8006f78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f7c:	4637      	mov	r7, r6
 8006f7e:	42bb      	cmp	r3, r7
 8006f80:	460e      	mov	r6, r1
 8006f82:	d9f4      	bls.n	8006f6e <_printf_i+0x116>
 8006f84:	2b08      	cmp	r3, #8
 8006f86:	d10b      	bne.n	8006fa0 <_printf_i+0x148>
 8006f88:	6823      	ldr	r3, [r4, #0]
 8006f8a:	07de      	lsls	r6, r3, #31
 8006f8c:	d508      	bpl.n	8006fa0 <_printf_i+0x148>
 8006f8e:	6923      	ldr	r3, [r4, #16]
 8006f90:	6861      	ldr	r1, [r4, #4]
 8006f92:	4299      	cmp	r1, r3
 8006f94:	bfde      	ittt	le
 8006f96:	2330      	movle	r3, #48	; 0x30
 8006f98:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006fa0:	1b52      	subs	r2, r2, r5
 8006fa2:	6122      	str	r2, [r4, #16]
 8006fa4:	f8cd a000 	str.w	sl, [sp]
 8006fa8:	464b      	mov	r3, r9
 8006faa:	aa03      	add	r2, sp, #12
 8006fac:	4621      	mov	r1, r4
 8006fae:	4640      	mov	r0, r8
 8006fb0:	f7ff fee4 	bl	8006d7c <_printf_common>
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	d14a      	bne.n	800704e <_printf_i+0x1f6>
 8006fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fbc:	b004      	add	sp, #16
 8006fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc2:	6823      	ldr	r3, [r4, #0]
 8006fc4:	f043 0320 	orr.w	r3, r3, #32
 8006fc8:	6023      	str	r3, [r4, #0]
 8006fca:	4833      	ldr	r0, [pc, #204]	; (8007098 <_printf_i+0x240>)
 8006fcc:	2778      	movs	r7, #120	; 0x78
 8006fce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006fd2:	6823      	ldr	r3, [r4, #0]
 8006fd4:	6829      	ldr	r1, [r5, #0]
 8006fd6:	061f      	lsls	r7, r3, #24
 8006fd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8006fdc:	d402      	bmi.n	8006fe4 <_printf_i+0x18c>
 8006fde:	065f      	lsls	r7, r3, #25
 8006fe0:	bf48      	it	mi
 8006fe2:	b2b6      	uxthmi	r6, r6
 8006fe4:	07df      	lsls	r7, r3, #31
 8006fe6:	bf48      	it	mi
 8006fe8:	f043 0320 	orrmi.w	r3, r3, #32
 8006fec:	6029      	str	r1, [r5, #0]
 8006fee:	bf48      	it	mi
 8006ff0:	6023      	strmi	r3, [r4, #0]
 8006ff2:	b91e      	cbnz	r6, 8006ffc <_printf_i+0x1a4>
 8006ff4:	6823      	ldr	r3, [r4, #0]
 8006ff6:	f023 0320 	bic.w	r3, r3, #32
 8006ffa:	6023      	str	r3, [r4, #0]
 8006ffc:	2310      	movs	r3, #16
 8006ffe:	e7a7      	b.n	8006f50 <_printf_i+0xf8>
 8007000:	4824      	ldr	r0, [pc, #144]	; (8007094 <_printf_i+0x23c>)
 8007002:	e7e4      	b.n	8006fce <_printf_i+0x176>
 8007004:	4615      	mov	r5, r2
 8007006:	e7bd      	b.n	8006f84 <_printf_i+0x12c>
 8007008:	682b      	ldr	r3, [r5, #0]
 800700a:	6826      	ldr	r6, [r4, #0]
 800700c:	6961      	ldr	r1, [r4, #20]
 800700e:	1d18      	adds	r0, r3, #4
 8007010:	6028      	str	r0, [r5, #0]
 8007012:	0635      	lsls	r5, r6, #24
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	d501      	bpl.n	800701c <_printf_i+0x1c4>
 8007018:	6019      	str	r1, [r3, #0]
 800701a:	e002      	b.n	8007022 <_printf_i+0x1ca>
 800701c:	0670      	lsls	r0, r6, #25
 800701e:	d5fb      	bpl.n	8007018 <_printf_i+0x1c0>
 8007020:	8019      	strh	r1, [r3, #0]
 8007022:	2300      	movs	r3, #0
 8007024:	6123      	str	r3, [r4, #16]
 8007026:	4615      	mov	r5, r2
 8007028:	e7bc      	b.n	8006fa4 <_printf_i+0x14c>
 800702a:	682b      	ldr	r3, [r5, #0]
 800702c:	1d1a      	adds	r2, r3, #4
 800702e:	602a      	str	r2, [r5, #0]
 8007030:	681d      	ldr	r5, [r3, #0]
 8007032:	6862      	ldr	r2, [r4, #4]
 8007034:	2100      	movs	r1, #0
 8007036:	4628      	mov	r0, r5
 8007038:	f7f9 f8d2 	bl	80001e0 <memchr>
 800703c:	b108      	cbz	r0, 8007042 <_printf_i+0x1ea>
 800703e:	1b40      	subs	r0, r0, r5
 8007040:	6060      	str	r0, [r4, #4]
 8007042:	6863      	ldr	r3, [r4, #4]
 8007044:	6123      	str	r3, [r4, #16]
 8007046:	2300      	movs	r3, #0
 8007048:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800704c:	e7aa      	b.n	8006fa4 <_printf_i+0x14c>
 800704e:	6923      	ldr	r3, [r4, #16]
 8007050:	462a      	mov	r2, r5
 8007052:	4649      	mov	r1, r9
 8007054:	4640      	mov	r0, r8
 8007056:	47d0      	blx	sl
 8007058:	3001      	adds	r0, #1
 800705a:	d0ad      	beq.n	8006fb8 <_printf_i+0x160>
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	079b      	lsls	r3, r3, #30
 8007060:	d413      	bmi.n	800708a <_printf_i+0x232>
 8007062:	68e0      	ldr	r0, [r4, #12]
 8007064:	9b03      	ldr	r3, [sp, #12]
 8007066:	4298      	cmp	r0, r3
 8007068:	bfb8      	it	lt
 800706a:	4618      	movlt	r0, r3
 800706c:	e7a6      	b.n	8006fbc <_printf_i+0x164>
 800706e:	2301      	movs	r3, #1
 8007070:	4632      	mov	r2, r6
 8007072:	4649      	mov	r1, r9
 8007074:	4640      	mov	r0, r8
 8007076:	47d0      	blx	sl
 8007078:	3001      	adds	r0, #1
 800707a:	d09d      	beq.n	8006fb8 <_printf_i+0x160>
 800707c:	3501      	adds	r5, #1
 800707e:	68e3      	ldr	r3, [r4, #12]
 8007080:	9903      	ldr	r1, [sp, #12]
 8007082:	1a5b      	subs	r3, r3, r1
 8007084:	42ab      	cmp	r3, r5
 8007086:	dcf2      	bgt.n	800706e <_printf_i+0x216>
 8007088:	e7eb      	b.n	8007062 <_printf_i+0x20a>
 800708a:	2500      	movs	r5, #0
 800708c:	f104 0619 	add.w	r6, r4, #25
 8007090:	e7f5      	b.n	800707e <_printf_i+0x226>
 8007092:	bf00      	nop
 8007094:	08007359 	.word	0x08007359
 8007098:	0800736a 	.word	0x0800736a

0800709c <memmove>:
 800709c:	4288      	cmp	r0, r1
 800709e:	b510      	push	{r4, lr}
 80070a0:	eb01 0402 	add.w	r4, r1, r2
 80070a4:	d902      	bls.n	80070ac <memmove+0x10>
 80070a6:	4284      	cmp	r4, r0
 80070a8:	4623      	mov	r3, r4
 80070aa:	d807      	bhi.n	80070bc <memmove+0x20>
 80070ac:	1e43      	subs	r3, r0, #1
 80070ae:	42a1      	cmp	r1, r4
 80070b0:	d008      	beq.n	80070c4 <memmove+0x28>
 80070b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070ba:	e7f8      	b.n	80070ae <memmove+0x12>
 80070bc:	4402      	add	r2, r0
 80070be:	4601      	mov	r1, r0
 80070c0:	428a      	cmp	r2, r1
 80070c2:	d100      	bne.n	80070c6 <memmove+0x2a>
 80070c4:	bd10      	pop	{r4, pc}
 80070c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80070ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070ce:	e7f7      	b.n	80070c0 <memmove+0x24>

080070d0 <_sbrk_r>:
 80070d0:	b538      	push	{r3, r4, r5, lr}
 80070d2:	4d06      	ldr	r5, [pc, #24]	; (80070ec <_sbrk_r+0x1c>)
 80070d4:	2300      	movs	r3, #0
 80070d6:	4604      	mov	r4, r0
 80070d8:	4608      	mov	r0, r1
 80070da:	602b      	str	r3, [r5, #0]
 80070dc:	f7fb fc6e 	bl	80029bc <_sbrk>
 80070e0:	1c43      	adds	r3, r0, #1
 80070e2:	d102      	bne.n	80070ea <_sbrk_r+0x1a>
 80070e4:	682b      	ldr	r3, [r5, #0]
 80070e6:	b103      	cbz	r3, 80070ea <_sbrk_r+0x1a>
 80070e8:	6023      	str	r3, [r4, #0]
 80070ea:	bd38      	pop	{r3, r4, r5, pc}
 80070ec:	20004400 	.word	0x20004400

080070f0 <_realloc_r>:
 80070f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070f4:	4680      	mov	r8, r0
 80070f6:	4614      	mov	r4, r2
 80070f8:	460e      	mov	r6, r1
 80070fa:	b921      	cbnz	r1, 8007106 <_realloc_r+0x16>
 80070fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007100:	4611      	mov	r1, r2
 8007102:	f7ff bc57 	b.w	80069b4 <_malloc_r>
 8007106:	b92a      	cbnz	r2, 8007114 <_realloc_r+0x24>
 8007108:	f7ff fbe8 	bl	80068dc <_free_r>
 800710c:	4625      	mov	r5, r4
 800710e:	4628      	mov	r0, r5
 8007110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007114:	f000 f81b 	bl	800714e <_malloc_usable_size_r>
 8007118:	4284      	cmp	r4, r0
 800711a:	4607      	mov	r7, r0
 800711c:	d802      	bhi.n	8007124 <_realloc_r+0x34>
 800711e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007122:	d812      	bhi.n	800714a <_realloc_r+0x5a>
 8007124:	4621      	mov	r1, r4
 8007126:	4640      	mov	r0, r8
 8007128:	f7ff fc44 	bl	80069b4 <_malloc_r>
 800712c:	4605      	mov	r5, r0
 800712e:	2800      	cmp	r0, #0
 8007130:	d0ed      	beq.n	800710e <_realloc_r+0x1e>
 8007132:	42bc      	cmp	r4, r7
 8007134:	4622      	mov	r2, r4
 8007136:	4631      	mov	r1, r6
 8007138:	bf28      	it	cs
 800713a:	463a      	movcs	r2, r7
 800713c:	f7ff fbc0 	bl	80068c0 <memcpy>
 8007140:	4631      	mov	r1, r6
 8007142:	4640      	mov	r0, r8
 8007144:	f7ff fbca 	bl	80068dc <_free_r>
 8007148:	e7e1      	b.n	800710e <_realloc_r+0x1e>
 800714a:	4635      	mov	r5, r6
 800714c:	e7df      	b.n	800710e <_realloc_r+0x1e>

0800714e <_malloc_usable_size_r>:
 800714e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007152:	1f18      	subs	r0, r3, #4
 8007154:	2b00      	cmp	r3, #0
 8007156:	bfbc      	itt	lt
 8007158:	580b      	ldrlt	r3, [r1, r0]
 800715a:	18c0      	addlt	r0, r0, r3
 800715c:	4770      	bx	lr
	...

08007160 <round>:
 8007160:	ec53 2b10 	vmov	r2, r3, d0
 8007164:	b570      	push	{r4, r5, r6, lr}
 8007166:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800716a:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800716e:	2813      	cmp	r0, #19
 8007170:	ee10 5a10 	vmov	r5, s0
 8007174:	4619      	mov	r1, r3
 8007176:	dc18      	bgt.n	80071aa <round+0x4a>
 8007178:	2800      	cmp	r0, #0
 800717a:	da09      	bge.n	8007190 <round+0x30>
 800717c:	3001      	adds	r0, #1
 800717e:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8007182:	d103      	bne.n	800718c <round+0x2c>
 8007184:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8007188:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800718c:	2300      	movs	r3, #0
 800718e:	e02a      	b.n	80071e6 <round+0x86>
 8007190:	4c16      	ldr	r4, [pc, #88]	; (80071ec <round+0x8c>)
 8007192:	4104      	asrs	r4, r0
 8007194:	ea03 0604 	and.w	r6, r3, r4
 8007198:	4316      	orrs	r6, r2
 800719a:	d011      	beq.n	80071c0 <round+0x60>
 800719c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80071a0:	4103      	asrs	r3, r0
 80071a2:	440b      	add	r3, r1
 80071a4:	ea23 0104 	bic.w	r1, r3, r4
 80071a8:	e7f0      	b.n	800718c <round+0x2c>
 80071aa:	2833      	cmp	r0, #51	; 0x33
 80071ac:	dd0b      	ble.n	80071c6 <round+0x66>
 80071ae:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80071b2:	d105      	bne.n	80071c0 <round+0x60>
 80071b4:	ee10 0a10 	vmov	r0, s0
 80071b8:	f7f9 f868 	bl	800028c <__adddf3>
 80071bc:	4602      	mov	r2, r0
 80071be:	460b      	mov	r3, r1
 80071c0:	ec43 2b10 	vmov	d0, r2, r3
 80071c4:	bd70      	pop	{r4, r5, r6, pc}
 80071c6:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 80071ca:	f04f 34ff 	mov.w	r4, #4294967295
 80071ce:	40f4      	lsrs	r4, r6
 80071d0:	4214      	tst	r4, r2
 80071d2:	d0f5      	beq.n	80071c0 <round+0x60>
 80071d4:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 80071d8:	2301      	movs	r3, #1
 80071da:	4083      	lsls	r3, r0
 80071dc:	195b      	adds	r3, r3, r5
 80071de:	bf28      	it	cs
 80071e0:	3101      	addcs	r1, #1
 80071e2:	ea23 0304 	bic.w	r3, r3, r4
 80071e6:	461a      	mov	r2, r3
 80071e8:	460b      	mov	r3, r1
 80071ea:	e7e9      	b.n	80071c0 <round+0x60>
 80071ec:	000fffff 	.word	0x000fffff

080071f0 <_init>:
 80071f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f2:	bf00      	nop
 80071f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071f6:	bc08      	pop	{r3}
 80071f8:	469e      	mov	lr, r3
 80071fa:	4770      	bx	lr

080071fc <_fini>:
 80071fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fe:	bf00      	nop
 8007200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007202:	bc08      	pop	{r3}
 8007204:	469e      	mov	lr, r3
 8007206:	4770      	bx	lr
