package:
  name: rt-ibex
  authors:
    - "lowRISC"
    - "Abdesattar Kalache <abdesattar.kalache@tuni.fi>"
    - "Antti Nurmi <antti.nurmi@tuni.fi>"

#dependencies:
#  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.3 }
#  common_cells: {git: "https://github.com/pulp-platform/common_cells.git", version: 1.24.0}

export_include_dirs:
  - vendor/lowrisc_ip/dv/sv/dv_utils
  - vendor/lowrisc_ip/ip/prim/rtl

sources:
  - dv/uvm/core_ibex/common/prim/prim_buf.sv
  - vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv
  - vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv
  - vendor/lowrisc_ip/ip/prim/rtl/prim_secded_pkg.sv
  - rtl/ibex_pkg.sv
  - rtl/ibex_tracer_pkg.sv
  - rtl/ibex_tracer.sv
  - rtl/rt_ibex_hw_stacking.sv 
  - rtl/ibex_controller.sv
  - rtl/ibex_compressed_decoder.sv
  - rtl/ibex_decoder.sv
  - rtl/ibex_multdiv_fast.sv
  - rtl/ibex_prefetch_buffer.sv
  - rtl/ibex_register_file_ff.sv
  - rtl/ibex_register_file_latch.sv
  - rtl/rt_ibex_register_window_latch.sv
  - rtl/rt_ibex_pcs_lifo.sv
  - rtl/rt_ibex_pcs_memory.sv
  - rtl/rt_ibex_register_file_pcs.sv
  - rtl/ibex_fetch_fifo.sv
  - rtl/ibex_alu.sv
  - rtl/ibex_counter.sv
  - rtl/ibex_csr.sv
  - rtl/ibex_cs_registers.sv
  - rtl/ibex_if_stage.sv
  - rtl/ibex_id_stage.sv
  - rtl/ibex_ex_block.sv
  - rtl/ibex_load_store_unit.sv
  - rtl/ibex_wb_stage.sv
  - rtl/ibex_register_file_fpga.sv
  - rtl/rt_ibex_register_window_ff.sv
  - rtl/ibex_core.sv
  - rtl/ibex_top.sv
  - rtl/ibex_top_tracing.sv
  - target: not(any(fpga, xilinx))
    files:
      - syn/rtl/prim_clock_gating.v
