// Seed: 296900331
`define pp_27 0
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    output logic id_8,
    output id_9
    , id_27,
    output id_10,
    input id_11,
    input logic id_12,
    output reg id_13,
    input id_14,
    output logic id_15,
    output id_16,
    input id_17,
    input logic id_18,
    input logic id_19,
    input id_20,
    output logic id_21,
    input id_22,
    output id_23,
    input logic id_24,
    input logic id_25,
    inout logic id_26
);
  always #1 begin
    id_13 <= 1'b0;
  end
endmodule
