Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Assignment3/test_controller_isim_beh.exe -prj D:/Assignment3/test_controller_beh.prj work.test_controller 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Assignment3/shift.vhd" into library work
Parsing VHDL file "D:/Assignment3/regfile.vhd" into library work
Parsing VHDL file "D:/Assignment3/progcounter.vhd" into library work
Parsing VHDL file "D:/Assignment3/muxd.vhd" into library work
Parsing VHDL file "D:/Assignment3/muxc.vhd" into library work
Parsing VHDL file "D:/Assignment3/muxb.vhd" into library work
Parsing VHDL file "D:/Assignment3/muxa.vhd" into library work
Parsing VHDL file "D:/Assignment3/IM.vhd" into library work
Parsing VHDL file "D:/Assignment3/extend.vhd" into library work
Parsing VHDL file "D:/Assignment3/datamem.vhd" into library work
Parsing VHDL file "D:/Assignment3/ctrl_unit.vhd" into library work
Parsing VHDL file "D:/Assignment3/bctrl.vhd" into library work
Parsing VHDL file "D:/Assignment3/alu.vhd" into library work
Parsing VHDL file "D:/Assignment3/addb.vhd" into library work
Parsing VHDL file "D:/Assignment3/add4.vhd" into library work
Parsing VHDL file "D:/Assignment3/controller.vhd" into library work
Parsing VHDL file "D:/Assignment3/test_controller.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity progcounter [progcounter_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity regfile [regfile_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity add4 [add4_default]
Compiling architecture behavioral of entity muxa [muxa_default]
Compiling architecture behavioral of entity extend [extend_default]
Compiling architecture behavioral of entity muxb [muxb_default]
Compiling architecture behavioral of entity datamem [datamem_default]
Compiling architecture behavioral of entity muxc [muxc_default]
Compiling architecture behavioral of entity shift [shift_default]
Compiling architecture behavioral of entity addb [addb_default]
Compiling architecture behavioral of entity muxd [muxd_default]
Compiling architecture behavioral of entity bctrl [bctrl_default]
Compiling architecture behavioral of entity ctrl_unit [ctrl_unit_default]
Compiling architecture behavioral of entity controller [controller_default]
Compiling architecture behavior of entity test_controller
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 36 VHDL Units
Built simulation executable D:/Assignment3/test_controller_isim_beh.exe
Fuse Memory Usage: 35704 KB
Fuse CPU Usage: 686 ms
