// Seed: 933672902
module module_0;
  integer id_3 (
      id_4,
      id_4,
      1,
      id_1
  );
  wire id_5;
  assign id_1 = -1;
  assign id_1 = -1;
  wire id_6, id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input logic   id_1
);
  assign id_3 = id_1;
  initial id_4 = id_3;
  always_comb id_3 <= -1;
  logic id_5, id_6;
  assign id_3 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  assign id_4 = id_6;
  assign id_3 = ~id_4;
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    id_7,
    output tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri id_5
);
  `define pp_8 0
  module_0 modCall_1 ();
  assign id_2 = 1;
  wire id_9;
endmodule
