
5. Printing statistics.

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            343
   Number of public wires:          27
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff_21                        1
     $sdff_23                        1
     $sdff_32                        1
     $sdff_41                        1
     $sdff_58                        1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub_32                         2
     $sub_6                          1

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== design hierarchy ===

   FPMult_16                         1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

   Number of wires:                 86
   Number of wire bits:            741
   Number of public wires:          72
   Number of public wire bits:     660
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add_6                          2
     $and_1                          5
     $logic_not_1                    2
     $mul_22                         1
     $mux_10                         1
     $mux_11                         2
     $mux_6                          1
     $or_1                           4
     $reduce_and_5                   2
     $reduce_or_10                   2
     $reduce_or_5                    2
     $sdff_21                        1
     $sdff_23                        1
     $sdff_32                        1
     $sdff_41                        1
     $sdff_58                        1
     $sub_32                         2
     $sub_6                          1
     $xor_1                          1

