Protel Design System Design Rule Check
PCB File : C:\Users\dev02\OneDrive\Documents\GitHub\Motor-Control\Goose_6\TestRig\Control_Test_Board\Control_Test_Board.PcbDoc
Date     : 2021-06-22
Time     : 8:14:14 PM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad C9-2(2333.583mil,2030mil) on Top Layer And Pad C10-2(2473.583mil,2245mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C10-2(2473.583mil,2245mil) on Top Layer And Pad U3-63(2812.047mil,2226.378mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C11-1(2040mil,1776.417mil) on Top Layer And Pad U2-11(2087mil,1480mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-1(1940.021mil,1948.723mil) on Top Layer [Unplated] And Pad C11-1(2040mil,1776.417mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C13-2(2901.417mil,2305mil) on Top Layer And Pad C14-2(3115mil,2431.417mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-60(2871.102mil,2226.378mil) on Top Layer And Pad C13-2(2901.417mil,2305mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C14-2(3115mil,2431.417mil) on Top Layer And Track (3322mil,2185.583mil)(3336.417mil,2200mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C22-2(1790mil,1556.417mil) on Top Layer And Pad C16-1(1806.417mil,1305mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C16-1(1806.417mil,1305mil) on Top Layer And Pad P2-3(1820mil,1095mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21-1(2260mil,1580mil) on Top Layer And Pad C18-1(2280mil,1373.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C19-1(2215mil,2021.417mil) on Top Layer And Pad C20-1(2215mil,2133.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C19-1(2215mil,2021.417mil) on Top Layer And Pad C9-2(2333.583mil,2030mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C21-1(2260mil,1580mil) on Top Layer And Pad C6-1(2388.583mil,1720mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-11(2087mil,1480mil) on Top Layer And Pad C21-1(2260mil,1580mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C5-2(2388.583mil,1810mil) on Top Layer And Pad C2-2(2513.583mil,1885mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C2-2(2513.583mil,1885mil) on Top Layer And Pad U3-12(2713.622mil,1931.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C22-2(1790mil,1556.417mil) on Top Layer And Pad U2-11(2087mil,1480mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-8(3120.669mil,1559.567mil) on Top Layer [Unplated] And Pad C4-2(3131.417mil,1620mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C6-1(2388.583mil,1720mil) on Top Layer And Pad C5-2(2388.583mil,1810mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C9-2(2333.583mil,2030mil) on Top Layer And Pad C5-2(2388.583mil,1810mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C7-2(2673.583mil,1705mil) on Top Layer And Pad U3-18(2812.047mil,1773.622mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C8-2(3176.417mil,1695mil) on Top Layer And Pad P1-7(3470mil,1705mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-18(2812.047mil,1773.622mil) on Top Layer And Pad C8-2(3176.417mil,1695mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Track (3126.417mil,1625mil)(3131.417mil,1620mil) on Top Layer And Pad C8-2(3176.417mil,1695mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad S1-2(2301.732mil,2542.165mil) on Top Layer And Pad S1-2(2660mil,2542.165mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad S1-2(2660mil,2542.165mil) on Top Layer And Pad U3-63(2812.047mil,2226.378mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-6(3120.669mil,1508.386mil) on Top Layer [Unplated] And Pad U1-8(3120.669mil,1559.567mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Track (2838.583mil,1310mil)(2838.583mil,1316.89mil) on Top Layer And Pad U1-6(3120.669mil,1508.386mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-12(2713.622mil,1931.102mil) on Top Layer And Pad U3-18(2812.047mil,1773.622mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-63(2812.047mil,2226.378mil) on Top Layer And Pad U3-60(2871.102mil,2226.378mil) on Top Layer 
Rule Violations :30

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.507mil < 10mil) Between Pad U1-1(3120.669mil,1380.433mil) on Top Layer And Via (3175mil,1405mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.507mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Pad U1-2(3120.669mil,1406.024mil) on Top Layer And Via (3175mil,1405mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.557mil < 10mil) Between Pad U1-3(3120.669mil,1431.614mil) on Top Layer And Via (3175mil,1405mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.557mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U3-1(2713.622mil,2147.638mil) on Top Layer And Via (2667.838mil,2130mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.944mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.367mil < 10mil) Between Pad U3-2(2713.622mil,2127.953mil) on Top Layer And Via (2667.838mil,2130mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.367mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.878mil < 10mil) Between Pad U3-3(2713.622mil,2108.268mil) on Top Layer And Via (2667.838mil,2130mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.479mil < 10mil) Between Pad U4-3(2121.124mil,1948.723mil) on Top Layer And Via (2120mil,1885mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.479mil]
Rule Violations :7

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.161mil < 10mil) Between Pad C10-2(2473.583mil,2245mil) on Top Layer And Text "C10" (2358.763mil,2223.505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.903mil < 10mil) Between Pad C19-2(2215mil,1948.583mil) on Top Layer And Text "C19" (2178.763mil,1883.505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.745mil < 10mil) Between Pad R5-1(2190mil,1377.52mil) on Top Layer And Text "R5" (2147.509mil,1318.505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.745mil < 10mil) Between Pad R6-1(2180mil,1582.52mil) on Top Layer And Text "R6" (2152.509mil,1523.505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-1(3120.669mil,1380.433mil) on Top Layer And Track (2932.165mil,1371.575mil)(3077.835mil,1371.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-1(3120.669mil,1380.433mil) on Top Layer And Track (3077.835mil,1371.575mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-1(3120.669mil,1380.433mil) on Top Layer And Track (3091.614mil,1357.795mil)(3149.685mil,1357.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-10(2889.331mil,1533.976mil) on Top Layer And Track (2932.165mil,1371.575mil)(2932.165mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-11(2889.331mil,1508.386mil) on Top Layer And Track (2932.165mil,1371.575mil)(2932.165mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-12(2889.331mil,1482.795mil) on Top Layer And Track (2932.165mil,1371.575mil)(2932.165mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-13(2889.331mil,1457.205mil) on Top Layer And Track (2932.165mil,1371.575mil)(2932.165mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-14(2889.331mil,1431.614mil) on Top Layer And Track (2932.165mil,1371.575mil)(2932.165mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-15(2889.331mil,1406.024mil) on Top Layer And Track (2932.165mil,1371.575mil)(2932.165mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-16(2889.331mil,1380.433mil) on Top Layer And Track (2932.165mil,1371.575mil)(2932.165mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-16(2889.331mil,1380.433mil) on Top Layer And Track (2932.165mil,1371.575mil)(3077.835mil,1371.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-2(3120.669mil,1406.024mil) on Top Layer And Track (3077.835mil,1371.575mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-3(3120.669mil,1431.614mil) on Top Layer And Track (3077.835mil,1371.575mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-4(3120.669mil,1457.205mil) on Top Layer And Track (3077.835mil,1371.575mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-5(3120.669mil,1482.795mil) on Top Layer And Track (3077.835mil,1371.575mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-6(3120.669mil,1508.386mil) on Top Layer And Track (3077.835mil,1371.575mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-7(3120.669mil,1533.976mil) on Top Layer And Track (3077.835mil,1371.575mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-8(3120.669mil,1559.567mil) on Top Layer And Track (2932.165mil,1568.425mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-8(3120.669mil,1559.567mil) on Top Layer And Track (3077.835mil,1371.575mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-9(2889.331mil,1559.567mil) on Top Layer And Track (2932.165mil,1371.575mil)(2932.165mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-9(2889.331mil,1559.567mil) on Top Layer And Track (2932.165mil,1568.425mil)(3077.835mil,1568.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U4-1(1940.021mil,1948.723mil) on Top Layer And Track (1907.541mil,1914.274mil)(1907.541mil,1983.172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad Y1-1(2409.291mil,2135mil) on Top Layer And Text "Y1" (2318.007mil,2123.505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
Rule Violations :27

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 64
Waived Violations : 0
Time Elapsed        : 00:00:03