// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_8_i,
        col_sum_8_o,
        col_sum_8_o_ap_vld,
        col_sum_16_i,
        col_sum_16_o,
        col_sum_16_o_ap_vld,
        col_sum_24_i,
        col_sum_24_o,
        col_sum_24_o_ap_vld,
        col_sum_32_i,
        col_sum_32_o,
        col_sum_32_o_ap_vld,
        col_sum_40_i,
        col_sum_40_o,
        col_sum_40_o_ap_vld,
        col_sum_48_i,
        col_sum_48_o,
        col_sum_48_o_ap_vld,
        col_sum_56_i,
        col_sum_56_o,
        col_sum_56_o_ap_vld,
        col_sum_load_1_out,
        col_sum_load_1_out_ap_vld,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_8_i;
output  [23:0] col_sum_8_o;
output   col_sum_8_o_ap_vld;
input  [23:0] col_sum_16_i;
output  [23:0] col_sum_16_o;
output   col_sum_16_o_ap_vld;
input  [23:0] col_sum_24_i;
output  [23:0] col_sum_24_o;
output   col_sum_24_o_ap_vld;
input  [23:0] col_sum_32_i;
output  [23:0] col_sum_32_o;
output   col_sum_32_o_ap_vld;
input  [23:0] col_sum_40_i;
output  [23:0] col_sum_40_o;
output   col_sum_40_o_ap_vld;
input  [23:0] col_sum_48_i;
output  [23:0] col_sum_48_o;
output   col_sum_48_o_ap_vld;
input  [23:0] col_sum_56_i;
output  [23:0] col_sum_56_o;
output   col_sum_56_o_ap_vld;
output  [23:0] col_sum_load_1_out;
output   col_sum_load_1_out_ap_vld;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;

reg ap_idle;
reg[23:0] col_sum_8_o;
reg col_sum_8_o_ap_vld;
reg[23:0] col_sum_16_o;
reg col_sum_16_o_ap_vld;
reg[23:0] col_sum_24_o;
reg col_sum_24_o_ap_vld;
reg[23:0] col_sum_32_o;
reg col_sum_32_o_ap_vld;
reg[23:0] col_sum_40_o;
reg col_sum_40_o_ap_vld;
reg[23:0] col_sum_48_o;
reg col_sum_48_o_ap_vld;
reg[23:0] col_sum_56_o;
reg col_sum_56_o_ap_vld;
reg col_sum_load_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln90_fu_302_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln90_reg_610;
reg   [0:0] icmp_ln90_reg_610_pp0_iter1_reg;
wire   [5:0] select_ln91_fu_338_p3;
reg   [5:0] select_ln91_reg_614;
reg   [5:0] select_ln91_reg_614_pp0_iter1_reg;
wire   [23:0] col_sum_3_fu_456_p2;
reg   [23:0] col_sum_3_reg_627;
wire   [0:0] icmp_ln93_fu_468_p2;
wire   [0:0] and_ln93_fu_523_p2;
reg   [0:0] and_ln93_reg_642;
wire   [0:0] and_ln93_1_fu_535_p2;
reg   [0:0] and_ln93_1_reg_646;
wire   [0:0] xor_ln93_2_fu_541_p2;
reg   [0:0] xor_ln93_2_reg_650;
wire   [63:0] zext_ln93_fu_380_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_114;
wire   [6:0] add_ln91_fu_385_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_118;
wire   [8:0] select_ln90_fu_350_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten55_fu_122;
wire   [11:0] add_ln90_5_fu_308_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten55_load;
reg   [23:0] col_sum_fu_126;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
wire    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred192_state3;
reg    ap_predicate_pred208_state4;
reg    ap_predicate_pred213_state4;
reg    ap_predicate_pred227_state3;
reg    ap_predicate_pred236_state4;
reg    ap_predicate_pred240_state4;
reg    ap_predicate_pred252_state3;
reg    ap_predicate_pred261_state4;
reg    ap_predicate_pred265_state4;
reg    ap_predicate_pred277_state3;
reg    ap_predicate_pred286_state4;
reg    ap_predicate_pred290_state4;
reg    ap_predicate_pred302_state3;
reg    ap_predicate_pred311_state4;
reg    ap_predicate_pred315_state4;
reg    ap_predicate_pred327_state3;
reg    ap_predicate_pred336_state4;
reg    ap_predicate_pred340_state4;
reg    ap_predicate_pred371_state3;
reg    ap_predicate_pred391_state4;
reg    ap_predicate_pred395_state4;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
wire   [0:0] tmp_fu_330_p3;
wire   [5:0] trunc_ln90_fu_320_p1;
wire   [8:0] add_ln90_fu_324_p2;
wire   [7:0] trunc_ln93_fu_358_p1;
wire   [2:0] lshr_ln2_fu_362_p4;
wire   [10:0] tmp_s_fu_372_p3;
wire   [6:0] zext_ln90_fu_346_p1;
wire   [23:0] tmp_8_fu_409_p17;
wire  signed [23:0] tmp_8_fu_409_p19;
wire  signed [23:0] sext_ln93_1_fu_452_p0;
wire  signed [23:0] col_sum_3_fu_456_p0;
wire  signed [24:0] sext_ln93_1_fu_452_p1;
wire  signed [24:0] sext_ln93_fu_448_p1;
wire   [24:0] add_ln93_1_fu_462_p2;
wire   [0:0] tmp_18_fu_479_p3;
wire   [0:0] tmp_19_fu_509_p3;
wire   [0:0] xor_ln93_fu_517_p2;
wire   [0:0] xor_ln93_1_fu_529_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_568;
reg    ap_condition_575;
reg    ap_condition_582;
reg    ap_condition_589;
reg    ap_condition_596;
reg    ap_condition_608;
reg    ap_condition_615;
wire   [5:0] tmp_8_fu_409_p1;
wire   [5:0] tmp_8_fu_409_p3;
wire   [5:0] tmp_8_fu_409_p5;
wire   [5:0] tmp_8_fu_409_p7;
wire  signed [5:0] tmp_8_fu_409_p9;
wire  signed [5:0] tmp_8_fu_409_p11;
wire  signed [5:0] tmp_8_fu_409_p13;
wire  signed [5:0] tmp_8_fu_409_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 j_fu_114 = 7'd0;
#0 i_fu_118 = 9'd0;
#0 indvar_flatten55_fu_122 = 12'd0;
#0 col_sum_fu_126 = 24'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U2416(
    .din0(col_sum_fu_126),
    .din1(col_sum_8_i),
    .din2(col_sum_16_i),
    .din3(col_sum_24_i),
    .din4(col_sum_32_i),
    .din5(col_sum_40_i),
    .din6(col_sum_48_i),
    .din7(col_sum_56_i),
    .def(tmp_8_fu_409_p17),
    .sel(select_ln91_reg_614),
    .dout(tmp_8_fu_409_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln91_reg_614 == 6'd0) & (1'd1 == and_ln93_fu_523_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (xor_ln93_2_fu_541_p2 == 1'd1))) begin
        col_sum_fu_126 <= 24'd8388607;
    end else if (((select_ln91_reg_614 == 6'd0) & (1'd1 == and_ln93_1_fu_535_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln93_fu_523_p2) & (xor_ln93_2_fu_541_p2 == 1'd1))) begin
        col_sum_fu_126 <= 24'd8388608;
    end else if (((select_ln91_reg_614 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_fu_126 <= col_sum_3_fu_456_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_fu_126 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_302_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_118 <= select_ln90_fu_350_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_118 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_302_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten55_fu_122 <= add_ln90_5_fu_308_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten55_fu_122 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_302_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_114 <= add_ln91_fu_385_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_114 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln93_1_reg_646 <= and_ln93_1_fu_535_p2;
        and_ln93_reg_642 <= and_ln93_fu_523_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_predicate_pred192_state3 <= (select_ln91_reg_614 == 6'd48);
        ap_predicate_pred227_state3 <= (select_ln91_reg_614 == 6'd40);
        ap_predicate_pred252_state3 <= (select_ln91_reg_614 == 6'd32);
        ap_predicate_pred277_state3 <= (select_ln91_reg_614 == 6'd24);
        ap_predicate_pred302_state3 <= (select_ln91_reg_614 == 6'd16);
        ap_predicate_pred327_state3 <= (select_ln91_reg_614 == 6'd8);
        ap_predicate_pred371_state3 <= (~(select_ln91_reg_614 == 6'd8) & ~(select_ln91_reg_614 == 6'd16) & ~(select_ln91_reg_614 == 6'd24) & ~(select_ln91_reg_614 == 6'd32) & ~(select_ln91_reg_614 == 6'd40) & ~(select_ln91_reg_614 == 6'd48) & ~(select_ln91_reg_614 == 6'd0));
        col_sum_3_reg_627 <= col_sum_3_fu_456_p2;
        icmp_ln90_reg_610 <= icmp_ln90_fu_302_p2;
        icmp_ln90_reg_610_pp0_iter1_reg <= icmp_ln90_reg_610;
        select_ln91_reg_614 <= select_ln91_fu_338_p3;
        select_ln91_reg_614_pp0_iter1_reg <= select_ln91_reg_614;
        xor_ln93_2_reg_650 <= xor_ln93_2_fu_541_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_predicate_pred208_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd48) & (1'd1 == and_ln93_1_reg_646) & (1'd0 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred213_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd48) & (1'd1 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred236_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd40) & (1'd1 == and_ln93_1_reg_646) & (1'd0 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred240_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd40) & (1'd1 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred261_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd32) & (1'd1 == and_ln93_1_reg_646) & (1'd0 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred265_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd32) & (1'd1 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred286_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd24) & (1'd1 == and_ln93_1_reg_646) & (1'd0 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred290_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd24) & (1'd1 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred311_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd16) & (1'd1 == and_ln93_1_reg_646) & (1'd0 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred315_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd16) & (1'd1 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred336_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd8) & (1'd1 == and_ln93_1_reg_646) & (1'd0 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred340_state4 <= ((select_ln91_reg_614_pp0_iter1_reg == 6'd8) & (1'd1 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred391_state4 <= (~(select_ln91_reg_614_pp0_iter1_reg == 6'd0) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd8) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd16) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd24) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd32) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd40) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd48) & (1'd1 == and_ln93_1_reg_646) & (1'd0 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
        ap_predicate_pred395_state4 <= (~(select_ln91_reg_614_pp0_iter1_reg == 6'd0) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd8) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd16) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd24) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd32) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd40) & ~(select_ln91_reg_614_pp0_iter1_reg == 6'd48) & (1'd1 == and_ln93_reg_642) & (xor_ln93_2_reg_650 == 1'd1));
    end
end

always @ (*) begin
    if (((icmp_ln90_fu_302_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten55_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten55_load = indvar_flatten55_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_114;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred315_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_16_o = 24'd8388607;
        end else if (((ap_predicate_pred311_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_16_o = 24'd8388608;
        end else if (((ap_predicate_pred302_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_16_o = col_sum_3_reg_627;
        end else if ((1'b1 == ap_condition_568)) begin
            col_sum_16_o = 24'd0;
        end else begin
            col_sum_16_o = col_sum_16_i;
        end
    end else begin
        col_sum_16_o = col_sum_16_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred315_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred311_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred302_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_16_o_ap_vld = 1'b1;
    end else begin
        col_sum_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred290_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_24_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred286_state4 == 1'b1))) begin
            col_sum_24_o = 24'd8388608;
        end else if (((ap_predicate_pred277_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_24_o = col_sum_3_reg_627;
        end else if ((1'b1 == ap_condition_575)) begin
            col_sum_24_o = 24'd0;
        end else begin
            col_sum_24_o = col_sum_24_i;
        end
    end else begin
        col_sum_24_o = col_sum_24_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred290_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred277_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred286_state4 == 1'b1)) | ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_24_o_ap_vld = 1'b1;
    end else begin
        col_sum_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred265_state4 == 1'b1))) begin
            col_sum_32_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred261_state4 == 1'b1))) begin
            col_sum_32_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred252_state3 == 1'b1))) begin
            col_sum_32_o = col_sum_3_reg_627;
        end else if ((1'b1 == ap_condition_582)) begin
            col_sum_32_o = 24'd0;
        end else begin
            col_sum_32_o = col_sum_32_i;
        end
    end else begin
        col_sum_32_o = col_sum_32_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred265_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred261_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred252_state3 == 1'b1)) | ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_32_o_ap_vld = 1'b1;
    end else begin
        col_sum_32_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred240_state4 == 1'b1))) begin
            col_sum_40_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred236_state4 == 1'b1))) begin
            col_sum_40_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred227_state3 == 1'b1))) begin
            col_sum_40_o = col_sum_3_reg_627;
        end else if ((1'b1 == ap_condition_589)) begin
            col_sum_40_o = 24'd0;
        end else begin
            col_sum_40_o = col_sum_40_i;
        end
    end else begin
        col_sum_40_o = col_sum_40_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred240_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred236_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred227_state3 == 1'b1)) | ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_40_o_ap_vld = 1'b1;
    end else begin
        col_sum_40_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred213_state4 == 1'b1))) begin
            col_sum_48_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred208_state4 == 1'b1))) begin
            col_sum_48_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred192_state3 == 1'b1))) begin
            col_sum_48_o = col_sum_3_reg_627;
        end else if ((1'b1 == ap_condition_596)) begin
            col_sum_48_o = 24'd0;
        end else begin
            col_sum_48_o = col_sum_48_i;
        end
    end else begin
        col_sum_48_o = col_sum_48_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred213_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred208_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred192_state3 == 1'b1)) | ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_48_o_ap_vld = 1'b1;
    end else begin
        col_sum_48_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred395_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_56_o = 24'd8388607;
        end else if (((ap_predicate_pred391_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_56_o = 24'd8388608;
        end else if (((ap_predicate_pred371_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_56_o = col_sum_3_reg_627;
        end else if ((1'b1 == ap_condition_608)) begin
            col_sum_56_o = 24'd0;
        end else begin
            col_sum_56_o = col_sum_56_i;
        end
    end else begin
        col_sum_56_o = col_sum_56_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred371_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_pred395_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred391_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | (~(select_ln91_reg_614 == 6'd8) & ~(select_ln91_reg_614 == 6'd16) & ~(select_ln91_reg_614 == 6'd24) & ~(select_ln91_reg_614 == 6'd32) & ~(select_ln91_reg_614 == 6'd40) & ~(select_ln91_reg_614 == 6'd48) & ~(select_ln91_reg_614 == 6'd0) & (icmp_ln93_fu_468_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_56_o_ap_vld = 1'b1;
    end else begin
        col_sum_56_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred340_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_8_o = 24'd8388607;
        end else if (((ap_predicate_pred336_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_8_o = 24'd8388608;
        end else if (((ap_predicate_pred327_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_8_o = col_sum_3_reg_627;
        end else if ((1'b1 == ap_condition_615)) begin
            col_sum_8_o = 24'd0;
        end else begin
            col_sum_8_o = col_sum_8_i;
        end
    end else begin
        col_sum_8_o = col_sum_8_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred340_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred336_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred327_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_8_o_ap_vld = 1'b1;
    end else begin
        col_sum_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln90_reg_610_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        col_sum_load_1_out_ap_vld = 1'b1;
    end else begin
        col_sum_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln90_5_fu_308_p2 = (ap_sig_allocacmp_indvar_flatten55_load + 12'd1);

assign add_ln90_fu_324_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln91_fu_385_p2 = (zext_ln90_fu_346_p1 + 7'd8);

assign add_ln93_1_fu_462_p2 = ($signed(sext_ln93_1_fu_452_p1) + $signed(sext_ln93_fu_448_p1));

assign and_ln93_1_fu_535_p2 = (xor_ln93_1_fu_529_p2 & tmp_18_fu_479_p3);

assign and_ln93_fu_523_p2 = (xor_ln93_fu_517_p2 & tmp_19_fu_509_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_568 = ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_575 = ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_582 = ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_589 = ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd40) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_596 = ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd48) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_608 = (~(select_ln91_reg_614 == 6'd8) & ~(select_ln91_reg_614 == 6'd16) & ~(select_ln91_reg_614 == 6'd24) & ~(select_ln91_reg_614 == 6'd32) & ~(select_ln91_reg_614 == 6'd40) & ~(select_ln91_reg_614 == 6'd48) & ~(select_ln91_reg_614 == 6'd0) & (icmp_ln93_fu_468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_615 = ((icmp_ln93_fu_468_p2 == 1'd1) & (select_ln91_reg_614 == 6'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum_3_fu_456_p0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;

assign col_sum_3_fu_456_p2 = ($signed(col_sum_3_fu_456_p0) + $signed(tmp_8_fu_409_p19));

assign col_sum_load_1_out = col_sum_fu_126;

assign icmp_ln90_fu_302_p2 = ((ap_sig_allocacmp_indvar_flatten55_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_468_p2 = ((add_ln93_1_fu_462_p2 == 25'd0) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_362_p4 = {{select_ln91_fu_338_p3[5:3]}};

assign select_ln90_fu_350_p3 = ((tmp_fu_330_p3[0:0] == 1'b1) ? add_ln90_fu_324_p2 : ap_sig_allocacmp_i_load);

assign select_ln91_fu_338_p3 = ((tmp_fu_330_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln90_fu_320_p1);

assign sext_ln93_1_fu_452_p0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;

assign sext_ln93_1_fu_452_p1 = sext_ln93_1_fu_452_p0;

assign sext_ln93_fu_448_p1 = tmp_8_fu_409_p19;

assign tmp_18_fu_479_p3 = add_ln93_1_fu_462_p2[32'd24];

assign tmp_19_fu_509_p3 = col_sum_3_fu_456_p2[32'd23];

assign tmp_8_fu_409_p17 = 'bx;

assign tmp_fu_330_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_372_p3 = {{trunc_ln93_fu_358_p1}, {lshr_ln2_fu_362_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln93_fu_380_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign trunc_ln90_fu_320_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln93_fu_358_p1 = select_ln90_fu_350_p3[7:0];

assign xor_ln93_1_fu_529_p2 = (tmp_19_fu_509_p3 ^ 1'd1);

assign xor_ln93_2_fu_541_p2 = (tmp_19_fu_509_p3 ^ tmp_18_fu_479_p3);

assign xor_ln93_fu_517_p2 = (tmp_18_fu_479_p3 ^ 1'd1);

assign zext_ln90_fu_346_p1 = select_ln91_fu_338_p3;

assign zext_ln93_fu_380_p1 = tmp_s_fu_372_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9
