ISim log file
Running: E:\fpga\q2_hw4\block_multiply_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/fpga/q2_hw4/block_multiply_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "E:/fpga/q2_hw4/multiplying.v" Line 68.  For instance uut/block_c/, width 6 of formal port addrb is not equal to width 1 of actual signal addrcc.
WARNING: File "E:/fpga/q2_hw4/multiplying.v" Line 69.  For instance uut/block_c/, width 16 of formal port doutb is not equal to width 1 of actual signal doutc.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module block_multiply_test.uut.block_a.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module block_multiply_test.uut.block_b.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module block_multiply_test.uut.block_c.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
blk_mem_gen_v7_3 collision detected at time: 25000, A write address: 1, B  read address: 0
blk_mem_gen_v7_3 collision detected at time: 25000, A write address: 1, B  read address: 0
