Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Sun Oct 31 03:39:56 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: clk_r_REG219_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG73_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clk_r_REG219_S1/CK (DFFR_X2)           0.0000     0.0000 r
  clk_r_REG219_S1/Q (DFFR_X2)            0.7453     0.7453 f
  U1030/ZN (XNOR2_X2)                    0.2450     0.9904 r
  U969/ZN (XNOR2_X2)                     0.3189     1.3093 r
  U953/ZN (XNOR2_X2)                     0.3443     1.6536 r
  U901/ZN (XNOR2_X1)                     0.3513     2.0048 r
  clk_r_REG73_S2/D (DFF_X1)              0.0000     2.0048 r
  data arrival time                                 2.0048

  clock clk (rise edge)                  2.3000     2.3000
  clock network delay (ideal)            0.0000     2.3000
  clock uncertainty                     -0.0500     2.2500
  clk_r_REG73_S2/CK (DFF_X1)             0.0000     2.2500 r
  library setup time                    -0.2450     2.0050
  data required time                                2.0050
  -----------------------------------------------------------
  data required time                                2.0050
  data arrival time                                -2.0048
  -----------------------------------------------------------
  slack (MET)                                       0.0002


1
