
*** Running vivado
    with args -log Full_Adder_Disp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Full_Adder_Disp.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Full_Adder_Disp.tcl -notrace
Command: synth_design -top Full_Adder_Disp -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19656 
WARNING: [Synth 8-2611] redeclaration of ansi port Sum is not allowed [R:/ECE/ECE2029_2sComp/ECE2029_2sComp.srcs/sources_1/new/Full_Adder_4bit_2sComplement_Lab3.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 422.664 ; gain = 109.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Full_Adder_Disp' [R:/ECE/ECE2029_FADisp/ECE2029_FADisp.srcs/sources_1/new/Full_Adder_Disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder_4bit_2sComplement_Lab3' [R:/ECE/ECE2029_2sComp/ECE2029_2sComp.srcs/sources_1/new/Full_Adder_4bit_2sComplement_Lab3.v:23]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [R:/ECE/ECE2029_FullAdder/ECE2029_FullAdder.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (1#1) [R:/ECE/ECE2029_FullAdder/ECE2029_FullAdder.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder_4bit_2sComplement_Lab3' (2#1) [R:/ECE/ECE2029_2sComp/ECE2029_2sComp.srcs/sources_1/new/Full_Adder_4bit_2sComplement_Lab3.v:23]
WARNING: [Synth 8-350] instance 'FA' of module 'Full_Adder_4bit_2sComplement_Lab3' requires 5 connections, but only 4 given [R:/ECE/ECE2029_FADisp/ECE2029_FADisp.srcs/sources_1/new/Full_Adder_Disp.v:33]
INFO: [Synth 8-6157] synthesizing module 'Seven_seg_Disp' [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/sources_1/new/Seven_seg_Disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seven_seg_Disp' (3#1) [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/sources_1/new/Seven_seg_Disp.v:23]
WARNING: [Synth 8-350] instance 'nolabel_line34' of module 'Seven_seg_Disp' requires 3 connections, but only 2 given [R:/ECE/ECE2029_FADisp/ECE2029_FADisp.srcs/sources_1/new/Full_Adder_Disp.v:34]
WARNING: [Synth 8-3848] Net An0 in module/entity Full_Adder_Disp does not have driver. [R:/ECE/ECE2029_FADisp/ECE2029_FADisp.srcs/sources_1/new/Full_Adder_Disp.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder_Disp' (4#1) [R:/ECE/ECE2029_FADisp/ECE2029_FADisp.srcs/sources_1/new/Full_Adder_Disp.v:23]
WARNING: [Synth 8-3331] design Full_Adder_Disp has unconnected port An0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 455.781 ; gain = 142.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 455.781 ; gain = 142.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 455.781 ; gain = 142.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [R:/ECE/ECE2029_Lab3/ECE2029_Lab3.srcs/constrs_1/new/Seven_Seg_Disp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Full_Adder_Disp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Full_Adder_Disp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 788.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 788.961 ; gain = 475.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 788.961 ; gain = 475.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 788.961 ; gain = 475.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 788.961 ; gain = 475.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Full_Adder_Disp has unconnected port An0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 788.961 ; gain = 475.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 788.961 ; gain = 475.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 788.961 ; gain = 475.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 790.105 ; gain = 476.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 791.234 ; gain = 478.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 791.234 ; gain = 478.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 791.234 ; gain = 478.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 791.234 ; gain = 478.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 791.234 ; gain = 478.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 791.234 ; gain = 478.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT3  |     1|
|3     |LUT4  |     1|
|4     |LUT6  |     9|
|5     |IBUF  |     8|
|6     |OBUF  |     8|
|7     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    29|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 791.234 ; gain = 478.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 791.234 ; gain = 144.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 791.234 ; gain = 478.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 14 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 805.883 ; gain = 505.590
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'R:/ECE/ECE2029_FADisp/ECE2029_FADisp.runs/synth_1/Full_Adder_Disp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Full_Adder_Disp_utilization_synth.rpt -pb Full_Adder_Disp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 805.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb  4 10:41:29 2019...
