EES4725 - Digital Circuits and FPGA Design
---

## Reference Book - 
#### D. Harris, S. Harris, Digital Design and Computer Architecture (1st ed.), Morgan Kaufmann, 2007 
[Full Textbook Link from CSIT](http://www.csit-sun.pub.ro/courses/cn2/Digital_design_book/Digital%20Design%20and%20Computer%20Architecture.pdf) 

[Chap4 on Verilog Link](./Reference/Chap4.pdf)

## Reference Materials -
#### IEEE Standard VerilogÂ® Hardware Description Language
[IEEE Std 1364-2001](http://www-inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf) 

[Alternative Link](./Reference/verilog-ieee.pdf)

#### Basys-3 Digilent Official Reference
[Link](https://digilent.com/reference/programmable-logic/basys-3/start)

## Module Organization and Materials


#### Week 1 Schedule

| Date   | Lecture                                                                                                                              | Lecture Materials  | Lab             | Lab Materials    | Deliverables   |
| ------ | ------------------------------------------------------------------------------------------------------------------------------------ | ------------------ | --------------- | ---------------- | --------------- |
| Monday <br> 11 Dec | Lecture 1 <br> Module Introduction <br> Review of number systems, binary arithmetic, 2's Complement <br> Introduction to Verilog               | Lecture1       | --              |  Lab 0 Vivado Installation Instructions |
| Tuesday <br> 12 Dec | Lecture 2 <br> Review of boolean algebra, truth tables, logic gates, logic minimization and karnaugh maps. <br> Logic gates in Verilog        | Lecture2      | --              |                   |               |
| Wednesday <br> 13 Dec | --         |        | Lab 1 - 5% <br> Introduction to Vivado <br> Simulation/ Implementation of combinational logic                         | 1. Lab 1 Manual <br> 2. [Basys3.xdc](#) <br> 3. How to Archive Project in Vivado 2018.02| Lab 1 Assignment - 5%<br> Deadline Sunday, 2359 17 Dec 23     |
| Thursday <br> 14 Dec | Lecture 3 <br> Combinational logic in Verilog using dataflow, behavioural and structural modeling styles.           | Lecture3       | -- | |    |
| Friday <br> 15 Dec | --         |       | Lab 2 - 5%  <br> Structural and Dataflow modeling of combinational logic  | Lab 2 Manual  | Lab Assignment 2 - 5% <br>Deadline Sunday, 2359 17 Dec 23         |

---

### Week 2 Schedule

