// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FC_1u_64u_10u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_stream_a_V_V_dout,
        in_stream_a_V_V_empty_n,
        in_stream_a_V_V_read,
        out_stream_V_V_din,
        out_stream_V_V_full_n,
        out_stream_V_V_write
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_pp0_stage0 = 21'd1024;
parameter    ap_ST_fsm_state13 = 21'd2048;
parameter    ap_ST_fsm_state14 = 21'd4096;
parameter    ap_ST_fsm_state15 = 21'd8192;
parameter    ap_ST_fsm_pp1_stage0 = 21'd16384;
parameter    ap_ST_fsm_state18 = 21'd32768;
parameter    ap_ST_fsm_pp2_stage0 = 21'd65536;
parameter    ap_ST_fsm_state26 = 21'd131072;
parameter    ap_ST_fsm_state27 = 21'd262144;
parameter    ap_ST_fsm_pp3_stage0 = 21'd524288;
parameter    ap_ST_fsm_state30 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] in_stream_a_V_V_dout;
input   in_stream_a_V_V_empty_n;
output   in_stream_a_V_V_read;
output  [31:0] out_stream_V_V_din;
input   out_stream_V_V_full_n;
output   out_stream_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_stream_a_V_V_read;
reg[31:0] out_stream_V_V_din;
reg out_stream_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] B_COL_3;
reg   [31:0] B_ROW_3;
reg   [31:0] OFMDim_current_3;
reg   [31:0] A_ROW_3;
wire   [1:0] A_V_1_0_address0;
reg    A_V_1_0_ce0;
wire  signed [15:0] A_V_1_0_q0;
reg   [1:0] A_V_1_0_address1;
reg    A_V_1_0_ce1;
reg    A_V_1_0_we1;
reg   [15:0] A_V_1_0_d1;
wire   [5:0] B_V_1_0_address0;
reg    B_V_1_0_ce0;
wire   [15:0] B_V_1_0_q0;
reg   [5:0] B_V_1_0_address1;
reg    B_V_1_0_ce1;
reg    B_V_1_0_we1;
reg   [15:0] B_V_1_0_d1;
wire   [1:0] A_V_1_1_address0;
reg    A_V_1_1_ce0;
wire  signed [15:0] A_V_1_1_q0;
reg   [1:0] A_V_1_1_address1;
reg    A_V_1_1_ce1;
reg    A_V_1_1_we1;
reg   [15:0] A_V_1_1_d1;
wire   [5:0] B_V_1_1_address0;
reg    B_V_1_1_ce0;
wire   [15:0] B_V_1_1_q0;
reg   [5:0] B_V_1_1_address1;
reg    B_V_1_1_ce1;
reg    B_V_1_1_we1;
reg   [15:0] B_V_1_1_d1;
wire   [1:0] A_V_1_2_address0;
reg    A_V_1_2_ce0;
wire  signed [15:0] A_V_1_2_q0;
reg   [1:0] A_V_1_2_address1;
reg    A_V_1_2_ce1;
reg    A_V_1_2_we1;
reg   [15:0] A_V_1_2_d1;
wire   [5:0] B_V_1_2_address0;
reg    B_V_1_2_ce0;
wire   [15:0] B_V_1_2_q0;
reg   [5:0] B_V_1_2_address1;
reg    B_V_1_2_ce1;
reg    B_V_1_2_we1;
reg   [15:0] B_V_1_2_d1;
wire   [1:0] A_V_1_3_address0;
reg    A_V_1_3_ce0;
wire  signed [15:0] A_V_1_3_q0;
reg   [1:0] A_V_1_3_address1;
reg    A_V_1_3_ce1;
reg    A_V_1_3_we1;
reg   [15:0] A_V_1_3_d1;
wire   [5:0] B_V_1_3_address0;
reg    B_V_1_3_ce0;
wire   [15:0] B_V_1_3_q0;
reg   [5:0] B_V_1_3_address1;
reg    B_V_1_3_ce1;
reg    B_V_1_3_we1;
reg   [15:0] B_V_1_3_d1;
wire   [1:0] A_V_1_4_address0;
reg    A_V_1_4_ce0;
wire   [15:0] A_V_1_4_q0;
reg   [1:0] A_V_1_4_address1;
reg    A_V_1_4_ce1;
reg    A_V_1_4_we1;
reg   [15:0] A_V_1_4_d1;
wire   [5:0] B_V_1_4_address0;
reg    B_V_1_4_ce0;
wire   [15:0] B_V_1_4_q0;
reg   [5:0] B_V_1_4_address1;
reg    B_V_1_4_ce1;
reg    B_V_1_4_we1;
reg   [15:0] B_V_1_4_d1;
wire   [1:0] A_V_1_5_address0;
reg    A_V_1_5_ce0;
wire  signed [15:0] A_V_1_5_q0;
reg   [1:0] A_V_1_5_address1;
reg    A_V_1_5_ce1;
reg    A_V_1_5_we1;
reg   [15:0] A_V_1_5_d1;
wire   [5:0] B_V_1_5_address0;
reg    B_V_1_5_ce0;
wire   [15:0] B_V_1_5_q0;
reg   [5:0] B_V_1_5_address1;
reg    B_V_1_5_ce1;
reg    B_V_1_5_we1;
reg   [15:0] B_V_1_5_d1;
wire   [1:0] A_V_1_6_address0;
reg    A_V_1_6_ce0;
wire   [15:0] A_V_1_6_q0;
reg   [1:0] A_V_1_6_address1;
reg    A_V_1_6_ce1;
reg    A_V_1_6_we1;
reg   [15:0] A_V_1_6_d1;
wire   [5:0] B_V_1_6_address0;
reg    B_V_1_6_ce0;
wire   [15:0] B_V_1_6_q0;
reg   [5:0] B_V_1_6_address1;
reg    B_V_1_6_ce1;
reg    B_V_1_6_we1;
reg   [15:0] B_V_1_6_d1;
wire   [1:0] A_V_1_7_address0;
reg    A_V_1_7_ce0;
wire  signed [15:0] A_V_1_7_q0;
reg   [1:0] A_V_1_7_address1;
reg    A_V_1_7_ce1;
reg    A_V_1_7_we1;
reg   [15:0] A_V_1_7_d1;
wire   [5:0] B_V_1_7_address0;
reg    B_V_1_7_ce0;
wire   [15:0] B_V_1_7_q0;
reg   [5:0] B_V_1_7_address1;
reg    B_V_1_7_ce1;
reg    B_V_1_7_we1;
reg   [15:0] B_V_1_7_d1;
wire   [1:0] A_V_1_8_address0;
reg    A_V_1_8_ce0;
wire  signed [15:0] A_V_1_8_q0;
reg   [1:0] A_V_1_8_address1;
reg    A_V_1_8_ce1;
reg    A_V_1_8_we1;
reg   [15:0] A_V_1_8_d1;
wire   [5:0] B_V_1_8_address0;
reg    B_V_1_8_ce0;
wire   [15:0] B_V_1_8_q0;
reg   [5:0] B_V_1_8_address1;
reg    B_V_1_8_ce1;
reg    B_V_1_8_we1;
reg   [15:0] B_V_1_8_d1;
wire   [1:0] A_V_1_9_address0;
reg    A_V_1_9_ce0;
wire  signed [15:0] A_V_1_9_q0;
reg   [1:0] A_V_1_9_address1;
reg    A_V_1_9_ce1;
reg    A_V_1_9_we1;
reg   [15:0] A_V_1_9_d1;
wire   [5:0] B_V_1_9_address0;
reg    B_V_1_9_ce0;
wire   [15:0] B_V_1_9_q0;
reg   [5:0] B_V_1_9_address1;
reg    B_V_1_9_ce1;
reg    B_V_1_9_we1;
reg   [15:0] B_V_1_9_d1;
wire   [1:0] A_V_1_10_address0;
reg    A_V_1_10_ce0;
wire  signed [15:0] A_V_1_10_q0;
reg   [1:0] A_V_1_10_address1;
reg    A_V_1_10_ce1;
reg    A_V_1_10_we1;
reg   [15:0] A_V_1_10_d1;
wire   [5:0] B_V_1_10_address0;
reg    B_V_1_10_ce0;
wire   [15:0] B_V_1_10_q0;
reg   [5:0] B_V_1_10_address1;
reg    B_V_1_10_ce1;
reg    B_V_1_10_we1;
reg   [15:0] B_V_1_10_d1;
wire   [1:0] A_V_1_11_address0;
reg    A_V_1_11_ce0;
wire  signed [15:0] A_V_1_11_q0;
reg   [1:0] A_V_1_11_address1;
reg    A_V_1_11_ce1;
reg    A_V_1_11_we1;
reg   [15:0] A_V_1_11_d1;
wire   [5:0] B_V_1_11_address0;
reg    B_V_1_11_ce0;
wire   [15:0] B_V_1_11_q0;
reg   [5:0] B_V_1_11_address1;
reg    B_V_1_11_ce1;
reg    B_V_1_11_we1;
reg   [15:0] B_V_1_11_d1;
wire   [1:0] A_V_1_12_address0;
reg    A_V_1_12_ce0;
wire   [15:0] A_V_1_12_q0;
reg   [1:0] A_V_1_12_address1;
reg    A_V_1_12_ce1;
reg    A_V_1_12_we1;
reg   [15:0] A_V_1_12_d1;
wire   [5:0] B_V_1_12_address0;
reg    B_V_1_12_ce0;
wire   [15:0] B_V_1_12_q0;
reg   [5:0] B_V_1_12_address1;
reg    B_V_1_12_ce1;
reg    B_V_1_12_we1;
reg   [15:0] B_V_1_12_d1;
wire   [1:0] A_V_1_13_address0;
reg    A_V_1_13_ce0;
wire  signed [15:0] A_V_1_13_q0;
reg   [1:0] A_V_1_13_address1;
reg    A_V_1_13_ce1;
reg    A_V_1_13_we1;
reg   [15:0] A_V_1_13_d1;
wire   [5:0] B_V_1_13_address0;
reg    B_V_1_13_ce0;
wire   [15:0] B_V_1_13_q0;
reg   [5:0] B_V_1_13_address1;
reg    B_V_1_13_ce1;
reg    B_V_1_13_we1;
reg   [15:0] B_V_1_13_d1;
wire   [1:0] A_V_1_14_address0;
reg    A_V_1_14_ce0;
wire   [15:0] A_V_1_14_q0;
reg   [1:0] A_V_1_14_address1;
reg    A_V_1_14_ce1;
reg    A_V_1_14_we1;
reg   [15:0] A_V_1_14_d1;
wire   [5:0] B_V_1_14_address0;
reg    B_V_1_14_ce0;
wire   [15:0] B_V_1_14_q0;
reg   [5:0] B_V_1_14_address1;
reg    B_V_1_14_ce1;
reg    B_V_1_14_we1;
reg   [15:0] B_V_1_14_d1;
wire   [1:0] A_V_1_15_address0;
reg    A_V_1_15_ce0;
wire  signed [15:0] A_V_1_15_q0;
reg   [1:0] A_V_1_15_address1;
reg    A_V_1_15_ce1;
reg    A_V_1_15_we1;
reg   [15:0] A_V_1_15_d1;
wire   [5:0] B_V_1_15_address0;
reg    B_V_1_15_ce0;
wire   [15:0] B_V_1_15_q0;
reg   [5:0] B_V_1_15_address1;
reg    B_V_1_15_ce1;
reg    B_V_1_15_we1;
reg   [15:0] B_V_1_15_d1;
reg    in_stream_a_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] or_cond_reg_2834;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] tmp_123_reg_2391;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond3_reg_2351;
reg    out_stream_V_V_blk_n;
reg    ap_enable_reg_pp2_iter6;
wire    ap_block_pp2_stage0;
reg   [0:0] ifzero_reg_2567;
reg   [0:0] ifzero_reg_2567_pp2_iter5_reg;
reg   [31:0] i3_reg_1346;
reg   [6:0] j2_reg_1379;
reg   [33:0] indvar_flatten6_reg_1390;
reg   [31:0] ib_reg_1401;
reg   [31:0] p_2_reg_1412;
reg   [2:0] ic_reg_1424;
reg   [9:0] indvar_flatten_reg_1435;
reg   [3:0] i_reg_1446;
reg   [6:0] j_reg_1457;
reg   [4:0] reg_1487;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state16_pp1_stage0_iter0;
reg    ap_block_state17_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] tmp_122_fu_1599_p2;
wire   [0:0] tmp_123_fu_1619_p2;
reg   [4:0] reg_1491;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state28_pp3_stage0_iter0;
reg    ap_block_state29_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
wire   [0:0] exitcond_flatten_fu_2008_p2;
wire   [0:0] or_cond_fu_2075_p2;
reg   [31:0] tmp_V_reg_2275;
reg    ap_block_state1;
reg   [31:0] tmp_V_305_reg_2281;
reg    ap_block_state2;
reg  signed [31:0] tmp_V_307_reg_2286;
reg    ap_block_state3;
reg  signed [31:0] tmp_V_309_reg_2294;
reg    ap_block_state4;
reg  signed [31:0] tmp_V_313_reg_2300;
reg    ap_block_state6;
reg   [31:0] tmp_V_315_reg_2308;
reg    ap_block_state7;
wire   [0:0] tmp_s_fu_1495_p2;
reg    ap_block_state8;
reg   [31:0] B_ROW_3_load_reg_2317;
wire   [0:0] tmp_117_fu_1508_p2;
wire  signed [31:0] KER_size_0_fu_1513_p2;
reg  signed [31:0] KER_size_0_reg_2326;
wire   [33:0] tmp_138_fu_1517_p3;
reg   [33:0] tmp_138_reg_2331;
wire  signed [31:0] tmp1_fu_1530_p2;
reg  signed [31:0] tmp1_reg_2336;
wire  signed [31:0] KER_size_1_fu_1539_p2;
reg  signed [31:0] KER_size_1_reg_2341;
wire    ap_CS_fsm_state9;
wire   [31:0] KER_bound_fu_1543_p2;
reg   [31:0] KER_bound_reg_2346;
wire    ap_CS_fsm_state10;
wire   [0:0] exitcond3_fu_1547_p2;
wire    ap_block_state11_pp0_stage0_iter0;
reg    ap_block_state12_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_13_fu_1552_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] num_imag_4_fu_1563_p2;
reg   [31:0] num_imag_4_reg_2363;
wire    ap_CS_fsm_state14;
wire   [31:0] A_COL_ITER_fu_1573_p2;
reg   [31:0] A_COL_ITER_reg_2368;
wire   [0:0] exitcond_fu_1558_p2;
wire   [0:0] tmp_121_fu_1588_p2;
wire    ap_CS_fsm_state15;
wire   [30:0] iter_4_fu_1593_p2;
reg   [30:0] iter_4_reg_2377;
wire   [6:0] j_11_fu_1605_p2;
wire   [1:0] tmp_251_fu_1625_p1;
reg   [1:0] tmp_251_reg_2395;
wire   [1:0] tmp_250_fu_1629_p1;
reg   [1:0] tmp_250_reg_2400;
wire   [0:0] exitcond_flatten8_fu_1691_p2;
reg   [0:0] exitcond_flatten8_reg_2405;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state19_pp2_stage0_iter0;
wire    ap_block_state20_pp2_stage0_iter1;
wire    ap_block_state21_pp2_stage0_iter2;
wire    ap_block_state22_pp2_stage0_iter3;
wire    ap_block_state23_pp2_stage0_iter4;
wire    ap_block_state24_pp2_stage0_iter5;
reg    ap_block_state25_pp2_stage0_iter6;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond_flatten8_reg_2405_pp2_iter1_reg;
reg   [0:0] exitcond_flatten8_reg_2405_pp2_iter2_reg;
reg   [0:0] exitcond_flatten8_reg_2405_pp2_iter3_reg;
reg   [0:0] exitcond_flatten8_reg_2405_pp2_iter4_reg;
reg   [0:0] exitcond_flatten8_reg_2405_pp2_iter5_reg;
wire   [33:0] indvar_flatten_next7_fu_1696_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] exitcond10_fu_1708_p2;
reg   [0:0] exitcond10_reg_2414;
reg   [0:0] exitcond10_reg_2414_pp2_iter1_reg;
reg   [0:0] exitcond10_reg_2414_pp2_iter2_reg;
reg   [0:0] exitcond10_reg_2414_pp2_iter3_reg;
reg   [0:0] exitcond10_reg_2414_pp2_iter4_reg;
wire   [2:0] ic_mid2_fu_1714_p3;
reg   [2:0] ic_mid2_reg_2419;
wire   [31:0] tmp_142_mid2_v_fu_1722_p3;
reg   [31:0] tmp_142_mid2_v_reg_2424;
wire  signed [63:0] tmp_155_cast_fu_1752_p1;
reg  signed [63:0] tmp_155_cast_reg_2429;
reg  signed [63:0] tmp_155_cast_reg_2429_pp2_iter1_reg;
wire   [2:0] ic_4_fu_1760_p2;
reg   [2:0] ic_4_reg_2465;
wire   [63:0] ic4_fu_1766_p1;
reg   [63:0] ic4_reg_2471;
reg  signed [15:0] B_V_1_1_load_reg_2547;
reg    ap_enable_reg_pp2_iter1;
reg  signed [15:0] B_V_1_3_load_reg_2552;
reg  signed [15:0] B_V_1_9_load_reg_2557;
reg  signed [15:0] B_V_1_11_load_reg_2562;
wire   [0:0] ifzero_fu_1773_p2;
reg   [0:0] ifzero_reg_2567_pp2_iter2_reg;
reg   [0:0] ifzero_reg_2567_pp2_iter3_reg;
reg   [0:0] ifzero_reg_2567_pp2_iter4_reg;
reg  signed [15:0] B_V_1_0_load_reg_2651;
reg    ap_enable_reg_pp2_iter2;
wire  signed [31:0] ret_V_1_fu_2167_p2;
reg  signed [31:0] ret_V_1_reg_2656;
reg  signed [15:0] B_V_1_2_load_reg_2661;
wire  signed [31:0] ret_V_3_fu_2173_p2;
reg  signed [31:0] ret_V_3_reg_2666;
reg  signed [15:0] B_V_1_5_load_reg_2671;
reg  signed [15:0] B_V_1_7_load_reg_2676;
reg  signed [15:0] B_V_1_8_load_reg_2681;
wire  signed [31:0] ret_V_9_fu_2179_p2;
reg  signed [31:0] ret_V_9_reg_2686;
reg  signed [15:0] B_V_1_10_load_reg_2691;
wire  signed [31:0] ret_V_11_fu_2185_p2;
reg  signed [31:0] ret_V_11_reg_2696;
reg  signed [15:0] B_V_1_13_load_reg_2701;
reg  signed [15:0] B_V_1_15_load_reg_2706;
reg  signed [15:0] A_V_1_4_load_reg_2711;
reg    ap_enable_reg_pp2_iter3;
reg  signed [15:0] B_V_1_4_load_reg_2716;
wire  signed [31:0] ret_V_5_fu_2205_p2;
reg  signed [31:0] ret_V_5_reg_2721;
reg  signed [15:0] A_V_1_6_load_reg_2726;
reg  signed [15:0] B_V_1_6_load_reg_2731;
wire  signed [31:0] ret_V_7_fu_2211_p2;
reg  signed [31:0] ret_V_7_reg_2736;
reg  signed [15:0] A_V_1_12_load_reg_2741;
reg  signed [15:0] B_V_1_12_load_reg_2746;
wire  signed [31:0] ret_V_13_fu_2231_p2;
reg  signed [31:0] ret_V_13_reg_2751;
reg  signed [15:0] A_V_1_14_load_reg_2756;
reg  signed [15:0] B_V_1_14_load_reg_2761;
wire  signed [31:0] ret_V_15_fu_2237_p2;
reg  signed [31:0] ret_V_15_reg_2766;
wire  signed [31:0] grp_fu_2191_p3;
reg  signed [31:0] tmp4_reg_2771;
wire  signed [31:0] grp_fu_2198_p3;
reg  signed [31:0] tmp5_reg_2776;
wire  signed [31:0] grp_fu_2217_p3;
reg  signed [31:0] tmp11_reg_2781;
wire  signed [31:0] grp_fu_2224_p3;
reg  signed [31:0] tmp12_reg_2786;
wire   [31:0] tmp2_fu_1894_p2;
reg   [31:0] tmp2_reg_2791;
wire   [31:0] tmp9_fu_1908_p2;
reg   [31:0] tmp9_reg_2796;
wire   [31:0] sum_V_s_fu_1925_p2;
reg   [31:0] sum_V_s_reg_2801;
reg    ap_enable_reg_pp2_iter5;
reg   [16:0] tmp_145_reg_2808;
wire   [31:0] tmp_116_fu_1989_p2;
reg   [31:0] tmp_116_reg_2813;
wire    ap_CS_fsm_state27;
reg   [0:0] exitcond_flatten_reg_2818;
wire   [9:0] indvar_flatten_next_fu_2014_p2;
wire   [3:0] tmp_135_mid2_v_fu_2045_p3;
reg   [3:0] tmp_135_mid2_v_reg_2827;
wire   [1:0] tmp_248_fu_2081_p1;
reg   [1:0] tmp_248_reg_2838;
wire   [1:0] tmp_247_fu_2085_p1;
reg   [1:0] tmp_247_reg_2843;
wire   [6:0] j_10_fu_2089_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state11;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state16;
wire    ap_CS_fsm_state18;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state19;
reg    ap_enable_reg_pp2_iter4;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state28;
reg   [31:0] num_imag_reg_1357;
reg   [30:0] iter_reg_1368;
wire    ap_CS_fsm_state26;
reg   [31:0] ap_phi_mux_ib_phi_fu_1405_p4;
reg   [31:0] ap_phi_mux_p_2_phi_fu_1416_p4;
reg   [2:0] ap_phi_mux_ic_phi_fu_1428_p4;
reg   [3:0] ap_phi_mux_i_phi_fu_1450_p4;
wire   [63:0] newIndex7_fu_1633_p1;
wire   [63:0] newIndex6_fu_1672_p1;
wire   [63:0] tmp_143_fu_2101_p1;
wire   [63:0] tmp_141_fu_2147_p1;
reg    ap_block_state5;
reg    ap_block_pp0_stage0_01001;
wire  signed [31:0] tmp_V_324_fu_1984_p1;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp3_stage0_01001;
wire   [15:0] tmp_249_fu_1652_p1;
wire   [15:0] tmp_246_fu_2121_p1;
wire   [6:0] j_mid2_fu_2032_p3;
wire  signed [31:0] A_COL_ITER_fu_1573_p0;
wire  signed [31:0] A_COL_ITER_fu_1573_p1;
wire   [31:0] iter_cast_fu_1584_p1;
wire   [31:0] j2_cast_fu_1611_p1;
wire   [31:0] ib_4_fu_1702_p2;
wire   [4:0] tmp_252_fu_1730_p1;
wire   [6:0] tmp_154_cast_fu_1734_p3;
wire   [6:0] ic4_cast_fu_1742_p1;
wire   [6:0] tmp_144_fu_1746_p2;
wire  signed [31:0] grp_fu_2243_p3;
wire  signed [31:0] grp_fu_2251_p3;
(* use_dsp48 = "no" *) wire   [31:0] tmp3_fu_1886_p2;
(* use_dsp48 = "no" *) wire   [31:0] tmp6_fu_1890_p2;
wire  signed [31:0] grp_fu_2259_p3;
wire  signed [31:0] grp_fu_2267_p3;
(* use_dsp48 = "no" *) wire   [31:0] tmp10_fu_1900_p2;
(* use_dsp48 = "no" *) wire   [31:0] tmp13_fu_1904_p2;
wire   [31:0] tmp_28_fu_1921_p2;
wire   [31:0] p_2_mid2_fu_1914_p3;
wire   [31:0] p_neg_fu_1931_p2;
wire   [17:0] p_lshr_cast_fu_1954_p1;
wire   [16:0] tmp_146_fu_1963_p4;
wire   [0:0] tmp_253_fu_1947_p3;
wire   [17:0] p_neg_t_fu_1957_p2;
wire   [17:0] p_lshr_f_cast_fu_1972_p1;
wire   [17:0] output_data_fu_1976_p3;
wire   [31:0] i_cast_fu_1999_p1;
wire   [0:0] tmp_139_fu_2026_p2;
wire   [3:0] i_12_fu_2020_p2;
wire   [31:0] i_cast_mid1_fu_2041_p1;
wire   [0:0] tmp_136_mid1_fu_2053_p2;
wire   [0:0] tmp_118_fu_2003_p2;
wire   [31:0] j_cast_fu_2066_p1;
wire   [0:0] tmp_120_fu_2070_p2;
wire   [0:0] tmp_136_mid2_fu_2058_p3;
wire   [5:0] tmp_142_fu_2095_p3;
wire   [5:0] tmp_140_fu_2141_p3;
wire    ap_CS_fsm_state13;
reg   [20:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_condition_2050;
reg    ap_condition_2053;
reg    ap_condition_2056;
reg    ap_condition_2059;
reg    ap_condition_2062;
reg    ap_condition_2065;
reg    ap_condition_2082;
reg    ap_condition_2085;
reg    ap_condition_2088;
reg    ap_condition_2091;
reg    ap_condition_2094;
reg    ap_condition_2097;
reg    ap_condition_2100;
reg    ap_condition_2103;
reg    ap_condition_2106;
reg    ap_condition_2109;
reg    ap_condition_2112;
reg    ap_condition_2115;
reg    ap_condition_2118;
reg    ap_condition_2121;
reg    ap_condition_2124;
reg    ap_condition_2127;
reg    ap_condition_2144;
reg    ap_condition_2147;
reg    ap_condition_2150;
reg    ap_condition_2153;
reg    ap_condition_2156;
reg    ap_condition_2159;
reg    ap_condition_2162;
reg    ap_condition_2165;
reg    ap_condition_2168;
reg    ap_condition_2171;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 21'd1;
#0 B_COL_3 = 32'd10;
#0 B_ROW_3 = 32'd64;
#0 OFMDim_current_3 = 32'd0;
#0 A_ROW_3 = 32'd64;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
end

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_0_address0),
    .ce0(A_V_1_0_ce0),
    .q0(A_V_1_0_q0),
    .address1(A_V_1_0_address1),
    .ce1(A_V_1_0_ce1),
    .we1(A_V_1_0_we1),
    .d1(A_V_1_0_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_0_address0),
    .ce0(B_V_1_0_ce0),
    .q0(B_V_1_0_q0),
    .address1(B_V_1_0_address1),
    .ce1(B_V_1_0_ce1),
    .we1(B_V_1_0_we1),
    .d1(B_V_1_0_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_1_address0),
    .ce0(A_V_1_1_ce0),
    .q0(A_V_1_1_q0),
    .address1(A_V_1_1_address1),
    .ce1(A_V_1_1_ce1),
    .we1(A_V_1_1_we1),
    .d1(A_V_1_1_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_1_address0),
    .ce0(B_V_1_1_ce0),
    .q0(B_V_1_1_q0),
    .address1(B_V_1_1_address1),
    .ce1(B_V_1_1_ce1),
    .we1(B_V_1_1_we1),
    .d1(B_V_1_1_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_2_address0),
    .ce0(A_V_1_2_ce0),
    .q0(A_V_1_2_q0),
    .address1(A_V_1_2_address1),
    .ce1(A_V_1_2_ce1),
    .we1(A_V_1_2_we1),
    .d1(A_V_1_2_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_2_address0),
    .ce0(B_V_1_2_ce0),
    .q0(B_V_1_2_q0),
    .address1(B_V_1_2_address1),
    .ce1(B_V_1_2_ce1),
    .we1(B_V_1_2_we1),
    .d1(B_V_1_2_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_3_address0),
    .ce0(A_V_1_3_ce0),
    .q0(A_V_1_3_q0),
    .address1(A_V_1_3_address1),
    .ce1(A_V_1_3_ce1),
    .we1(A_V_1_3_we1),
    .d1(A_V_1_3_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_3_address0),
    .ce0(B_V_1_3_ce0),
    .q0(B_V_1_3_q0),
    .address1(B_V_1_3_address1),
    .ce1(B_V_1_3_ce1),
    .we1(B_V_1_3_we1),
    .d1(B_V_1_3_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_4_address0),
    .ce0(A_V_1_4_ce0),
    .q0(A_V_1_4_q0),
    .address1(A_V_1_4_address1),
    .ce1(A_V_1_4_ce1),
    .we1(A_V_1_4_we1),
    .d1(A_V_1_4_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_4_address0),
    .ce0(B_V_1_4_ce0),
    .q0(B_V_1_4_q0),
    .address1(B_V_1_4_address1),
    .ce1(B_V_1_4_ce1),
    .we1(B_V_1_4_we1),
    .d1(B_V_1_4_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_5_address0),
    .ce0(A_V_1_5_ce0),
    .q0(A_V_1_5_q0),
    .address1(A_V_1_5_address1),
    .ce1(A_V_1_5_ce1),
    .we1(A_V_1_5_we1),
    .d1(A_V_1_5_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_5_address0),
    .ce0(B_V_1_5_ce0),
    .q0(B_V_1_5_q0),
    .address1(B_V_1_5_address1),
    .ce1(B_V_1_5_ce1),
    .we1(B_V_1_5_we1),
    .d1(B_V_1_5_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_6_address0),
    .ce0(A_V_1_6_ce0),
    .q0(A_V_1_6_q0),
    .address1(A_V_1_6_address1),
    .ce1(A_V_1_6_ce1),
    .we1(A_V_1_6_we1),
    .d1(A_V_1_6_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_6_address0),
    .ce0(B_V_1_6_ce0),
    .q0(B_V_1_6_q0),
    .address1(B_V_1_6_address1),
    .ce1(B_V_1_6_ce1),
    .we1(B_V_1_6_we1),
    .d1(B_V_1_6_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_7_address0),
    .ce0(A_V_1_7_ce0),
    .q0(A_V_1_7_q0),
    .address1(A_V_1_7_address1),
    .ce1(A_V_1_7_ce1),
    .we1(A_V_1_7_we1),
    .d1(A_V_1_7_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_7_address0),
    .ce0(B_V_1_7_ce0),
    .q0(B_V_1_7_q0),
    .address1(B_V_1_7_address1),
    .ce1(B_V_1_7_ce1),
    .we1(B_V_1_7_we1),
    .d1(B_V_1_7_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_8_address0),
    .ce0(A_V_1_8_ce0),
    .q0(A_V_1_8_q0),
    .address1(A_V_1_8_address1),
    .ce1(A_V_1_8_ce1),
    .we1(A_V_1_8_we1),
    .d1(A_V_1_8_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_8_address0),
    .ce0(B_V_1_8_ce0),
    .q0(B_V_1_8_q0),
    .address1(B_V_1_8_address1),
    .ce1(B_V_1_8_ce1),
    .we1(B_V_1_8_we1),
    .d1(B_V_1_8_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_9_address0),
    .ce0(A_V_1_9_ce0),
    .q0(A_V_1_9_q0),
    .address1(A_V_1_9_address1),
    .ce1(A_V_1_9_ce1),
    .we1(A_V_1_9_we1),
    .d1(A_V_1_9_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_9_address0),
    .ce0(B_V_1_9_ce0),
    .q0(B_V_1_9_q0),
    .address1(B_V_1_9_address1),
    .ce1(B_V_1_9_ce1),
    .we1(B_V_1_9_we1),
    .d1(B_V_1_9_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_10_address0),
    .ce0(A_V_1_10_ce0),
    .q0(A_V_1_10_q0),
    .address1(A_V_1_10_address1),
    .ce1(A_V_1_10_ce1),
    .we1(A_V_1_10_we1),
    .d1(A_V_1_10_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_10_address0),
    .ce0(B_V_1_10_ce0),
    .q0(B_V_1_10_q0),
    .address1(B_V_1_10_address1),
    .ce1(B_V_1_10_ce1),
    .we1(B_V_1_10_we1),
    .d1(B_V_1_10_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_11_address0),
    .ce0(A_V_1_11_ce0),
    .q0(A_V_1_11_q0),
    .address1(A_V_1_11_address1),
    .ce1(A_V_1_11_ce1),
    .we1(A_V_1_11_we1),
    .d1(A_V_1_11_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_11_address0),
    .ce0(B_V_1_11_ce0),
    .q0(B_V_1_11_q0),
    .address1(B_V_1_11_address1),
    .ce1(B_V_1_11_ce1),
    .we1(B_V_1_11_we1),
    .d1(B_V_1_11_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_12_address0),
    .ce0(A_V_1_12_ce0),
    .q0(A_V_1_12_q0),
    .address1(A_V_1_12_address1),
    .ce1(A_V_1_12_ce1),
    .we1(A_V_1_12_we1),
    .d1(A_V_1_12_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_12_address0),
    .ce0(B_V_1_12_ce0),
    .q0(B_V_1_12_q0),
    .address1(B_V_1_12_address1),
    .ce1(B_V_1_12_ce1),
    .we1(B_V_1_12_we1),
    .d1(B_V_1_12_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_13_address0),
    .ce0(A_V_1_13_ce0),
    .q0(A_V_1_13_q0),
    .address1(A_V_1_13_address1),
    .ce1(A_V_1_13_ce1),
    .we1(A_V_1_13_we1),
    .d1(A_V_1_13_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_13_address0),
    .ce0(B_V_1_13_ce0),
    .q0(B_V_1_13_q0),
    .address1(B_V_1_13_address1),
    .ce1(B_V_1_13_ce1),
    .we1(B_V_1_13_we1),
    .d1(B_V_1_13_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_14_address0),
    .ce0(A_V_1_14_ce0),
    .q0(A_V_1_14_q0),
    .address1(A_V_1_14_address1),
    .ce1(A_V_1_14_ce1),
    .we1(A_V_1_14_we1),
    .d1(A_V_1_14_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_14_address0),
    .ce0(B_V_1_14_ce0),
    .q0(B_V_1_14_q0),
    .address1(B_V_1_14_address1),
    .ce1(B_V_1_14_ce1),
    .we1(B_V_1_14_we1),
    .d1(B_V_1_14_d1)
);

FC_1u_64u_10u_s_AdQK #(
    .DataWidth( 16 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
A_V_1_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_15_address0),
    .ce0(A_V_1_15_ce0),
    .q0(A_V_1_15_q0),
    .address1(A_V_1_15_address1),
    .ce1(A_V_1_15_ce1),
    .we1(A_V_1_15_we1),
    .d1(A_V_1_15_d1)
);

FC_1u_64u_10u_s_BdRK #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_V_1_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_15_address0),
    .ce0(B_V_1_15_ce0),
    .q0(B_V_1_15_q0),
    .address1(B_V_1_15_address1),
    .ce1(B_V_1_15_ce1),
    .we1(B_V_1_15_we1),
    .d1(B_V_1_15_d1)
);

cifar_10_mul_32s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_32s_bkb_U190(
    .din0(tmp_V_313_reg_2300),
    .din1(tmp_V_307_reg_2286),
    .dout(KER_size_0_fu_1513_p2)
);

cifar_10_mul_32s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_32s_bkb_U191(
    .din0(tmp_V_307_reg_2286),
    .din1(KER_size_0_reg_2326),
    .dout(KER_size_1_fu_1539_p2)
);

cifar_10_mul_32s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_32s_bkb_U192(
    .din0(tmp_V_309_reg_2294),
    .din1(KER_size_1_reg_2341),
    .dout(KER_bound_fu_1543_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U193(
    .din0(A_V_1_1_q0),
    .din1(B_V_1_1_load_reg_2547),
    .dout(ret_V_1_fu_2167_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U194(
    .din0(A_V_1_3_q0),
    .din1(B_V_1_3_load_reg_2552),
    .dout(ret_V_3_fu_2173_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U195(
    .din0(A_V_1_9_q0),
    .din1(B_V_1_9_load_reg_2557),
    .dout(ret_V_9_fu_2179_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U196(
    .din0(A_V_1_11_q0),
    .din1(B_V_1_11_load_reg_2562),
    .dout(ret_V_11_fu_2185_p2)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U197(
    .din0(A_V_1_0_q0),
    .din1(B_V_1_0_load_reg_2651),
    .din2(ret_V_1_reg_2656),
    .dout(grp_fu_2191_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U198(
    .din0(A_V_1_2_q0),
    .din1(B_V_1_2_load_reg_2661),
    .din2(ret_V_3_reg_2666),
    .dout(grp_fu_2198_p3)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U199(
    .din0(A_V_1_5_q0),
    .din1(B_V_1_5_load_reg_2671),
    .dout(ret_V_5_fu_2205_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U200(
    .din0(A_V_1_7_q0),
    .din1(B_V_1_7_load_reg_2676),
    .dout(ret_V_7_fu_2211_p2)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U201(
    .din0(A_V_1_8_q0),
    .din1(B_V_1_8_load_reg_2681),
    .din2(ret_V_9_reg_2686),
    .dout(grp_fu_2217_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U202(
    .din0(A_V_1_10_q0),
    .din1(B_V_1_10_load_reg_2691),
    .din2(ret_V_11_reg_2696),
    .dout(grp_fu_2224_p3)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U203(
    .din0(A_V_1_13_q0),
    .din1(B_V_1_13_load_reg_2701),
    .dout(ret_V_13_fu_2231_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U204(
    .din0(A_V_1_15_q0),
    .din1(B_V_1_15_load_reg_2706),
    .dout(ret_V_15_fu_2237_p2)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U205(
    .din0(A_V_1_4_load_reg_2711),
    .din1(B_V_1_4_load_reg_2716),
    .din2(ret_V_5_reg_2721),
    .dout(grp_fu_2243_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U206(
    .din0(A_V_1_6_load_reg_2726),
    .din1(B_V_1_6_load_reg_2731),
    .din2(ret_V_7_reg_2736),
    .dout(grp_fu_2251_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U207(
    .din0(A_V_1_12_load_reg_2741),
    .din1(B_V_1_12_load_reg_2746),
    .din2(ret_V_13_reg_2751),
    .dout(grp_fu_2259_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U208(
    .din0(A_V_1_14_load_reg_2756),
    .din1(B_V_1_14_load_reg_2761),
    .din2(ret_V_15_reg_2766),
    .dout(grp_fu_2267_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state11) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state11))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state11);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state16) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((tmp_121_fu_1588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state16))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state16);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((tmp_121_fu_1588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state19)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp2_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state28) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state28))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state28);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond3_fu_1547_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i3_reg_1346 <= i_13_fu_1552_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i3_reg_1346 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2818 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_reg_1446 <= tmp_135_mid2_v_reg_2827;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        i_reg_1446 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ib_reg_1401 <= tmp_142_mid2_v_reg_2424;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ib_reg_1401 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ic_reg_1424 <= ic_4_reg_2465;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ic_reg_1424 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_1691_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten6_reg_1390 <= indvar_flatten_next7_fu_1696_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indvar_flatten6_reg_1390 <= 34'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2008_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten_reg_1435 <= indvar_flatten_next_fu_2014_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten_reg_1435 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        iter_reg_1368 <= iter_4_reg_2377;
    end else if (((exitcond_fu_1558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        iter_reg_1368 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_121_fu_1588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        j2_reg_1379 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_122_fu_1599_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j2_reg_1379 <= j_11_fu_1605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2008_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        j_reg_1457 <= j_10_fu_2089_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        j_reg_1457 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_121_fu_1588_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        num_imag_reg_1357 <= num_imag_4_reg_2363;
    end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1495_p2 == 1'd0) & (tmp_117_fu_1508_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        num_imag_reg_1357 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        p_2_reg_1412 <= sum_V_s_reg_2801;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_2_reg_1412 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_1558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        A_COL_ITER_reg_2368 <= A_COL_ITER_fu_1573_p2;
        A_ROW_3 <= B_ROW_3_load_reg_2317;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_1_12_load_reg_2741 <= A_V_1_12_q0;
        A_V_1_14_load_reg_2756 <= A_V_1_14_q0;
        A_V_1_4_load_reg_2711 <= A_V_1_4_q0;
        A_V_1_6_load_reg_2726 <= A_V_1_6_q0;
        B_V_1_12_load_reg_2746 <= B_V_1_12_q0;
        B_V_1_14_load_reg_2761 <= B_V_1_14_q0;
        B_V_1_4_load_reg_2716 <= B_V_1_4_q0;
        B_V_1_6_load_reg_2731 <= B_V_1_6_q0;
        tmp11_reg_2781 <= grp_fu_2217_p3;
        tmp12_reg_2786 <= grp_fu_2224_p3;
        tmp4_reg_2771 <= grp_fu_2191_p3;
        tmp5_reg_2776 <= grp_fu_2198_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1495_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        B_COL_3 <= tmp_V_313_reg_2300;
        OFMDim_current_3 <= tmp_V_315_reg_2308;
        tmp1_reg_2336 <= tmp1_fu_1530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        B_ROW_3 <= tmp_116_fu_1989_p2;
        tmp_116_reg_2813 <= tmp_116_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        B_ROW_3_load_reg_2317 <= B_ROW_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_1_0_load_reg_2651 <= B_V_1_0_q0;
        B_V_1_10_load_reg_2691 <= B_V_1_10_q0;
        B_V_1_13_load_reg_2701 <= B_V_1_13_q0;
        B_V_1_15_load_reg_2706 <= B_V_1_15_q0;
        B_V_1_2_load_reg_2661 <= B_V_1_2_q0;
        B_V_1_5_load_reg_2671 <= B_V_1_5_q0;
        B_V_1_7_load_reg_2676 <= B_V_1_7_q0;
        B_V_1_8_load_reg_2681 <= B_V_1_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_11_load_reg_2562 <= B_V_1_11_q0;
        B_V_1_1_load_reg_2547 <= B_V_1_1_q0;
        B_V_1_3_load_reg_2552 <= B_V_1_3_q0;
        B_V_1_9_load_reg_2557 <= B_V_1_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        KER_bound_reg_2346 <= KER_bound_fu_1543_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_117_fu_1508_p2 == 1'd0) & (tmp_s_fu_1495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        KER_size_0_reg_2326 <= KER_size_0_fu_1513_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        KER_size_1_reg_2341 <= KER_size_1_fu_1539_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_1691_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond10_reg_2414 <= exitcond10_fu_1708_p2;
        ic_mid2_reg_2419 <= ic_mid2_fu_1714_p3;
        tmp_155_cast_reg_2429 <= tmp_155_cast_fu_1752_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond10_reg_2414_pp2_iter1_reg <= exitcond10_reg_2414;
        exitcond_flatten8_reg_2405 <= exitcond_flatten8_fu_1691_p2;
        exitcond_flatten8_reg_2405_pp2_iter1_reg <= exitcond_flatten8_reg_2405;
        tmp_155_cast_reg_2429_pp2_iter1_reg <= tmp_155_cast_reg_2429;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        exitcond10_reg_2414_pp2_iter2_reg <= exitcond10_reg_2414_pp2_iter1_reg;
        exitcond10_reg_2414_pp2_iter3_reg <= exitcond10_reg_2414_pp2_iter2_reg;
        exitcond10_reg_2414_pp2_iter4_reg <= exitcond10_reg_2414_pp2_iter3_reg;
        exitcond_flatten8_reg_2405_pp2_iter2_reg <= exitcond_flatten8_reg_2405_pp2_iter1_reg;
        exitcond_flatten8_reg_2405_pp2_iter3_reg <= exitcond_flatten8_reg_2405_pp2_iter2_reg;
        exitcond_flatten8_reg_2405_pp2_iter4_reg <= exitcond_flatten8_reg_2405_pp2_iter3_reg;
        exitcond_flatten8_reg_2405_pp2_iter5_reg <= exitcond_flatten8_reg_2405_pp2_iter4_reg;
        ifzero_reg_2567_pp2_iter2_reg <= ifzero_reg_2567;
        ifzero_reg_2567_pp2_iter3_reg <= ifzero_reg_2567_pp2_iter2_reg;
        ifzero_reg_2567_pp2_iter4_reg <= ifzero_reg_2567_pp2_iter3_reg;
        ifzero_reg_2567_pp2_iter5_reg <= ifzero_reg_2567_pp2_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond3_reg_2351 <= exitcond3_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_flatten_reg_2818 <= exitcond_flatten_fu_2008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ic4_reg_2471[2 : 0] <= ic4_fu_1766_p1[2 : 0];
        ifzero_reg_2567 <= ifzero_fu_1773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_1691_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ic_4_reg_2465 <= ic_4_fu_1760_p2;
        tmp_142_mid2_v_reg_2424 <= tmp_142_mid2_v_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        iter_4_reg_2377 <= iter_4_fu_1593_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        num_imag_4_reg_2363 <= num_imag_4_fu_1563_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        or_cond_reg_2834 <= or_cond_fu_2075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (tmp_122_fu_1599_p2 == 1'd0) & (tmp_123_fu_1619_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_123_fu_1619_p2 == 1'd0) & (tmp_122_fu_1599_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        reg_1487 <= {{j2_reg_1379[6:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2008_p2 == 1'd0) & (or_cond_fu_2075_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_fu_2075_p2 == 1'd0) & (exitcond_flatten_fu_2008_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        reg_1491 <= {{j_mid2_fu_2032_p3[6:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405_pp2_iter1_reg == 1'd0))) begin
        ret_V_11_reg_2696 <= ret_V_11_fu_2185_p2;
        ret_V_1_reg_2656 <= ret_V_1_fu_2167_p2;
        ret_V_3_reg_2666 <= ret_V_3_fu_2173_p2;
        ret_V_9_reg_2686 <= ret_V_9_fu_2179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405_pp2_iter2_reg == 1'd0))) begin
        ret_V_13_reg_2751 <= ret_V_13_fu_2231_p2;
        ret_V_15_reg_2766 <= ret_V_15_fu_2237_p2;
        ret_V_5_reg_2721 <= ret_V_5_fu_2205_p2;
        ret_V_7_reg_2736 <= ret_V_7_fu_2211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        sum_V_s_reg_2801 <= sum_V_s_fu_1925_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_2405_pp2_iter3_reg == 1'd0))) begin
        tmp2_reg_2791 <= tmp2_fu_1894_p2;
        tmp9_reg_2796 <= tmp9_fu_1908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_122_fu_1599_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_123_reg_2391 <= tmp_123_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2008_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_135_mid2_v_reg_2827 <= tmp_135_mid2_v_fu_2045_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1495_p2 == 1'd0) & (tmp_117_fu_1508_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_138_reg_2331[33 : 2] <= tmp_138_fu_1517_p3[33 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2567_pp2_iter4_reg == 1'd1))) begin
        tmp_145_reg_2808 <= {{p_neg_fu_1931_p2[31:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_2008_p2 == 1'd0) & (or_cond_fu_2075_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_247_reg_2843 <= tmp_247_fu_2085_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_fu_2075_p2 == 1'd0) & (exitcond_flatten_fu_2008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_248_reg_2838 <= tmp_248_fu_2081_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_122_fu_1599_p2 == 1'd0) & (tmp_123_fu_1619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_250_reg_2400 <= tmp_250_fu_1629_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_123_fu_1619_p2 == 1'd0) & (tmp_122_fu_1599_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_251_reg_2395 <= tmp_251_fu_1625_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_305_reg_2281 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_307_reg_2286 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_309_reg_2294 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_313_reg_2300 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_V_315_reg_2308 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_reg_2275 <= in_stream_a_V_V_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2050)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_0_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_0_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_0_address1 = 'bx;
        end
    end else begin
        A_V_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_0_ce0 = 1'b1;
    end else begin
        A_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd0) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd0) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_0_ce1 = 1'b1;
    end else begin
        A_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2050)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_0_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_0_d1 = 16'd0;
        end else begin
            A_V_1_0_d1 = 'bx;
        end
    end else begin
        A_V_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd0) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd0) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_0_we1 = 1'b1;
    end else begin
        A_V_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2053)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_10_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_10_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_10_address1 = 'bx;
        end
    end else begin
        A_V_1_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_10_ce0 = 1'b1;
    end else begin
        A_V_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd10) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd10) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_10_ce1 = 1'b1;
    end else begin
        A_V_1_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2053)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_10_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_10_d1 = 16'd0;
        end else begin
            A_V_1_10_d1 = 'bx;
        end
    end else begin
        A_V_1_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd10) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd10) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_10_we1 = 1'b1;
    end else begin
        A_V_1_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2056)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_11_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_11_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_11_address1 = 'bx;
        end
    end else begin
        A_V_1_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_11_ce0 = 1'b1;
    end else begin
        A_V_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd11) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd11) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_11_ce1 = 1'b1;
    end else begin
        A_V_1_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2056)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_11_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_11_d1 = 16'd0;
        end else begin
            A_V_1_11_d1 = 'bx;
        end
    end else begin
        A_V_1_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd11) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd11) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_11_we1 = 1'b1;
    end else begin
        A_V_1_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2059)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_12_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_12_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_12_address1 = 'bx;
        end
    end else begin
        A_V_1_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_12_ce0 = 1'b1;
    end else begin
        A_V_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd12) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd12) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_12_ce1 = 1'b1;
    end else begin
        A_V_1_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2059)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_12_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_12_d1 = 16'd0;
        end else begin
            A_V_1_12_d1 = 'bx;
        end
    end else begin
        A_V_1_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd12) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd12) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_12_we1 = 1'b1;
    end else begin
        A_V_1_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2062)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_13_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_13_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_13_address1 = 'bx;
        end
    end else begin
        A_V_1_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_13_ce0 = 1'b1;
    end else begin
        A_V_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd13) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd13) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_13_ce1 = 1'b1;
    end else begin
        A_V_1_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2062)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_13_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_13_d1 = 16'd0;
        end else begin
            A_V_1_13_d1 = 'bx;
        end
    end else begin
        A_V_1_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd13) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd13) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_13_we1 = 1'b1;
    end else begin
        A_V_1_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2065)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_14_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_14_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_14_address1 = 'bx;
        end
    end else begin
        A_V_1_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_14_ce0 = 1'b1;
    end else begin
        A_V_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd14) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd14) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_14_ce1 = 1'b1;
    end else begin
        A_V_1_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2065)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_14_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_14_d1 = 16'd0;
        end else begin
            A_V_1_14_d1 = 'bx;
        end
    end else begin
        A_V_1_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd14) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd14) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_14_we1 = 1'b1;
    end else begin
        A_V_1_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2082)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_15_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_15_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_15_address1 = 'bx;
        end
    end else begin
        A_V_1_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_15_ce0 = 1'b1;
    end else begin
        A_V_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(reg_1487 == 5'd0) & ~(reg_1487 == 5'd1) & ~(reg_1487 == 5'd2) & ~(reg_1487 == 5'd3) & ~(reg_1487 == 5'd4) & ~(reg_1487 == 5'd5) & ~(reg_1487 == 5'd6) & ~(reg_1487 == 5'd7) & ~(reg_1487 == 5'd8) & ~(reg_1487 == 5'd9) & ~(reg_1487 == 5'd10) & ~(reg_1487 == 5'd11) & ~(reg_1487 == 5'd12) & ~(reg_1487 == 5'd13) & ~(reg_1487 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(reg_1487 == 5'd0) & ~(reg_1487 == 5'd1) & ~(reg_1487 == 5'd2) & ~(reg_1487 == 5'd3) & ~(reg_1487 == 5'd4) & ~(reg_1487 == 5'd5) & ~(reg_1487 == 5'd6) & ~(reg_1487 == 5'd7) & ~(reg_1487 == 5'd8) & ~(reg_1487 == 5'd9) & ~(reg_1487 == 5'd10) & ~(reg_1487 == 5'd11) & ~(reg_1487 == 5'd12) & ~(reg_1487 == 5'd13) & ~(reg_1487 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_15_ce1 = 1'b1;
    end else begin
        A_V_1_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2082)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_15_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_15_d1 = 16'd0;
        end else begin
            A_V_1_15_d1 = 'bx;
        end
    end else begin
        A_V_1_15_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(reg_1487 == 5'd0) & ~(reg_1487 == 5'd1) & ~(reg_1487 == 5'd2) & ~(reg_1487 == 5'd3) & ~(reg_1487 == 5'd4) & ~(reg_1487 == 5'd5) & ~(reg_1487 == 5'd6) & ~(reg_1487 == 5'd7) & ~(reg_1487 == 5'd8) & ~(reg_1487 == 5'd9) & ~(reg_1487 == 5'd10) & ~(reg_1487 == 5'd11) & ~(reg_1487 == 5'd12) & ~(reg_1487 == 5'd13) & ~(reg_1487 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(reg_1487 == 5'd0) & ~(reg_1487 == 5'd1) & ~(reg_1487 == 5'd2) & ~(reg_1487 == 5'd3) & ~(reg_1487 == 5'd4) & ~(reg_1487 == 5'd5) & ~(reg_1487 == 5'd6) & ~(reg_1487 == 5'd7) & ~(reg_1487 == 5'd8) & ~(reg_1487 == 5'd9) & ~(reg_1487 == 5'd10) & ~(reg_1487 == 5'd11) & ~(reg_1487 == 5'd12) & ~(reg_1487 == 5'd13) & ~(reg_1487 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_15_we1 = 1'b1;
    end else begin
        A_V_1_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2085)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_1_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_1_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_1_address1 = 'bx;
        end
    end else begin
        A_V_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_1_ce0 = 1'b1;
    end else begin
        A_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd1) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd1) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_1_ce1 = 1'b1;
    end else begin
        A_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2085)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_1_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_1_d1 = 16'd0;
        end else begin
            A_V_1_1_d1 = 'bx;
        end
    end else begin
        A_V_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd1) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd1) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_1_we1 = 1'b1;
    end else begin
        A_V_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2088)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_2_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_2_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_2_address1 = 'bx;
        end
    end else begin
        A_V_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_2_ce0 = 1'b1;
    end else begin
        A_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd2) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd2) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_2_ce1 = 1'b1;
    end else begin
        A_V_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2088)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_2_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_2_d1 = 16'd0;
        end else begin
            A_V_1_2_d1 = 'bx;
        end
    end else begin
        A_V_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd2) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd2) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_2_we1 = 1'b1;
    end else begin
        A_V_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2091)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_3_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_3_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_3_address1 = 'bx;
        end
    end else begin
        A_V_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_3_ce0 = 1'b1;
    end else begin
        A_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd3) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd3) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_3_ce1 = 1'b1;
    end else begin
        A_V_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2091)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_3_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_3_d1 = 16'd0;
        end else begin
            A_V_1_3_d1 = 'bx;
        end
    end else begin
        A_V_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd3) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd3) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_3_we1 = 1'b1;
    end else begin
        A_V_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2094)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_4_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_4_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_4_address1 = 'bx;
        end
    end else begin
        A_V_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_4_ce0 = 1'b1;
    end else begin
        A_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd4) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd4) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_4_ce1 = 1'b1;
    end else begin
        A_V_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2094)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_4_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_4_d1 = 16'd0;
        end else begin
            A_V_1_4_d1 = 'bx;
        end
    end else begin
        A_V_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd4) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd4) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_4_we1 = 1'b1;
    end else begin
        A_V_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2097)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_5_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_5_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_5_address1 = 'bx;
        end
    end else begin
        A_V_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_5_ce0 = 1'b1;
    end else begin
        A_V_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd5) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd5) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_5_ce1 = 1'b1;
    end else begin
        A_V_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2097)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_5_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_5_d1 = 16'd0;
        end else begin
            A_V_1_5_d1 = 'bx;
        end
    end else begin
        A_V_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd5) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd5) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_5_we1 = 1'b1;
    end else begin
        A_V_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2100)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_6_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_6_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_6_address1 = 'bx;
        end
    end else begin
        A_V_1_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_6_ce0 = 1'b1;
    end else begin
        A_V_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd6) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd6) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_6_ce1 = 1'b1;
    end else begin
        A_V_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2100)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_6_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_6_d1 = 16'd0;
        end else begin
            A_V_1_6_d1 = 'bx;
        end
    end else begin
        A_V_1_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd6) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd6) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_6_we1 = 1'b1;
    end else begin
        A_V_1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2103)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_7_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_7_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_7_address1 = 'bx;
        end
    end else begin
        A_V_1_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_7_ce0 = 1'b1;
    end else begin
        A_V_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd7) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd7) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_7_ce1 = 1'b1;
    end else begin
        A_V_1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2103)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_7_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_7_d1 = 16'd0;
        end else begin
            A_V_1_7_d1 = 'bx;
        end
    end else begin
        A_V_1_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd7) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd7) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_7_we1 = 1'b1;
    end else begin
        A_V_1_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2106)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_8_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_8_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_8_address1 = 'bx;
        end
    end else begin
        A_V_1_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_8_ce0 = 1'b1;
    end else begin
        A_V_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd8) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd8) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_8_ce1 = 1'b1;
    end else begin
        A_V_1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2106)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_8_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_8_d1 = 16'd0;
        end else begin
            A_V_1_8_d1 = 'bx;
        end
    end else begin
        A_V_1_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd8) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd8) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_8_we1 = 1'b1;
    end else begin
        A_V_1_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2109)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_9_address1 = newIndex6_fu_1672_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_9_address1 = newIndex7_fu_1633_p1;
        end else begin
            A_V_1_9_address1 = 'bx;
        end
    end else begin
        A_V_1_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_9_ce0 = 1'b1;
    end else begin
        A_V_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd9) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd9) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_9_ce1 = 1'b1;
    end else begin
        A_V_1_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2109)) begin
        if ((tmp_123_reg_2391 == 1'd1)) begin
            A_V_1_9_d1 = tmp_249_fu_1652_p1;
        end else if ((tmp_123_reg_2391 == 1'd0)) begin
            A_V_1_9_d1 = 16'd0;
        end else begin
            A_V_1_9_d1 = 'bx;
        end
    end else begin
        A_V_1_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd9) & (tmp_123_reg_2391 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (reg_1487 == 5'd9) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_1_9_we1 = 1'b1;
    end else begin
        A_V_1_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2112)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_0_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_0_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_0_address1 = 'bx;
        end
    end else begin
        B_V_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_0_ce0 = 1'b1;
    end else begin
        B_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd0) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd0) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_0_ce1 = 1'b1;
    end else begin
        B_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2112)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_0_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_0_d1 = 16'd0;
        end else begin
            B_V_1_0_d1 = 'bx;
        end
    end else begin
        B_V_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd0) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd0) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_0_we1 = 1'b1;
    end else begin
        B_V_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2115)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_10_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_10_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_10_address1 = 'bx;
        end
    end else begin
        B_V_1_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_10_ce0 = 1'b1;
    end else begin
        B_V_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd10) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd10) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_10_ce1 = 1'b1;
    end else begin
        B_V_1_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2115)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_10_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_10_d1 = 16'd0;
        end else begin
            B_V_1_10_d1 = 'bx;
        end
    end else begin
        B_V_1_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd10) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd10) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_10_we1 = 1'b1;
    end else begin
        B_V_1_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2118)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_11_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_11_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_11_address1 = 'bx;
        end
    end else begin
        B_V_1_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_11_ce0 = 1'b1;
    end else begin
        B_V_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd11) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd11) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_11_ce1 = 1'b1;
    end else begin
        B_V_1_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2118)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_11_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_11_d1 = 16'd0;
        end else begin
            B_V_1_11_d1 = 'bx;
        end
    end else begin
        B_V_1_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd11) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd11) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_11_we1 = 1'b1;
    end else begin
        B_V_1_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2121)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_12_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_12_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_12_address1 = 'bx;
        end
    end else begin
        B_V_1_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_1_12_ce0 = 1'b1;
    end else begin
        B_V_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd12) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd12) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_12_ce1 = 1'b1;
    end else begin
        B_V_1_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2121)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_12_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_12_d1 = 16'd0;
        end else begin
            B_V_1_12_d1 = 'bx;
        end
    end else begin
        B_V_1_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd12) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd12) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_12_we1 = 1'b1;
    end else begin
        B_V_1_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2124)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_13_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_13_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_13_address1 = 'bx;
        end
    end else begin
        B_V_1_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_13_ce0 = 1'b1;
    end else begin
        B_V_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd13) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd13) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_13_ce1 = 1'b1;
    end else begin
        B_V_1_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2124)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_13_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_13_d1 = 16'd0;
        end else begin
            B_V_1_13_d1 = 'bx;
        end
    end else begin
        B_V_1_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd13) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd13) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_13_we1 = 1'b1;
    end else begin
        B_V_1_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2127)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_14_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_14_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_14_address1 = 'bx;
        end
    end else begin
        B_V_1_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_1_14_ce0 = 1'b1;
    end else begin
        B_V_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd14) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd14) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_14_ce1 = 1'b1;
    end else begin
        B_V_1_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2127)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_14_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_14_d1 = 16'd0;
        end else begin
            B_V_1_14_d1 = 'bx;
        end
    end else begin
        B_V_1_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd14) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd14) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_14_we1 = 1'b1;
    end else begin
        B_V_1_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2144)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_15_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_15_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_15_address1 = 'bx;
        end
    end else begin
        B_V_1_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_15_ce0 = 1'b1;
    end else begin
        B_V_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(reg_1491 == 5'd14) & ~(reg_1491 == 5'd12) & ~(reg_1491 == 5'd6) & ~(reg_1491 == 5'd4) & ~(reg_1491 == 5'd13) & ~(reg_1491 == 5'd10) & ~(reg_1491 == 5'd8) & ~(reg_1491 == 5'd7) & ~(reg_1491 == 5'd5) & ~(reg_1491 == 5'd2) & ~(reg_1491 == 5'd0) & ~(reg_1491 == 5'd11) & ~(reg_1491 == 5'd9) & ~(reg_1491 == 5'd3) & ~(reg_1491 == 5'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~(reg_1491 == 5'd14) & ~(reg_1491 == 5'd12) & ~(reg_1491 == 5'd6) & ~(reg_1491 == 5'd4) & ~(reg_1491 == 5'd13) & ~(reg_1491 == 5'd10) & ~(reg_1491 == 5'd8) & ~(reg_1491 == 5'd7) & ~(reg_1491 == 5'd5) & ~(reg_1491 == 5'd2) & ~(reg_1491 == 5'd0) & ~(reg_1491 == 5'd11) & ~(reg_1491 == 5'd9) & ~(reg_1491 == 5'd3) & ~(reg_1491 == 5'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_15_ce1 = 1'b1;
    end else begin
        B_V_1_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2144)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_15_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_15_d1 = 16'd0;
        end else begin
            B_V_1_15_d1 = 'bx;
        end
    end else begin
        B_V_1_15_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(reg_1491 == 5'd14) & ~(reg_1491 == 5'd12) & ~(reg_1491 == 5'd6) & ~(reg_1491 == 5'd4) & ~(reg_1491 == 5'd13) & ~(reg_1491 == 5'd10) & ~(reg_1491 == 5'd8) & ~(reg_1491 == 5'd7) & ~(reg_1491 == 5'd5) & ~(reg_1491 == 5'd2) & ~(reg_1491 == 5'd0) & ~(reg_1491 == 5'd11) & ~(reg_1491 == 5'd9) & ~(reg_1491 == 5'd3) & ~(reg_1491 == 5'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~(reg_1491 == 5'd14) & ~(reg_1491 == 5'd12) & ~(reg_1491 == 5'd6) & ~(reg_1491 == 5'd4) & ~(reg_1491 == 5'd13) & ~(reg_1491 == 5'd10) & ~(reg_1491 == 5'd8) & ~(reg_1491 == 5'd7) & ~(reg_1491 == 5'd5) & ~(reg_1491 == 5'd2) & ~(reg_1491 == 5'd0) & ~(reg_1491 == 5'd11) & ~(reg_1491 == 5'd9) & ~(reg_1491 == 5'd3) & ~(reg_1491 == 5'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_15_we1 = 1'b1;
    end else begin
        B_V_1_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2147)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_1_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_1_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_1_address1 = 'bx;
        end
    end else begin
        B_V_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_1_ce0 = 1'b1;
    end else begin
        B_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd1) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd1) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_1_ce1 = 1'b1;
    end else begin
        B_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2147)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_1_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_1_d1 = 16'd0;
        end else begin
            B_V_1_1_d1 = 'bx;
        end
    end else begin
        B_V_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd1) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd1) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_1_we1 = 1'b1;
    end else begin
        B_V_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2150)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_2_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_2_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_2_address1 = 'bx;
        end
    end else begin
        B_V_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_2_ce0 = 1'b1;
    end else begin
        B_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd2) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd2) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_2_ce1 = 1'b1;
    end else begin
        B_V_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2150)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_2_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_2_d1 = 16'd0;
        end else begin
            B_V_1_2_d1 = 'bx;
        end
    end else begin
        B_V_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd2) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd2) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_2_we1 = 1'b1;
    end else begin
        B_V_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_3_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_3_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_3_address1 = 'bx;
        end
    end else begin
        B_V_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_3_ce0 = 1'b1;
    end else begin
        B_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd3) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd3) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_3_ce1 = 1'b1;
    end else begin
        B_V_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2153)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_3_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_3_d1 = 16'd0;
        end else begin
            B_V_1_3_d1 = 'bx;
        end
    end else begin
        B_V_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd3) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd3) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_3_we1 = 1'b1;
    end else begin
        B_V_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2156)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_4_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_4_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_4_address1 = 'bx;
        end
    end else begin
        B_V_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_1_4_ce0 = 1'b1;
    end else begin
        B_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd4) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd4) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_4_ce1 = 1'b1;
    end else begin
        B_V_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2156)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_4_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_4_d1 = 16'd0;
        end else begin
            B_V_1_4_d1 = 'bx;
        end
    end else begin
        B_V_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd4) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd4) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_4_we1 = 1'b1;
    end else begin
        B_V_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2159)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_5_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_5_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_5_address1 = 'bx;
        end
    end else begin
        B_V_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_5_ce0 = 1'b1;
    end else begin
        B_V_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd5) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd5) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_5_ce1 = 1'b1;
    end else begin
        B_V_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2159)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_5_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_5_d1 = 16'd0;
        end else begin
            B_V_1_5_d1 = 'bx;
        end
    end else begin
        B_V_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd5) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd5) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_5_we1 = 1'b1;
    end else begin
        B_V_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2162)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_6_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_6_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_6_address1 = 'bx;
        end
    end else begin
        B_V_1_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_1_6_ce0 = 1'b1;
    end else begin
        B_V_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd6) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd6) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_6_ce1 = 1'b1;
    end else begin
        B_V_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2162)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_6_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_6_d1 = 16'd0;
        end else begin
            B_V_1_6_d1 = 'bx;
        end
    end else begin
        B_V_1_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd6) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd6) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_6_we1 = 1'b1;
    end else begin
        B_V_1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2165)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_7_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_7_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_7_address1 = 'bx;
        end
    end else begin
        B_V_1_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_7_ce0 = 1'b1;
    end else begin
        B_V_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd7) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd7) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_7_ce1 = 1'b1;
    end else begin
        B_V_1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2165)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_7_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_7_d1 = 16'd0;
        end else begin
            B_V_1_7_d1 = 'bx;
        end
    end else begin
        B_V_1_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd7) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd7) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_7_we1 = 1'b1;
    end else begin
        B_V_1_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2168)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_8_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_8_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_8_address1 = 'bx;
        end
    end else begin
        B_V_1_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_8_ce0 = 1'b1;
    end else begin
        B_V_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd8) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd8) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_8_ce1 = 1'b1;
    end else begin
        B_V_1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2168)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_8_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_8_d1 = 16'd0;
        end else begin
            B_V_1_8_d1 = 'bx;
        end
    end else begin
        B_V_1_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd8) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd8) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_8_we1 = 1'b1;
    end else begin
        B_V_1_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2171)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_9_address1 = tmp_141_fu_2147_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_9_address1 = tmp_143_fu_2101_p1;
        end else begin
            B_V_1_9_address1 = 'bx;
        end
    end else begin
        B_V_1_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_9_ce0 = 1'b1;
    end else begin
        B_V_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd9) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd9) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_9_ce1 = 1'b1;
    end else begin
        B_V_1_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2171)) begin
        if ((or_cond_reg_2834 == 1'd1)) begin
            B_V_1_9_d1 = tmp_246_fu_2121_p1;
        end else if ((or_cond_reg_2834 == 1'd0)) begin
            B_V_1_9_d1 = 16'd0;
        end else begin
            B_V_1_9_d1 = 'bx;
        end
    end else begin
        B_V_1_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd9) & (or_cond_reg_2834 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (reg_1491 == 5'd9) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        B_V_1_9_we1 = 1'b1;
    end else begin
        B_V_1_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_fu_1547_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_122_fu_1599_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state16 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state16 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten8_fu_1691_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_2008_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state28 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state28 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2818 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_i_phi_fu_1450_p4 = tmp_135_mid2_v_reg_2827;
    end else begin
        ap_phi_mux_i_phi_fu_1450_p4 = i_reg_1446;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_ib_phi_fu_1405_p4 = tmp_142_mid2_v_reg_2424;
    end else begin
        ap_phi_mux_ib_phi_fu_1405_p4 = ib_reg_1401;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_ic_phi_fu_1428_p4 = ic_4_reg_2465;
    end else begin
        ap_phi_mux_ic_phi_fu_1428_p4 = ic_reg_1424;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_2405_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        ap_phi_mux_p_2_phi_fu_1416_p4 = sum_V_s_reg_2801;
    end else begin
        ap_phi_mux_p_2_phi_fu_1416_p4 = p_2_reg_1412;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((exitcond3_reg_2351 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((or_cond_reg_2834 == 1'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_stream_a_V_V_blk_n = in_stream_a_V_V_empty_n;
    end else begin
        in_stream_a_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond3_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_123_reg_2391 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        in_stream_a_V_V_read = 1'b1;
    end else begin
        in_stream_a_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (ifzero_reg_2567_pp2_iter5_reg == 1'd1) & (ap_enable_reg_pp2_iter6 == 1'b1)) | ((exitcond3_reg_2351 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond_reg_2834 == 1'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_stream_V_V_blk_n = out_stream_V_V_full_n;
    end else begin
        out_stream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ifzero_reg_2567_pp2_iter5_reg == 1'd1) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        out_stream_V_V_din = tmp_V_324_fu_1984_p1;
    end else if ((((exitcond3_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        out_stream_V_V_din = in_stream_a_V_V_dout;
    end else begin
        out_stream_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2567_pp2_iter5_reg == 1'd1) & (ap_enable_reg_pp2_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond3_reg_2351 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (or_cond_reg_2834 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        out_stream_V_V_write = 1'b1;
    end else begin
        out_stream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1495_p2 == 1'd0) & (tmp_117_fu_1508_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_117_fu_1508_p2 == 1'd0) & (tmp_s_fu_1495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (tmp_s_fu_1495_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond3_fu_1547_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond3_fu_1547_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state14 : begin
            if (((exitcond_fu_1558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((tmp_121_fu_1588_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (tmp_122_fu_1599_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (tmp_122_fu_1599_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten8_fu_1691_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten8_fu_1691_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (exitcond_flatten_fu_2008_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (exitcond_flatten_fu_2008_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_COL_ITER_fu_1573_p0 = OFMDim_current_3;

assign A_COL_ITER_fu_1573_p1 = OFMDim_current_3;

assign A_COL_ITER_fu_1573_p2 = ($signed(A_COL_ITER_fu_1573_p0) * $signed(A_COL_ITER_fu_1573_p1));

assign A_V_1_0_address0 = ic4_reg_2471;

assign A_V_1_10_address0 = ic4_reg_2471;

assign A_V_1_11_address0 = ic4_fu_1766_p1;

assign A_V_1_12_address0 = ic4_reg_2471;

assign A_V_1_13_address0 = ic4_reg_2471;

assign A_V_1_14_address0 = ic4_reg_2471;

assign A_V_1_15_address0 = ic4_reg_2471;

assign A_V_1_1_address0 = ic4_fu_1766_p1;

assign A_V_1_2_address0 = ic4_reg_2471;

assign A_V_1_3_address0 = ic4_fu_1766_p1;

assign A_V_1_4_address0 = ic4_reg_2471;

assign A_V_1_5_address0 = ic4_reg_2471;

assign A_V_1_6_address0 = ic4_reg_2471;

assign A_V_1_7_address0 = ic4_reg_2471;

assign A_V_1_8_address0 = ic4_reg_2471;

assign A_V_1_9_address0 = ic4_fu_1766_p1;

assign B_V_1_0_address0 = tmp_155_cast_reg_2429;

assign B_V_1_10_address0 = tmp_155_cast_reg_2429;

assign B_V_1_11_address0 = tmp_155_cast_fu_1752_p1;

assign B_V_1_12_address0 = tmp_155_cast_reg_2429_pp2_iter1_reg;

assign B_V_1_13_address0 = tmp_155_cast_reg_2429;

assign B_V_1_14_address0 = tmp_155_cast_reg_2429_pp2_iter1_reg;

assign B_V_1_15_address0 = tmp_155_cast_reg_2429;

assign B_V_1_1_address0 = tmp_155_cast_fu_1752_p1;

assign B_V_1_2_address0 = tmp_155_cast_reg_2429;

assign B_V_1_3_address0 = tmp_155_cast_fu_1752_p1;

assign B_V_1_4_address0 = tmp_155_cast_reg_2429_pp2_iter1_reg;

assign B_V_1_5_address0 = tmp_155_cast_reg_2429;

assign B_V_1_6_address0 = tmp_155_cast_reg_2429_pp2_iter1_reg;

assign B_V_1_7_address0 = tmp_155_cast_reg_2429;

assign B_V_1_8_address0 = tmp_155_cast_reg_2429;

assign B_V_1_9_address0 = tmp_155_cast_fu_1752_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond3_reg_2351 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((exitcond3_reg_2351 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond3_reg_2351 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((exitcond3_reg_2351 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond3_reg_2351 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((exitcond3_reg_2351 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((tmp_123_reg_2391 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((tmp_123_reg_2391 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((ifzero_reg_2567_pp2_iter5_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ifzero_reg_2567_pp2_iter5_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ifzero_reg_2567_pp2_iter5_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((or_cond_reg_2834 == 1'd1) & (out_stream_V_V_full_n == 1'b0)) | ((or_cond_reg_2834 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((or_cond_reg_2834 == 1'd1) & (out_stream_V_V_full_n == 1'b0)) | ((or_cond_reg_2834 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((or_cond_reg_2834 == 1'd1) & (out_stream_V_V_full_n == 1'b0)) | ((or_cond_reg_2834 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0));
end

assign ap_block_state11_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter1 = (((exitcond3_reg_2351 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((exitcond3_reg_2351 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0)));
end

assign ap_block_state16_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp1_stage0_iter1 = ((tmp_123_reg_2391 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0));
end

assign ap_block_state19_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

assign ap_block_state20_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp2_stage0_iter6 = ((ifzero_reg_2567_pp2_iter5_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0));
end

assign ap_block_state28_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp3_stage0_iter1 = (((or_cond_reg_2834 == 1'd1) & (out_stream_V_V_full_n == 1'b0)) | ((or_cond_reg_2834 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_2050 = ((reg_1487 == 5'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2053 = ((reg_1487 == 5'd10) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2056 = ((reg_1487 == 5'd11) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2059 = ((reg_1487 == 5'd12) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2062 = ((reg_1487 == 5'd13) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2065 = ((reg_1487 == 5'd14) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2082 = (~(reg_1487 == 5'd0) & ~(reg_1487 == 5'd1) & ~(reg_1487 == 5'd2) & ~(reg_1487 == 5'd3) & ~(reg_1487 == 5'd4) & ~(reg_1487 == 5'd5) & ~(reg_1487 == 5'd6) & ~(reg_1487 == 5'd7) & ~(reg_1487 == 5'd8) & ~(reg_1487 == 5'd9) & ~(reg_1487 == 5'd10) & ~(reg_1487 == 5'd11) & ~(reg_1487 == 5'd12) & ~(reg_1487 == 5'd13) & ~(reg_1487 == 5'd14) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2085 = ((reg_1487 == 5'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2088 = ((reg_1487 == 5'd2) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2091 = ((reg_1487 == 5'd3) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2094 = ((reg_1487 == 5'd4) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2097 = ((reg_1487 == 5'd5) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2100 = ((reg_1487 == 5'd6) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2103 = ((reg_1487 == 5'd7) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2106 = ((reg_1487 == 5'd8) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2109 = ((reg_1487 == 5'd9) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_2112 = ((reg_1491 == 5'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2115 = ((reg_1491 == 5'd10) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2118 = ((reg_1491 == 5'd11) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2121 = ((reg_1491 == 5'd12) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2124 = ((reg_1491 == 5'd13) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2127 = ((reg_1491 == 5'd14) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2144 = (~(reg_1491 == 5'd14) & ~(reg_1491 == 5'd12) & ~(reg_1491 == 5'd6) & ~(reg_1491 == 5'd4) & ~(reg_1491 == 5'd13) & ~(reg_1491 == 5'd10) & ~(reg_1491 == 5'd8) & ~(reg_1491 == 5'd7) & ~(reg_1491 == 5'd5) & ~(reg_1491 == 5'd2) & ~(reg_1491 == 5'd0) & ~(reg_1491 == 5'd11) & ~(reg_1491 == 5'd9) & ~(reg_1491 == 5'd3) & ~(reg_1491 == 5'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2147 = ((reg_1491 == 5'd1) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2150 = ((reg_1491 == 5'd2) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2153 = ((reg_1491 == 5'd3) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2156 = ((reg_1491 == 5'd4) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2159 = ((reg_1491 == 5'd5) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2162 = ((reg_1491 == 5'd6) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2165 = ((reg_1491 == 5'd7) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2168 = ((reg_1491 == 5'd8) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2171 = ((reg_1491 == 5'd9) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign exitcond10_fu_1708_p2 = ((ap_phi_mux_ic_phi_fu_1428_p4 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond3_fu_1547_p2 = ((i3_reg_1346 == KER_bound_reg_2346) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_1691_p2 = ((indvar_flatten6_reg_1390 == tmp_138_reg_2331) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_2008_p2 = ((indvar_flatten_reg_1435 == 10'd640) ? 1'b1 : 1'b0);

assign exitcond_fu_1558_p2 = ((num_imag_reg_1357 == tmp_V_305_reg_2281) ? 1'b1 : 1'b0);

assign i_12_fu_2020_p2 = (ap_phi_mux_i_phi_fu_1450_p4 + 4'd1);

assign i_13_fu_1552_p2 = (i3_reg_1346 + 32'd1);

assign i_cast_fu_1999_p1 = ap_phi_mux_i_phi_fu_1450_p4;

assign i_cast_mid1_fu_2041_p1 = i_12_fu_2020_p2;

assign ib_4_fu_1702_p2 = (32'd1 + ap_phi_mux_ib_phi_fu_1405_p4);

assign ic4_cast_fu_1742_p1 = ic_mid2_fu_1714_p3;

assign ic4_fu_1766_p1 = ic_mid2_reg_2419;

assign ic_4_fu_1760_p2 = (3'd1 + ic_mid2_fu_1714_p3);

assign ic_mid2_fu_1714_p3 = ((exitcond10_fu_1708_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_ic_phi_fu_1428_p4);

assign ifzero_fu_1773_p2 = ((ic_4_reg_2465 == 3'd4) ? 1'b1 : 1'b0);

assign indvar_flatten_next7_fu_1696_p2 = (indvar_flatten6_reg_1390 + 34'd1);

assign indvar_flatten_next_fu_2014_p2 = (indvar_flatten_reg_1435 + 10'd1);

assign iter_4_fu_1593_p2 = (iter_reg_1368 + 31'd1);

assign iter_cast_fu_1584_p1 = iter_reg_1368;

assign j2_cast_fu_1611_p1 = j2_reg_1379;

assign j_10_fu_2089_p2 = (j_mid2_fu_2032_p3 + 7'd1);

assign j_11_fu_1605_p2 = (j2_reg_1379 + 7'd1);

assign j_cast_fu_2066_p1 = j_mid2_fu_2032_p3;

assign j_mid2_fu_2032_p3 = ((tmp_139_fu_2026_p2[0:0] === 1'b1) ? 7'd0 : j_reg_1457);

assign newIndex6_fu_1672_p1 = tmp_250_reg_2400;

assign newIndex7_fu_1633_p1 = tmp_251_reg_2395;

assign num_imag_4_fu_1563_p2 = (num_imag_reg_1357 + 32'd1);

assign or_cond_fu_2075_p2 = (tmp_136_mid2_fu_2058_p3 & tmp_120_fu_2070_p2);

assign output_data_fu_1976_p3 = ((tmp_253_fu_1947_p3[0:0] === 1'b1) ? p_neg_t_fu_1957_p2 : p_lshr_f_cast_fu_1972_p1);

assign p_2_mid2_fu_1914_p3 = ((exitcond10_reg_2414_pp2_iter4_reg[0:0] === 1'b1) ? 32'd0 : ap_phi_mux_p_2_phi_fu_1416_p4);

assign p_lshr_cast_fu_1954_p1 = tmp_145_reg_2808;

assign p_lshr_f_cast_fu_1972_p1 = tmp_146_fu_1963_p4;

assign p_neg_fu_1931_p2 = (32'd0 - sum_V_s_fu_1925_p2);

assign p_neg_t_fu_1957_p2 = (18'd0 - p_lshr_cast_fu_1954_p1);

assign start_out = real_start;

assign sum_V_s_fu_1925_p2 = (tmp_28_fu_1921_p2 + p_2_mid2_fu_1914_p3);

assign tmp10_fu_1900_p2 = ($signed(tmp11_reg_2781) + $signed(tmp12_reg_2786));

assign tmp13_fu_1904_p2 = ($signed(grp_fu_2259_p3) + $signed(grp_fu_2267_p3));

assign tmp1_fu_1530_p2 = ($signed(tmp_V_307_reg_2286) * $signed(tmp_V_309_reg_2294));

assign tmp2_fu_1894_p2 = (tmp3_fu_1886_p2 + tmp6_fu_1890_p2);

assign tmp3_fu_1886_p2 = ($signed(tmp4_reg_2771) + $signed(tmp5_reg_2776));

assign tmp6_fu_1890_p2 = ($signed(grp_fu_2243_p3) + $signed(grp_fu_2251_p3));

assign tmp9_fu_1908_p2 = (tmp10_fu_1900_p2 + tmp13_fu_1904_p2);

assign tmp_116_fu_1989_p2 = ($signed(tmp1_reg_2336) * $signed(tmp_V_307_reg_2286));

assign tmp_117_fu_1508_p2 = ((tmp_V_reg_2275 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_118_fu_2003_p2 = ((i_cast_fu_1999_p1 < tmp_V_313_reg_2300) ? 1'b1 : 1'b0);

assign tmp_120_fu_2070_p2 = ((j_cast_fu_2066_p1 < tmp_116_reg_2813) ? 1'b1 : 1'b0);

assign tmp_121_fu_1588_p2 = (($signed(iter_cast_fu_1584_p1) < $signed(A_COL_ITER_reg_2368)) ? 1'b1 : 1'b0);

assign tmp_122_fu_1599_p2 = ((j2_reg_1379 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_123_fu_1619_p2 = ((j2_cast_fu_1611_p1 < A_ROW_3) ? 1'b1 : 1'b0);

assign tmp_135_mid2_v_fu_2045_p3 = ((tmp_139_fu_2026_p2[0:0] === 1'b1) ? i_12_fu_2020_p2 : ap_phi_mux_i_phi_fu_1450_p4);

assign tmp_136_mid1_fu_2053_p2 = ((i_cast_mid1_fu_2041_p1 < tmp_V_313_reg_2300) ? 1'b1 : 1'b0);

assign tmp_136_mid2_fu_2058_p3 = ((tmp_139_fu_2026_p2[0:0] === 1'b1) ? tmp_136_mid1_fu_2053_p2 : tmp_118_fu_2003_p2);

assign tmp_138_fu_1517_p3 = {{B_COL_3}, {2'd0}};

assign tmp_139_fu_2026_p2 = ((j_reg_1457 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_140_fu_2141_p3 = {{tmp_135_mid2_v_reg_2827}, {tmp_247_reg_2843}};

assign tmp_141_fu_2147_p1 = tmp_140_fu_2141_p3;

assign tmp_142_fu_2095_p3 = {{tmp_135_mid2_v_reg_2827}, {tmp_248_reg_2838}};

assign tmp_142_mid2_v_fu_1722_p3 = ((exitcond10_fu_1708_p2[0:0] === 1'b1) ? ib_4_fu_1702_p2 : ap_phi_mux_ib_phi_fu_1405_p4);

assign tmp_143_fu_2101_p1 = tmp_142_fu_2095_p3;

assign tmp_144_fu_1746_p2 = (tmp_154_cast_fu_1734_p3 + ic4_cast_fu_1742_p1);

assign tmp_146_fu_1963_p4 = {{sum_V_s_reg_2801[31:15]}};

assign tmp_154_cast_fu_1734_p3 = {{tmp_252_fu_1730_p1}, {2'd0}};

assign tmp_155_cast_fu_1752_p1 = $signed(tmp_144_fu_1746_p2);

assign tmp_246_fu_2121_p1 = in_stream_a_V_V_dout[15:0];

assign tmp_247_fu_2085_p1 = j_mid2_fu_2032_p3[1:0];

assign tmp_248_fu_2081_p1 = j_mid2_fu_2032_p3[1:0];

assign tmp_249_fu_1652_p1 = in_stream_a_V_V_dout[15:0];

assign tmp_250_fu_1629_p1 = j2_reg_1379[1:0];

assign tmp_251_fu_1625_p1 = j2_reg_1379[1:0];

assign tmp_252_fu_1730_p1 = tmp_142_mid2_v_fu_1722_p3[4:0];

assign tmp_253_fu_1947_p3 = sum_V_s_reg_2801[32'd31];

assign tmp_28_fu_1921_p2 = (tmp2_reg_2791 + tmp9_reg_2796);

assign tmp_V_324_fu_1984_p1 = $signed(output_data_fu_1976_p3);

assign tmp_s_fu_1495_p2 = ((tmp_V_reg_2275 == 32'd5) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_138_reg_2331[1:0] <= 2'b00;
    ic4_reg_2471[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //FC_1u_64u_10u_s
