Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    LAPTOP-GVTSPVCV
Date:        Mon Feb 14 14:06:13 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -tcl C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
auto_infer_blackbox is not supported in current product.
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\compiler_directives.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\oddrx4.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\io_controller_tx.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\byte_packetizer.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\crc16_2lane_bb.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\parallel2byte_bb.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\packetheader_bb.v
Removed file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\Commando_Inicial.v
TCL script complete: "C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog/launch_synplify.tcl"
exit status=0
