Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Oct 16 13:25:45 2023
| Host         : thwomp running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.772        0.000                      0                   49        0.261        0.000                      0                   49       41.160        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.772        0.000                      0                   49        0.261        0.000                      0                   49       41.160        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.772ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.704ns (23.716%)  route 2.264ns (76.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clock_divider_instance/prescaler_reg[22]/Q
                         net (fo=2, routed)           0.881     6.493    clock_divider_instance/prescaler[22]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.617 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.441    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.560     8.124    clock_divider_instance/clk_out
    SLICE_X40Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506    88.184    clock_divider_instance/CLK
    SLICE_X40Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[0]/C
                         clock pessimism              0.272    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X40Y31         FDRE (Setup_fdre_C_R)       -0.524    87.897    clock_divider_instance/prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                         87.897    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                 79.772    

Slack (MET) :             79.780ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.020%)  route 2.354ns (76.980%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clock_divider_instance/prescaler_reg[22]/Q
                         net (fo=2, routed)           0.881     6.493    clock_divider_instance/prescaler[22]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.617 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.441    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.650     8.214    clock_divider_instance/clk_out
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    88.187    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[10]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429    87.995    clock_divider_instance/prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         87.995    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 79.780    

Slack (MET) :             79.780ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.020%)  route 2.354ns (76.980%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clock_divider_instance/prescaler_reg[22]/Q
                         net (fo=2, routed)           0.881     6.493    clock_divider_instance/prescaler[22]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.617 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.441    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.650     8.214    clock_divider_instance/clk_out
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    88.187    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[11]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429    87.995    clock_divider_instance/prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         87.995    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 79.780    

Slack (MET) :             79.780ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.020%)  route 2.354ns (76.980%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clock_divider_instance/prescaler_reg[22]/Q
                         net (fo=2, routed)           0.881     6.493    clock_divider_instance/prescaler[22]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.617 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.441    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.650     8.214    clock_divider_instance/clk_out
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    88.187    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[12]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429    87.995    clock_divider_instance/prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         87.995    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 79.780    

Slack (MET) :             79.780ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.020%)  route 2.354ns (76.980%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clock_divider_instance/prescaler_reg[22]/Q
                         net (fo=2, routed)           0.881     6.493    clock_divider_instance/prescaler[22]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.617 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.441    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.650     8.214    clock_divider_instance/clk_out
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    88.187    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[9]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429    87.995    clock_divider_instance/prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         87.995    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 79.780    

Slack (MET) :             79.803ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.704ns (23.176%)  route 2.334ns (76.824%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clock_divider_instance/prescaler_reg[19]/Q
                         net (fo=2, routed)           0.862     6.474    clock_divider_instance/prescaler[19]
    SLICE_X40Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.598 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.422    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.546 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.648     8.194    clock_divider_instance/clk_out
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    88.189    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[21]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429    87.997    clock_divider_instance/prescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 79.803    

Slack (MET) :             79.803ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.704ns (23.176%)  route 2.334ns (76.824%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clock_divider_instance/prescaler_reg[19]/Q
                         net (fo=2, routed)           0.862     6.474    clock_divider_instance/prescaler[19]
    SLICE_X40Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.598 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.422    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.546 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.648     8.194    clock_divider_instance/clk_out
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    88.189    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429    87.997    clock_divider_instance/prescaler_reg[22]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 79.803    

Slack (MET) :             79.803ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.704ns (23.176%)  route 2.334ns (76.824%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clock_divider_instance/prescaler_reg[19]/Q
                         net (fo=2, routed)           0.862     6.474    clock_divider_instance/prescaler[19]
    SLICE_X40Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.598 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.422    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.546 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.648     8.194    clock_divider_instance/clk_out
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    88.189    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[23]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429    87.997    clock_divider_instance/prescaler_reg[23]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 79.803    

Slack (MET) :             79.867ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.704ns (23.716%)  route 2.264ns (76.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clock_divider_instance/prescaler_reg[22]/Q
                         net (fo=2, routed)           0.881     6.493    clock_divider_instance/prescaler[22]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.617 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.441    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.560     8.124    clock_divider_instance/clk_out
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506    88.184    clock_divider_instance/CLK
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[1]/C
                         clock pessimism              0.272    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X41Y31         FDRE (Setup_fdre_C_R)       -0.429    87.992    clock_divider_instance/prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         87.992    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                 79.867    

Slack (MET) :             79.867ns  (required time - arrival time)
  Source:                 clock_divider_instance/prescaler_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.704ns (23.716%)  route 2.264ns (76.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.156    clock_divider_instance/CLK
    SLICE_X41Y36         FDRE                                         r  clock_divider_instance/prescaler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clock_divider_instance/prescaler_reg[22]/Q
                         net (fo=2, routed)           0.881     6.493    clock_divider_instance/prescaler[22]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.617 r  clock_divider_instance/prescaler[23]_i_5/O
                         net (fo=2, routed)           0.824     7.441    clock_divider_instance/prescaler[23]_i_5_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  clock_divider_instance/prescaler[23]_i_1/O
                         net (fo=24, routed)          0.560     8.124    clock_divider_instance/clk_out
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506    88.184    clock_divider_instance/CLK
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[2]/C
                         clock pessimism              0.272    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X41Y31         FDRE (Setup_fdre_C_R)       -0.429    87.992    clock_divider_instance/prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         87.992    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                 79.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.479    clock_divider_instance/CLK
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clock_divider_instance/prescaler_reg[20]/Q
                         net (fo=2, routed)           0.117     1.737    clock_divider_instance/prescaler[20]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clock_divider_instance/prescaler0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.845    clock_divider_instance/p_1_in[20]
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.993    clock_divider_instance/CLK
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[20]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105     1.584    clock_divider_instance/prescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.476    clock_divider_instance/CLK
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_divider_instance/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.117     1.734    clock_divider_instance/prescaler[4]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clock_divider_instance/prescaler0_carry/O[3]
                         net (fo=1, routed)           0.000     1.842    clock_divider_instance/p_1_in[4]
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.989    clock_divider_instance/CLK
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[4]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.581    clock_divider_instance/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.479    clock_divider_instance/CLK
    SLICE_X41Y34         FDRE                                         r  clock_divider_instance/prescaler_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clock_divider_instance/prescaler_reg[16]/Q
                         net (fo=2, routed)           0.117     1.737    clock_divider_instance/prescaler[16]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clock_divider_instance/prescaler0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.845    clock_divider_instance/p_1_in[16]
    SLICE_X41Y34         FDRE                                         r  clock_divider_instance/prescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.992    clock_divider_instance/CLK
    SLICE_X41Y34         FDRE                                         r  clock_divider_instance/prescaler_reg[16]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105     1.584    clock_divider_instance/prescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.478    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_divider_instance/prescaler_reg[12]/Q
                         net (fo=2, routed)           0.120     1.739    clock_divider_instance/prescaler[12]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  clock_divider_instance/prescaler0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.847    clock_divider_instance/p_1_in[12]
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.991    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[12]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.105     1.583    clock_divider_instance/prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.477    clock_divider_instance/CLK
    SLICE_X41Y32         FDRE                                         r  clock_divider_instance/prescaler_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock_divider_instance/prescaler_reg[8]/Q
                         net (fo=2, routed)           0.120     1.738    clock_divider_instance/prescaler[8]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clock_divider_instance/prescaler0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.846    clock_divider_instance/p_1_in[8]
    SLICE_X41Y32         FDRE                                         r  clock_divider_instance/prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.990    clock_divider_instance/CLK
    SLICE_X41Y32         FDRE                                         r  clock_divider_instance/prescaler_reg[8]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.582    clock_divider_instance/prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.478    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_divider_instance/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.116     1.735    clock_divider_instance/prescaler[9]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  clock_divider_instance/prescaler0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.850    clock_divider_instance/p_1_in[9]
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.991    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[9]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.105     1.583    clock_divider_instance/prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.479    clock_divider_instance/CLK
    SLICE_X41Y34         FDRE                                         r  clock_divider_instance/prescaler_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clock_divider_instance/prescaler_reg[13]/Q
                         net (fo=2, routed)           0.116     1.736    clock_divider_instance/prescaler[13]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  clock_divider_instance/prescaler0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.851    clock_divider_instance/p_1_in[13]
    SLICE_X41Y34         FDRE                                         r  clock_divider_instance/prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.992    clock_divider_instance/CLK
    SLICE_X41Y34         FDRE                                         r  clock_divider_instance/prescaler_reg[13]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105     1.584    clock_divider_instance/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.478    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_divider_instance/prescaler_reg[11]/Q
                         net (fo=2, routed)           0.120     1.739    clock_divider_instance/prescaler[11]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  clock_divider_instance/prescaler0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.850    clock_divider_instance/p_1_in[11]
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.991    clock_divider_instance/CLK
    SLICE_X41Y33         FDRE                                         r  clock_divider_instance/prescaler_reg[11]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.105     1.583    clock_divider_instance/prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.476    clock_divider_instance/CLK
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_divider_instance/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.120     1.737    clock_divider_instance/prescaler[3]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  clock_divider_instance/prescaler0_carry/O[2]
                         net (fo=1, routed)           0.000     1.848    clock_divider_instance/p_1_in[3]
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.989    clock_divider_instance/CLK
    SLICE_X41Y31         FDRE                                         r  clock_divider_instance/prescaler_reg[3]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.581    clock_divider_instance/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clock_divider_instance/prescaler_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_divider_instance/prescaler_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.479    clock_divider_instance/CLK
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clock_divider_instance/prescaler_reg[19]/Q
                         net (fo=2, routed)           0.121     1.741    clock_divider_instance/prescaler[19]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  clock_divider_instance/prescaler0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.852    clock_divider_instance/p_1_in[19]
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.993    clock_divider_instance/CLK
    SLICE_X41Y35         FDRE                                         r  clock_divider_instance/prescaler_reg[19]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105     1.584    clock_divider_instance/prescaler_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y33   clock_divider_instance/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y31   clock_divider_instance/prescaler_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y33   clock_divider_instance/prescaler_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y33   clock_divider_instance/prescaler_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y33   clock_divider_instance/prescaler_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y34   clock_divider_instance/prescaler_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y34   clock_divider_instance/prescaler_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y34   clock_divider_instance/prescaler_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y34   clock_divider_instance/prescaler_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y33   clock_divider_instance/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y33   clock_divider_instance/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   clock_divider_instance/prescaler_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   clock_divider_instance/prescaler_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y33   clock_divider_instance/prescaler_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y33   clock_divider_instance/prescaler_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y33   clock_divider_instance/prescaler_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y33   clock_divider_instance/prescaler_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y33   clock_divider_instance/prescaler_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y33   clock_divider_instance/prescaler_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y33   clock_divider_instance/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y33   clock_divider_instance/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   clock_divider_instance/prescaler_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   clock_divider_instance/prescaler_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y33   clock_divider_instance/prescaler_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y33   clock_divider_instance/prescaler_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y33   clock_divider_instance/prescaler_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y33   clock_divider_instance/prescaler_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y33   clock_divider_instance/prescaler_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y33   clock_divider_instance/prescaler_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 5.114ns (61.521%)  route 3.199ns (38.479%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.385     2.848    btn_IBUF[1]
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.972 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.785    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.528     8.312 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.312    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.694ns  (logic 4.976ns (64.677%)  route 2.718ns (35.323%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.718     4.181    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.513     7.694 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.694    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.446ns (67.098%)  route 0.709ns (32.902%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.709     0.940    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.214     2.154 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.154    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.504ns (62.570%)  route 0.900ns (37.430%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.519     0.750    btn_IBUF[1]
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.795 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.380     1.175    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     2.403 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.403    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_divider_instance/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.154ns (52.772%)  route 3.718ns (47.228%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.626     5.153    clock_divider_instance/CLK
    SLICE_X40Y33         FDRE                                         r  clock_divider_instance/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  clock_divider_instance/clk_out_reg/Q
                         net (fo=3, routed)           1.423     7.094    clock_divider_instance/led_OBUF[0]
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.218 r  clock_divider_instance/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.295     9.513    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         3.512    13.025 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.025    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_instance/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.728ns  (logic 4.045ns (70.615%)  route 1.683ns (29.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.626     5.153    clock_divider_instance/CLK
    SLICE_X40Y33         FDRE                                         r  clock_divider_instance/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider_instance/clk_out_reg/Q
                         net (fo=3, routed)           1.683     7.354    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527    10.881 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.881    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_divider_instance/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.392ns (80.452%)  route 0.338ns (19.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.478    clock_divider_instance/CLK
    SLICE_X40Y33         FDRE                                         r  clock_divider_instance/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clock_divider_instance/clk_out_reg/Q
                         net (fo=3, routed)           0.338     1.980    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     3.208 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.208    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_instance/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.422ns (54.955%)  route 1.166ns (45.045%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.478    clock_divider_instance/CLK
    SLICE_X40Y33         FDRE                                         r  clock_divider_instance/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  clock_divider_instance/clk_out_reg/Q
                         net (fo=3, routed)           0.567     2.208    clock_divider_instance/led_OBUF[0]
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.045     2.253 r  clock_divider_instance/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.853    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.213     4.066 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.066    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





