/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *
 *                This software is copyright protected and proprietary to Vector Informatik GmbH.
 *                Vector Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                All other rights remain with Vector Informatik GmbH.
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *          File:  TSC_PVTApp_AdiInterfaces.h
 *        Config:  SCIM_BP.dpa
 *   ECU-Project:  CIOM
 *
 *     Generator:  MICROSAR RTE Generator Version 4.18.0
 *                 RTE Core Version 1.18.0
 *       License:  Unlimited license CBD1800194 for Volvo Group Trucks Technology
 *
 *   Description:  Header of wrapper software component for Bte-based Rte test cases
 *********************************************************************************************************************/


/** Sender receiver - explicit read services */
Debug_PVT_SCIM_Ctrl_DaiPullUp_1 TSC_PVTApp_AdiInterfaces_Rte_DRead_Debug_PVT_SCIM_Ctrl_DaiPullUp_1_Debug_PVT_SCIM_Ctrl_DaiPullUp(void);
Debug_PVT_SCIM_Ctrl_LivingPullUp_1 TSC_PVTApp_AdiInterfaces_Rte_DRead_Debug_PVT_SCIM_Ctrl_LivingPullUp_Debug_PVT_SCIM_Ctrl_LivingPullUp(void);
Debug_PVT_SCIM_Ctrl_ParkedPullUp_1 TSC_PVTApp_AdiInterfaces_Rte_DRead_Debug_PVT_SCIM_Ctrl_ParkedPullUp_Debug_PVT_SCIM_Ctrl_ParkedPullUp(void);

/** Sender receiver - explicit write services */
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_12VLivingVolt_Debug_PVT_SCIM_RD_12VLivingVolt(Debug_PVT_SCIM_RD_12VLivingVolt_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_12VParkedVolt_Debug_PVT_SCIM_RD_12VParkedVolt(Debug_PVT_SCIM_RD_12VParkedVolt_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI01_1_Debug_PVT_SCIM_RD_ADI01(Debug_PVT_SCIM_RD_ADI01_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI02_1_Debug_PVT_SCIM_RD_ADI02(Debug_PVT_SCIM_RD_ADI02_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI03_1_Debug_PVT_SCIM_RD_ADI03(Debug_PVT_SCIM_RD_ADI03_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI04_1_Debug_PVT_SCIM_RD_ADI04(Debug_PVT_SCIM_RD_ADI04_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI05_1_Debug_PVT_SCIM_RD_ADI05(Debug_PVT_SCIM_RD_ADI05_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI06_1_Debug_PVT_SCIM_RD_ADI06(Debug_PVT_SCIM_RD_ADI06_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI07_1_Debug_PVT_SCIM_RD_ADI07(Debug_PVT_SCIM_RD_ADI07_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI08_1_Debug_PVT_SCIM_RD_ADI08(Debug_PVT_SCIM_RD_ADI08_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI09_1_Debug_PVT_SCIM_RD_ADI09(Debug_PVT_SCIM_RD_ADI09_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI10_1_Debug_PVT_SCIM_RD_ADI10(Debug_PVT_SCIM_RD_ADI10_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI11_1_Debug_PVT_SCIM_RD_ADI11(Debug_PVT_SCIM_RD_ADI11_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI12_1_Debug_PVT_SCIM_RD_ADI12(Debug_PVT_SCIM_RD_ADI12_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI13_1_Debug_PVT_SCIM_RD_ADI13(Debug_PVT_SCIM_RD_ADI13_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI14_1_Debug_PVT_SCIM_RD_ADI14(Debug_PVT_SCIM_RD_ADI14_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI15_1_Debug_PVT_SCIM_RD_ADI15(Debug_PVT_SCIM_RD_ADI15_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_ADI16_1_Debug_PVT_SCIM_RD_ADI16(Debug_PVT_SCIM_RD_ADI16_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_DAI1_1_Debug_PVT_SCIM_RD_DAI1(Debug_PVT_SCIM_RD_DAI1_1 data);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Write_Debug_PVT_SCIM_RD_DAI2_1_Debug_PVT_SCIM_RD_DAI2(Debug_PVT_SCIM_RD_DAI2_1 data);

/** Client server interfaces */
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Call_AdiInterfaces_P_GetAdiPinState(IOHWAB_UINT8 AdiPinRef, IOHWAB_UINT16 *AdiPinVoltage, VGTT_EcuPinVoltage_0V2 *LivingPullUpVoltage);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Call_AdiInterfaces_P_GetAdiPinStateAll(VGTT_ScimAdiPinsState *VoltageOnAdiPins, VGTT_EcuPinVoltage_0V2 *LivingPullUpVoltage);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Call_AdiInterfaces_P_GetPullUpState(VGTT_EcuPinVoltage_0V2 *PullUpVoltage_Living, VGTT_EcuPinVoltage_0V2 *PullUpVoltage_Parked, VGTT_EcuPinVoltage_0V2 *PullUpVoltage_DAI1, VGTT_EcuPinVoltage_0V2 *PullUpVoltage_DAI2);
Std_ReturnType TSC_PVTApp_AdiInterfaces_Rte_Call_AdiInterfaces_P_SetPullUp(IOHWAB_BOOL ActivateLivingPullUp, IOHWAB_BOOL ActivateParkedPullUp, IOHWAB_BOOL ActivateDAIPullUp);




