{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15729, "design__instance__area": 148519, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 187, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 13, "power__internal__total": 0.015313695184886456, "power__switching__total": 0.006652430165559053, "power__leakage__total": 1.5762530836127553e-07, "power__total": 0.02196628414094448, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.30087252985084484, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.5272611385626097, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31786951748262693, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.4156863859674913, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31787, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.457597, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 151, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 187, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 13, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3276729813563573, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.7277274544506012, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.28667202756372984, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.141743731874915, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -51.355689154863796, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.141743731874915, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.86514, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 33, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.195316, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 187, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 13, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2871114816048807, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.4408645517879643, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1132240999671485, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.229642533711091, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113224, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.724897, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 166, "design__max_fanout_violation__count": 187, "design__max_cap_violation__count": 19, "clock__skew__worst_hold": -0.28121336610859826, "clock__skew__worst_setup": 0.4327829050962458, "timing__hold__ws": 0.11040746407401457, "timing__setup__ws": -2.520759672346531, "timing__hold__tns": 0, "timing__setup__tns": -63.599658895068266, "timing__hold__wns": 0, "timing__setup__wns": -2.520759672346531, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.110407, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 100, "timing__setup_r2r__ws": 3.056888, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 469.675 480.395", "design__core__bbox": "5.52 10.88 464.14 467.84", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 225630, "design__core__area": 209571, "design__instance__count__stdcell": 15729, "design__instance__area__stdcell": 148519, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.70868, "design__instance__utilization__stdcell": 0.70868, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 10905281, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 335042, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2169, "antenna__violating__nets": 13, "antenna__violating__pins": 20, "route__antenna_violation__count": 13, "route__net": 12638, "route__net__special": 2, "route__drc_errors__iter:1": 8959, "route__wirelength__iter:1": 411583, "route__drc_errors__iter:2": 2839, "route__wirelength__iter:2": 407079, "route__drc_errors__iter:3": 2402, "route__wirelength__iter:3": 406108, "route__drc_errors__iter:4": 232, "route__wirelength__iter:4": 405155, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 405107, "route__drc_errors": 0, "route__wirelength": 405107, "route__vias": 86193, "route__vias__singlecut": 86193, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1169.77, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 168, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 168, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 168, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 187, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 7, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2933704195943711, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.5158448258998164, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31254688610743475, "timing__setup__ws__corner:min_tt_025C_1v80": 2.6649692096288757, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.312547, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.553771, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 168, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 98, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 187, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 7, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3166013929524595, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.7111140766402518, "timing__hold__ws__corner:min_ss_100C_1v60": 0.40164517293333923, "timing__setup__ws__corner:min_ss_100C_1v60": -1.7018058555162376, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -38.21104962819185, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.7018058555162376, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.855483, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.351163, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 168, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 187, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 7, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28121336610859826, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.4327829050962458, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11040746407401457, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.398445732130488, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110407, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.795624, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 168, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 15, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 187, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 19, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.30982303710620807, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.5430862580031817, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3228333247661121, "timing__setup__ws__corner:max_tt_025C_1v80": 2.187813991896926, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.322833, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.375102, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 168, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 166, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 187, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 19, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.33998846367222485, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.7517803259370643, "timing__hold__ws__corner:max_ss_100C_1v60": 0.1858715456381057, "timing__setup__ws__corner:max_ss_100C_1v60": -2.520759672346531, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -63.599658895068266, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.520759672346531, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.87439, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 35, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.056888, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 168, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 187, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 19, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.298658800588285, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.45439012172374565, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11567269691721033, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.066608498380018, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.115673, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.663107, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 168, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 168, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79757, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7997, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00242522, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00195199, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000293053, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00195199, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000301, "ir__drop__worst": 0.00243, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}