
.macro ADR_REL register, symbol
	adrp	\register, \symbol
	add	\register, \register, #:lo12:\symbol
.endm

//--------------------------------------------------------------------------------------------------
// Public Code
//--------------------------------------------------------------------------------------------------
.section .text._start

//------------------------------------------------------------------------------
// fn _start()
//------------------------------------------------------------------------------
_start:
	// Only proceed on the boot core. Park it otherwise.
	// save dtb address (x0) to uar
	ADR_REL x1, __dtb_addr
	str x0, [x1]
	
	mrs	x0, MPIDR_EL1
	and	x0, x0, {CONST_CORE_ID_MASK}
	ldr	x1, BOOT_CORE_ID      // provided by bsp/__board_name__/cpu.rs
	cmp	x0, x1
	b.ne	.L_parking_loop
	
	mov x0, 1
	msr cntp_ctl_el0, x0 // enable
	mrs x0, cntfrq_el0
	//msr cntp_tval_el0, x0 // set expired time
	// mov x0, 2
	
set_exception_vector_table:
	adr x0, exception_vector_table
  	msr vbar_el1, x0

	// If execution reaches here, it is the boot core.
	bl from_el2_to_el1

	// Initialize DRAM.
	ADR_REL	x0, __bss_start
    ADR_REL x1, __bss_end_exclusive

.L_bss_init_loop:
 	cmp	    x0, x1
 	b.eq	  .L_prepare_rust
  	stp     xzr, xzr, [x0], #16
  	b       .L_bss_init_loop


	// Prepare the jump to Rust code.
.L_prepare_rust:
	// Set the stack pointer.
  mov sp, 0x80000

	// Jump to Rust code.
	b	_start_rust

	// Infinitely wait for events (aka "park the core").
.L_parking_loop:
	wfe
	b	.L_parking_loop

from_el2_to_el1:
    mov x0, (1 << 31) // EL1 uses aarch64
    msr hcr_el2, x0
    // mov x0, 0x3c5 // EL1h (SPSel = 1) with interrupt disabled
    mov x0, 0x345 // EL1h (SPSel = 0) with interrupt enabled
    msr spsr_el2, x0
    msr elr_el2, lr
    eret // return to EL1

.size	_start, . - _start
.type	_start, function
.global	_start
