Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 13 14:37:42 2021
| Host         : DESKTOP-DAO2O90 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/code/verilog/FPGA_Project/Ares/report/timing_report.txt
| Design       : rvtop
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

rst_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

dmem_o

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.915        0.000                      0                 3731        0.079        0.000                      0                 3731        3.870        0.000                       0                  1500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
clk_i           {0.000 10.000}     20.000          50.000          
  clkfbout_hcc  {0.000 10.000}     20.000          50.000          
  systick_hcc   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                             7.000        0.000                       0                     1  
  clkfbout_hcc                                                                                                                                                   18.408        0.000                       0                     3  
  systick_hcc         2.915        0.000                      0                 3731        0.079        0.000                      0                 3731        3.870        0.000                       0                  1496  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfbout_hcc                
(none)        systick_hcc                 
(none)                      systick_hcc   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hcc
  To Clock:  clkfbout_hcc

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hcc
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hcc_init/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   hcc_init/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  systick_hcc
  To Clock:  systick_hcc

Setup :            0  Failing Endpoints,  Worst Slack        2.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/DataA_do_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_DE_inst/DataA_do_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 1.712ns (24.554%)  route 5.260ns (75.446%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 9.003 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.505    -0.521    rv_core_inst/stage_DE_inst/systick
    SLICE_X105Y91        FDCE                                         r  rv_core_inst/stage_DE_inst/DataA_do_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDCE (Prop_fdce_C_Q)         0.379    -0.142 r  rv_core_inst/stage_DE_inst/DataA_do_reg[10]/Q
                         net (fo=12, routed)          1.550     1.409    rv_core_inst/ASel_inst/DataA_do[10]
    SLICE_X108Y100                                                    r  rv_core_inst/ASel_inst/alu_eo[10]_i_6/I1
    SLICE_X108Y100       LUT3 (Prop_lut3_I1_O)        0.115     1.524 r  rv_core_inst/ASel_inst/alu_eo[10]_i_6/O
                         net (fo=7, routed)           0.775     2.299    rv_core_inst/stage_DE_inst/DataA_E[10]
    SLICE_X106Y103                                                    r  rv_core_inst/stage_DE_inst/pc_o[0]_i_49/I4
    SLICE_X106Y103       LUT5 (Prop_lut5_I4_O)        0.285     2.584 r  rv_core_inst/stage_DE_inst/pc_o[0]_i_49/O
                         net (fo=5, routed)           0.663     3.247    rv_core_inst/stage_DE_inst/pc_o[0]_i_49_n_0
    SLICE_X110Y104                                                    r  rv_core_inst/stage_DE_inst/alu_eo[6]_i_13/I1
    SLICE_X110Y104       LUT6 (Prop_lut6_I1_O)        0.267     3.514 r  rv_core_inst/stage_DE_inst/alu_eo[6]_i_13/O
                         net (fo=4, routed)           0.785     4.299    rv_core_inst/stage_DE_inst/alu_eo[6]_i_13_n_0
    SLICE_X113Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo[5]_i_10/I1
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.105     4.404 r  rv_core_inst/stage_DE_inst/alu_eo[5]_i_10/O
                         net (fo=1, routed)           0.000     4.404    rv_core_inst/stage_DE_inst/alu_eo[5]_i_10_n_0
    SLICE_X113Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[5]_i_4/I1
    SLICE_X113Y103       MUXF7 (Prop_muxf7_I1_O)      0.206     4.610 r  rv_core_inst/stage_DE_inst/alu_eo_reg[5]_i_4/O
                         net (fo=1, routed)           0.598     5.208    rv_core_inst/stage_DE_inst/alu_eo_reg[5]_i_4_n_0
    SLICE_X109Y97                                                     r  rv_core_inst/stage_DE_inst/alu_eo[5]_i_1/I4
    SLICE_X109Y97        LUT6 (Prop_lut6_I4_O)        0.250     5.458 r  rv_core_inst/stage_DE_inst/alu_eo[5]_i_1/O
                         net (fo=4, routed)           0.888     6.347    rv_core_inst/stage_DE_inst/alu_E[5]
    SLICE_X97Y93                                                      r  rv_core_inst/stage_DE_inst/DataA_do[5]_i_1/I2
    SLICE_X97Y93         LUT4 (Prop_lut4_I2_O)        0.105     6.452 r  rv_core_inst/stage_DE_inst/DataA_do[5]_i_1/O
                         net (fo=1, routed)           0.000     6.452    rv_core_inst/stage_DE_inst/DataA_do[5]_i_1_n_0
    SLICE_X97Y93         FDCE                                         r  rv_core_inst/stage_DE_inst/DataA_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.346     9.003    rv_core_inst/stage_DE_inst/systick
    SLICE_X97Y93         FDCE                                         r  rv_core_inst/stage_DE_inst/DataA_do_reg[5]/C
                         clock pessimism              0.413     9.416    
                         clock uncertainty           -0.082     9.334    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)        0.032     9.366    rv_core_inst/stage_DE_inst/DataA_do_reg[5]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/ASel_do_reg/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_EM_inst/alu_eo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 1.543ns (22.761%)  route 5.236ns (77.239%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.573    -0.453    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y94        FDCE                                         r  rv_core_inst/stage_DE_inst/ASel_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDCE (Prop_fdce_C_Q)         0.398    -0.055 r  rv_core_inst/stage_DE_inst/ASel_do_reg/Q
                         net (fo=169, routed)         1.142     1.088    rv_core_inst/ASel_inst/ASel_do
    SLICE_X102Y101                                                    r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/I2
    SLICE_X102Y101       LUT3 (Prop_lut3_I2_O)        0.252     1.340 r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/O
                         net (fo=42, routed)          0.940     2.280    rv_core_inst/stage_DE_inst/DataA_E[31]
    SLICE_X109Y105                                                    r  rv_core_inst/stage_DE_inst/alu_eo[19]_i_28/I0
    SLICE_X109Y105       LUT5 (Prop_lut5_I0_O)        0.264     2.544 r  rv_core_inst/stage_DE_inst/alu_eo[19]_i_28/O
                         net (fo=4, routed)           0.809     3.352    rv_core_inst/stage_DE_inst/alu_eo[19]_i_28_n_0
    SLICE_X109Y107                                                    r  rv_core_inst/stage_DE_inst/alu_eo[15]_i_23/I1
    SLICE_X109Y107       LUT6 (Prop_lut6_I1_O)        0.105     3.457 r  rv_core_inst/stage_DE_inst/alu_eo[15]_i_23/O
                         net (fo=4, routed)           0.708     4.166    rv_core_inst/stage_DE_inst/alu_eo[15]_i_23_n_0
    SLICE_X108Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_10/I1
    SLICE_X108Y106       LUT6 (Prop_lut6_I1_O)        0.105     4.271 r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_10/O
                         net (fo=1, routed)           0.000     4.271    rv_core_inst/stage_DE_inst/alu_eo[14]_i_10_n_0
    SLICE_X108Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4/I1
    SLICE_X108Y106       MUXF7 (Prop_muxf7_I1_O)      0.178     4.449 r  rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4/O
                         net (fo=1, routed)           0.825     5.274    rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4_n_0
    SLICE_X107Y100                                                    r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_1/I4
    SLICE_X107Y100       LUT6 (Prop_lut6_I4_O)        0.241     5.515 r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_1/O
                         net (fo=4, routed)           0.811     6.327    rv_core_inst/stage_EM_inst/alu_ei[14]
    SLICE_X99Y93         FDRE                                         r  rv_core_inst/stage_EM_inst/alu_eo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.348     9.005    rv_core_inst/stage_EM_inst/systick
    SLICE_X99Y93         FDRE                                         r  rv_core_inst/stage_EM_inst/alu_eo_reg[14]/C
                         clock pessimism              0.413     9.418    
                         clock uncertainty           -0.082     9.336    
    SLICE_X99Y93         FDRE (Setup_fdre_C_D)       -0.059     9.277    rv_core_inst/stage_EM_inst/alu_eo_reg[14]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/ASel_do_reg/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_DE_inst/DataB_do_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 1.648ns (24.018%)  route 5.213ns (75.982%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 9.003 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.573    -0.453    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y94        FDCE                                         r  rv_core_inst/stage_DE_inst/ASel_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDCE (Prop_fdce_C_Q)         0.398    -0.055 r  rv_core_inst/stage_DE_inst/ASel_do_reg/Q
                         net (fo=169, routed)         1.142     1.088    rv_core_inst/ASel_inst/ASel_do
    SLICE_X102Y101                                                    r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/I2
    SLICE_X102Y101       LUT3 (Prop_lut3_I2_O)        0.252     1.340 r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/O
                         net (fo=42, routed)          0.940     2.280    rv_core_inst/stage_DE_inst/DataA_E[31]
    SLICE_X109Y105                                                    r  rv_core_inst/stage_DE_inst/alu_eo[19]_i_28/I0
    SLICE_X109Y105       LUT5 (Prop_lut5_I0_O)        0.264     2.544 r  rv_core_inst/stage_DE_inst/alu_eo[19]_i_28/O
                         net (fo=4, routed)           0.809     3.352    rv_core_inst/stage_DE_inst/alu_eo[19]_i_28_n_0
    SLICE_X109Y107                                                    r  rv_core_inst/stage_DE_inst/alu_eo[15]_i_23/I1
    SLICE_X109Y107       LUT6 (Prop_lut6_I1_O)        0.105     3.457 r  rv_core_inst/stage_DE_inst/alu_eo[15]_i_23/O
                         net (fo=4, routed)           0.708     4.166    rv_core_inst/stage_DE_inst/alu_eo[15]_i_23_n_0
    SLICE_X108Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_10/I1
    SLICE_X108Y106       LUT6 (Prop_lut6_I1_O)        0.105     4.271 r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_10/O
                         net (fo=1, routed)           0.000     4.271    rv_core_inst/stage_DE_inst/alu_eo[14]_i_10_n_0
    SLICE_X108Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4/I1
    SLICE_X108Y106       MUXF7 (Prop_muxf7_I1_O)      0.178     4.449 r  rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4/O
                         net (fo=1, routed)           0.825     5.274    rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4_n_0
    SLICE_X107Y100                                                    r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_1/I4
    SLICE_X107Y100       LUT6 (Prop_lut6_I4_O)        0.241     5.515 r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_1/O
                         net (fo=4, routed)           0.789     6.304    rv_core_inst/stage_DE_inst/alu_E[14]
    SLICE_X97Y93                                                      r  rv_core_inst/stage_DE_inst/DataB_do[14]_i_1/I2
    SLICE_X97Y93         LUT4 (Prop_lut4_I2_O)        0.105     6.409 r  rv_core_inst/stage_DE_inst/DataB_do[14]_i_1/O
                         net (fo=1, routed)           0.000     6.409    rv_core_inst/stage_DE_inst/DataB_do[14]_i_1_n_0
    SLICE_X97Y93         FDCE                                         r  rv_core_inst/stage_DE_inst/DataB_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.346     9.003    rv_core_inst/stage_DE_inst/systick
    SLICE_X97Y93         FDCE                                         r  rv_core_inst/stage_DE_inst/DataB_do_reg[14]/C
                         clock pessimism              0.413     9.416    
                         clock uncertainty           -0.082     9.334    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)        0.032     9.366    rv_core_inst/stage_DE_inst/DataB_do_reg[14]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/ASel_do_reg/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/pc_inst/pc_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.698ns (24.689%)  route 5.179ns (75.311%))
  Logic Levels:           7  (LUT3=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.573    -0.453    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y94        FDCE                                         r  rv_core_inst/stage_DE_inst/ASel_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDCE (Prop_fdce_C_Q)         0.398    -0.055 r  rv_core_inst/stage_DE_inst/ASel_do_reg/Q
                         net (fo=169, routed)         1.106     1.051    rv_core_inst/ASel_inst/ASel_do
    SLICE_X102Y102                                                    r  rv_core_inst/ASel_inst/alu_eo[26]_i_6/I2
    SLICE_X102Y102       LUT3 (Prop_lut3_I2_O)        0.254     1.305 r  rv_core_inst/ASel_inst/alu_eo[26]_i_6/O
                         net (fo=11, routed)          1.008     2.313    rv_core_inst/stage_DE_inst/DataA_E[26]
    SLICE_X108Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo[18]_i_15/I0
    SLICE_X108Y103       LUT6 (Prop_lut6_I0_O)        0.268     2.581 r  rv_core_inst/stage_DE_inst/alu_eo[18]_i_15/O
                         net (fo=2, routed)           0.814     3.395    rv_core_inst/stage_DE_inst/alu_eo[18]_i_15_n_0
    SLICE_X108Y105                                                    r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_13/I0
    SLICE_X108Y105       LUT6 (Prop_lut6_I0_O)        0.105     3.500 r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_13/O
                         net (fo=4, routed)           0.695     4.195    rv_core_inst/stage_DE_inst/alu_eo[14]_i_13_n_0
    SLICE_X110Y107                                                    r  rv_core_inst/stage_DE_inst/alu_eo[13]_i_9/I1
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.105     4.300 r  rv_core_inst/stage_DE_inst/alu_eo[13]_i_9/O
                         net (fo=1, routed)           0.000     4.300    rv_core_inst/stage_DE_inst/alu_eo[13]_i_9_n_0
    SLICE_X110Y107                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[13]_i_4/I0
    SLICE_X110Y107       MUXF7 (Prop_muxf7_I0_O)      0.199     4.499 r  rv_core_inst/stage_DE_inst/alu_eo_reg[13]_i_4/O
                         net (fo=1, routed)           0.555     5.054    rv_core_inst/stage_DE_inst/alu_eo_reg[13]_i_4_n_0
    SLICE_X108Y99                                                     r  rv_core_inst/stage_DE_inst/alu_eo[13]_i_1/I4
    SLICE_X108Y99        LUT6 (Prop_lut6_I4_O)        0.250     5.304 r  rv_core_inst/stage_DE_inst/alu_eo[13]_i_1/O
                         net (fo=4, routed)           1.002     6.306    rv_core_inst/stage_DE_inst/alu_E[13]
    SLICE_X105Y97                                                     r  rv_core_inst/stage_DE_inst/pc_o[13]_i_1/I0
    SLICE_X105Y97        LUT3 (Prop_lut3_I0_O)        0.119     6.425 r  rv_core_inst/stage_DE_inst/pc_o[13]_i_1/O
                         net (fo=1, routed)           0.000     6.425    rv_core_inst/pc_inst/p_1_in[13]
    SLICE_X105Y97        FDCE                                         r  rv_core_inst/pc_inst/pc_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.349     9.006    rv_core_inst/pc_inst/systick
    SLICE_X105Y97        FDCE                                         r  rv_core_inst/pc_inst/pc_o_reg[13]/C
                         clock pessimism              0.413     9.419    
                         clock uncertainty           -0.082     9.337    
    SLICE_X105Y97        FDCE (Setup_fdce_C_D)        0.069     9.406    rv_core_inst/pc_inst/pc_o_reg[13]
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/ASel_do_reg/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_DE_inst/DataA_do_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 1.648ns (24.110%)  route 5.187ns (75.890%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.573    -0.453    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y94        FDCE                                         r  rv_core_inst/stage_DE_inst/ASel_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDCE (Prop_fdce_C_Q)         0.398    -0.055 r  rv_core_inst/stage_DE_inst/ASel_do_reg/Q
                         net (fo=169, routed)         1.142     1.088    rv_core_inst/ASel_inst/ASel_do
    SLICE_X102Y101                                                    r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/I2
    SLICE_X102Y101       LUT3 (Prop_lut3_I2_O)        0.252     1.340 r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/O
                         net (fo=42, routed)          0.940     2.280    rv_core_inst/stage_DE_inst/DataA_E[31]
    SLICE_X109Y105                                                    r  rv_core_inst/stage_DE_inst/alu_eo[19]_i_28/I0
    SLICE_X109Y105       LUT5 (Prop_lut5_I0_O)        0.264     2.544 r  rv_core_inst/stage_DE_inst/alu_eo[19]_i_28/O
                         net (fo=4, routed)           0.809     3.352    rv_core_inst/stage_DE_inst/alu_eo[19]_i_28_n_0
    SLICE_X109Y107                                                    r  rv_core_inst/stage_DE_inst/alu_eo[15]_i_23/I1
    SLICE_X109Y107       LUT6 (Prop_lut6_I1_O)        0.105     3.457 r  rv_core_inst/stage_DE_inst/alu_eo[15]_i_23/O
                         net (fo=4, routed)           0.708     4.166    rv_core_inst/stage_DE_inst/alu_eo[15]_i_23_n_0
    SLICE_X108Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_10/I1
    SLICE_X108Y106       LUT6 (Prop_lut6_I1_O)        0.105     4.271 r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_10/O
                         net (fo=1, routed)           0.000     4.271    rv_core_inst/stage_DE_inst/alu_eo[14]_i_10_n_0
    SLICE_X108Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4/I1
    SLICE_X108Y106       MUXF7 (Prop_muxf7_I1_O)      0.178     4.449 r  rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4/O
                         net (fo=1, routed)           0.825     5.274    rv_core_inst/stage_DE_inst/alu_eo_reg[14]_i_4_n_0
    SLICE_X107Y100                                                    r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_1/I4
    SLICE_X107Y100       LUT6 (Prop_lut6_I4_O)        0.241     5.515 r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_1/O
                         net (fo=4, routed)           0.762     6.278    rv_core_inst/stage_DE_inst/alu_E[14]
    SLICE_X99Y94                                                      r  rv_core_inst/stage_DE_inst/DataA_do[14]_i_1/I2
    SLICE_X99Y94         LUT4 (Prop_lut4_I2_O)        0.105     6.383 r  rv_core_inst/stage_DE_inst/DataA_do[14]_i_1/O
                         net (fo=1, routed)           0.000     6.383    rv_core_inst/stage_DE_inst/DataA_do[14]_i_1_n_0
    SLICE_X99Y94         FDCE                                         r  rv_core_inst/stage_DE_inst/DataA_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.348     9.005    rv_core_inst/stage_DE_inst/systick
    SLICE_X99Y94         FDCE                                         r  rv_core_inst/stage_DE_inst/DataA_do_reg[14]/C
                         clock pessimism              0.413     9.418    
                         clock uncertainty           -0.082     9.336    
    SLICE_X99Y94         FDCE (Setup_fdce_C_D)        0.032     9.368    rv_core_inst/stage_DE_inst/DataA_do_reg[14]
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/ASel_do_reg/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_DE_inst/DataB_do_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 1.663ns (24.400%)  route 5.152ns (75.600%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.573    -0.453    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y94        FDCE                                         r  rv_core_inst/stage_DE_inst/ASel_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDCE (Prop_fdce_C_Q)         0.398    -0.055 r  rv_core_inst/stage_DE_inst/ASel_do_reg/Q
                         net (fo=169, routed)         1.142     1.088    rv_core_inst/ASel_inst/ASel_do
    SLICE_X102Y101                                                    r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/I2
    SLICE_X102Y101       LUT3 (Prop_lut3_I2_O)        0.252     1.340 r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/O
                         net (fo=42, routed)          1.059     2.399    rv_core_inst/stage_DE_inst/DataA_E[31]
    SLICE_X110Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[20]_i_15/I0
    SLICE_X110Y106       LUT5 (Prop_lut5_I0_O)        0.264     2.663 r  rv_core_inst/stage_DE_inst/alu_eo[20]_i_15/O
                         net (fo=3, routed)           0.800     3.463    rv_core_inst/stage_DE_inst/alu_eo[20]_i_15_n_0
    SLICE_X112Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[12]_i_14/I0
    SLICE_X112Y106       LUT6 (Prop_lut6_I0_O)        0.105     3.568 r  rv_core_inst/stage_DE_inst/alu_eo[12]_i_14/O
                         net (fo=4, routed)           0.680     4.248    rv_core_inst/stage_DE_inst/alu_eo[12]_i_14_n_0
    SLICE_X111Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[11]_i_11/I1
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.105     4.353 r  rv_core_inst/stage_DE_inst/alu_eo[11]_i_11/O
                         net (fo=1, routed)           0.000     4.353    rv_core_inst/stage_DE_inst/alu_eo[11]_i_11_n_0
    SLICE_X111Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[11]_i_4/I1
    SLICE_X111Y106       MUXF7 (Prop_muxf7_I1_O)      0.182     4.535 r  rv_core_inst/stage_DE_inst/alu_eo_reg[11]_i_4/O
                         net (fo=1, routed)           0.655     5.189    rv_core_inst/stage_DE_inst/alu_eo_reg[11]_i_4_n_0
    SLICE_X106Y98                                                     r  rv_core_inst/stage_DE_inst/alu_eo[11]_i_1/I4
    SLICE_X106Y98        LUT6 (Prop_lut6_I4_O)        0.252     5.441 r  rv_core_inst/stage_DE_inst/alu_eo[11]_i_1/O
                         net (fo=4, routed)           0.817     6.258    rv_core_inst/stage_DE_inst/alu_E[11]
    SLICE_X99Y92                                                      r  rv_core_inst/stage_DE_inst/DataB_do[11]_i_1/I2
    SLICE_X99Y92         LUT4 (Prop_lut4_I2_O)        0.105     6.363 r  rv_core_inst/stage_DE_inst/DataB_do[11]_i_1/O
                         net (fo=1, routed)           0.000     6.363    rv_core_inst/stage_DE_inst/DataB_do[11]_i_1_n_0
    SLICE_X99Y92         FDCE                                         r  rv_core_inst/stage_DE_inst/DataB_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.348     9.005    rv_core_inst/stage_DE_inst/systick
    SLICE_X99Y92         FDCE                                         r  rv_core_inst/stage_DE_inst/DataB_do_reg[11]/C
                         clock pessimism              0.413     9.418    
                         clock uncertainty           -0.082     9.336    
    SLICE_X99Y92         FDCE (Setup_fdce_C_D)        0.030     9.366    rv_core_inst/stage_DE_inst/DataB_do_reg[11]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/DataA_do_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_DE_inst/DataB_do_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 1.712ns (24.875%)  route 5.170ns (75.125%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 9.003 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.505    -0.521    rv_core_inst/stage_DE_inst/systick
    SLICE_X105Y91        FDCE                                         r  rv_core_inst/stage_DE_inst/DataA_do_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDCE (Prop_fdce_C_Q)         0.379    -0.142 r  rv_core_inst/stage_DE_inst/DataA_do_reg[10]/Q
                         net (fo=12, routed)          1.550     1.409    rv_core_inst/ASel_inst/DataA_do[10]
    SLICE_X108Y100                                                    r  rv_core_inst/ASel_inst/alu_eo[10]_i_6/I1
    SLICE_X108Y100       LUT3 (Prop_lut3_I1_O)        0.115     1.524 r  rv_core_inst/ASel_inst/alu_eo[10]_i_6/O
                         net (fo=7, routed)           0.775     2.299    rv_core_inst/stage_DE_inst/DataA_E[10]
    SLICE_X106Y103                                                    r  rv_core_inst/stage_DE_inst/pc_o[0]_i_49/I4
    SLICE_X106Y103       LUT5 (Prop_lut5_I4_O)        0.285     2.584 r  rv_core_inst/stage_DE_inst/pc_o[0]_i_49/O
                         net (fo=5, routed)           0.663     3.247    rv_core_inst/stage_DE_inst/pc_o[0]_i_49_n_0
    SLICE_X110Y104                                                    r  rv_core_inst/stage_DE_inst/alu_eo[6]_i_13/I1
    SLICE_X110Y104       LUT6 (Prop_lut6_I1_O)        0.267     3.514 r  rv_core_inst/stage_DE_inst/alu_eo[6]_i_13/O
                         net (fo=4, routed)           0.785     4.299    rv_core_inst/stage_DE_inst/alu_eo[6]_i_13_n_0
    SLICE_X113Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo[5]_i_10/I1
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.105     4.404 r  rv_core_inst/stage_DE_inst/alu_eo[5]_i_10/O
                         net (fo=1, routed)           0.000     4.404    rv_core_inst/stage_DE_inst/alu_eo[5]_i_10_n_0
    SLICE_X113Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[5]_i_4/I1
    SLICE_X113Y103       MUXF7 (Prop_muxf7_I1_O)      0.206     4.610 r  rv_core_inst/stage_DE_inst/alu_eo_reg[5]_i_4/O
                         net (fo=1, routed)           0.598     5.208    rv_core_inst/stage_DE_inst/alu_eo_reg[5]_i_4_n_0
    SLICE_X109Y97                                                     r  rv_core_inst/stage_DE_inst/alu_eo[5]_i_1/I4
    SLICE_X109Y97        LUT6 (Prop_lut6_I4_O)        0.250     5.458 r  rv_core_inst/stage_DE_inst/alu_eo[5]_i_1/O
                         net (fo=4, routed)           0.798     6.257    rv_core_inst/stage_DE_inst/alu_E[5]
    SLICE_X97Y93                                                      r  rv_core_inst/stage_DE_inst/DataB_do[5]_i_1/I2
    SLICE_X97Y93         LUT4 (Prop_lut4_I2_O)        0.105     6.362 r  rv_core_inst/stage_DE_inst/DataB_do[5]_i_1/O
                         net (fo=1, routed)           0.000     6.362    rv_core_inst/stage_DE_inst/DataB_do[5]_i_1_n_0
    SLICE_X97Y93         FDCE                                         r  rv_core_inst/stage_DE_inst/DataB_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.346     9.003    rv_core_inst/stage_DE_inst/systick
    SLICE_X97Y93         FDCE                                         r  rv_core_inst/stage_DE_inst/DataB_do_reg[5]/C
                         clock pessimism              0.413     9.416    
                         clock uncertainty           -0.082     9.334    
    SLICE_X97Y93         FDCE (Setup_fdce_C_D)        0.033     9.367    rv_core_inst/stage_DE_inst/DataB_do_reg[5]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/ASel_do_reg/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_EM_inst/alu_eo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.558ns (23.220%)  route 5.152ns (76.780%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 9.003 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.573    -0.453    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y94        FDCE                                         r  rv_core_inst/stage_DE_inst/ASel_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDCE (Prop_fdce_C_Q)         0.398    -0.055 r  rv_core_inst/stage_DE_inst/ASel_do_reg/Q
                         net (fo=169, routed)         1.142     1.088    rv_core_inst/ASel_inst/ASel_do
    SLICE_X102Y101                                                    r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/I2
    SLICE_X102Y101       LUT3 (Prop_lut3_I2_O)        0.252     1.340 r  rv_core_inst/ASel_inst/alu_eo[31]_i_5/O
                         net (fo=42, routed)          1.059     2.399    rv_core_inst/stage_DE_inst/DataA_E[31]
    SLICE_X110Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[20]_i_15/I0
    SLICE_X110Y106       LUT5 (Prop_lut5_I0_O)        0.264     2.663 r  rv_core_inst/stage_DE_inst/alu_eo[20]_i_15/O
                         net (fo=3, routed)           0.800     3.463    rv_core_inst/stage_DE_inst/alu_eo[20]_i_15_n_0
    SLICE_X112Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[12]_i_14/I0
    SLICE_X112Y106       LUT6 (Prop_lut6_I0_O)        0.105     3.568 r  rv_core_inst/stage_DE_inst/alu_eo[12]_i_14/O
                         net (fo=4, routed)           0.680     4.248    rv_core_inst/stage_DE_inst/alu_eo[12]_i_14_n_0
    SLICE_X111Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo[11]_i_11/I1
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.105     4.353 r  rv_core_inst/stage_DE_inst/alu_eo[11]_i_11/O
                         net (fo=1, routed)           0.000     4.353    rv_core_inst/stage_DE_inst/alu_eo[11]_i_11_n_0
    SLICE_X111Y106                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[11]_i_4/I1
    SLICE_X111Y106       MUXF7 (Prop_muxf7_I1_O)      0.182     4.535 r  rv_core_inst/stage_DE_inst/alu_eo_reg[11]_i_4/O
                         net (fo=1, routed)           0.655     5.189    rv_core_inst/stage_DE_inst/alu_eo_reg[11]_i_4_n_0
    SLICE_X106Y98                                                     r  rv_core_inst/stage_DE_inst/alu_eo[11]_i_1/I4
    SLICE_X106Y98        LUT6 (Prop_lut6_I4_O)        0.252     5.441 r  rv_core_inst/stage_DE_inst/alu_eo[11]_i_1/O
                         net (fo=4, routed)           0.816     6.257    rv_core_inst/stage_EM_inst/alu_ei[11]
    SLICE_X97Y92         FDRE                                         r  rv_core_inst/stage_EM_inst/alu_eo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.346     9.003    rv_core_inst/stage_EM_inst/systick
    SLICE_X97Y92         FDRE                                         r  rv_core_inst/stage_EM_inst/alu_eo_reg[11]/C
                         clock pessimism              0.413     9.416    
                         clock uncertainty           -0.082     9.334    
    SLICE_X97Y92         FDRE (Setup_fdre_C_D)       -0.042     9.292    rv_core_inst/stage_EM_inst/alu_eo_reg[11]
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/ASel_do_reg/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_EM_inst/alu_eo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.579ns (23.688%)  route 5.087ns (76.312%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.573    -0.453    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y94        FDCE                                         r  rv_core_inst/stage_DE_inst/ASel_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDCE (Prop_fdce_C_Q)         0.398    -0.055 r  rv_core_inst/stage_DE_inst/ASel_do_reg/Q
                         net (fo=169, routed)         1.106     1.051    rv_core_inst/ASel_inst/ASel_do
    SLICE_X102Y102                                                    r  rv_core_inst/ASel_inst/alu_eo[26]_i_6/I2
    SLICE_X102Y102       LUT3 (Prop_lut3_I2_O)        0.254     1.305 r  rv_core_inst/ASel_inst/alu_eo[26]_i_6/O
                         net (fo=11, routed)          1.008     2.313    rv_core_inst/stage_DE_inst/DataA_E[26]
    SLICE_X108Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo[18]_i_15/I0
    SLICE_X108Y103       LUT6 (Prop_lut6_I0_O)        0.268     2.581 r  rv_core_inst/stage_DE_inst/alu_eo[18]_i_15/O
                         net (fo=2, routed)           0.814     3.395    rv_core_inst/stage_DE_inst/alu_eo[18]_i_15_n_0
    SLICE_X108Y105                                                    r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_13/I0
    SLICE_X108Y105       LUT6 (Prop_lut6_I0_O)        0.105     3.500 r  rv_core_inst/stage_DE_inst/alu_eo[14]_i_13/O
                         net (fo=4, routed)           0.695     4.195    rv_core_inst/stage_DE_inst/alu_eo[14]_i_13_n_0
    SLICE_X110Y107                                                    r  rv_core_inst/stage_DE_inst/alu_eo[13]_i_9/I1
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.105     4.300 r  rv_core_inst/stage_DE_inst/alu_eo[13]_i_9/O
                         net (fo=1, routed)           0.000     4.300    rv_core_inst/stage_DE_inst/alu_eo[13]_i_9_n_0
    SLICE_X110Y107                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[13]_i_4/I0
    SLICE_X110Y107       MUXF7 (Prop_muxf7_I0_O)      0.199     4.499 r  rv_core_inst/stage_DE_inst/alu_eo_reg[13]_i_4/O
                         net (fo=1, routed)           0.555     5.054    rv_core_inst/stage_DE_inst/alu_eo_reg[13]_i_4_n_0
    SLICE_X108Y99                                                     r  rv_core_inst/stage_DE_inst/alu_eo[13]_i_1/I4
    SLICE_X108Y99        LUT6 (Prop_lut6_I4_O)        0.250     5.304 r  rv_core_inst/stage_DE_inst/alu_eo[13]_i_1/O
                         net (fo=4, routed)           0.909     6.213    rv_core_inst/stage_EM_inst/alu_ei[13]
    SLICE_X103Y92        FDRE                                         r  rv_core_inst/stage_EM_inst/alu_eo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.348     9.005    rv_core_inst/stage_EM_inst/systick
    SLICE_X103Y92        FDRE                                         r  rv_core_inst/stage_EM_inst/alu_eo_reg[13]/C
                         clock pessimism              0.413     9.418    
                         clock uncertainty           -0.082     9.336    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)       -0.059     9.277    rv_core_inst/stage_EM_inst/alu_eo_reg[13]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 rv_core_inst/stage_DE_inst/ImmSel_do_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/pc_inst/pc_o_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (systick_hcc rise@10.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 1.595ns (23.282%)  route 5.256ns (76.718%))
  Logic Levels:           7  (LUT3=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 9.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.575    -0.451    rv_core_inst/stage_DE_inst/systick
    SLICE_X112Y93        FDCE                                         r  rv_core_inst/stage_DE_inst/ImmSel_do_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDCE (Prop_fdce_C_Q)         0.433    -0.018 r  rv_core_inst/stage_DE_inst/ImmSel_do_reg[0]/Q
                         net (fo=16, routed)          0.999     0.981    rv_core_inst/BSel_inst/ImmSel_do[0]
    SLICE_X108Y94                                                     r  rv_core_inst/BSel_inst/alu_eo[2]_i_10/I2
    SLICE_X108Y94        LUT6 (Prop_lut6_I2_O)        0.105     1.086 f  rv_core_inst/BSel_inst/alu_eo[2]_i_10/O
                         net (fo=1, routed)           0.471     1.557    rv_core_inst/BSel_inst/alu_eo[2]_i_10_n_0
    SLICE_X108Y95                                                     f  rv_core_inst/BSel_inst/alu_eo[2]_i_5/I0
    SLICE_X108Y95        LUT3 (Prop_lut3_I0_O)        0.125     1.682 r  rv_core_inst/BSel_inst/alu_eo[2]_i_5/O
                         net (fo=108, routed)         1.119     2.801    rv_core_inst/stage_DE_inst/DataB_E[2]
    SLICE_X106Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo[25]_i_11/I2
    SLICE_X106Y103       LUT6 (Prop_lut6_I2_O)        0.264     3.065 r  rv_core_inst/stage_DE_inst/alu_eo[25]_i_11/O
                         net (fo=4, routed)           0.925     3.990    rv_core_inst/stage_DE_inst/alu_eo[25]_i_11_n_0
    SLICE_X100Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo[25]_i_8/I0
    SLICE_X100Y103       LUT6 (Prop_lut6_I0_O)        0.105     4.095 r  rv_core_inst/stage_DE_inst/alu_eo[25]_i_8/O
                         net (fo=1, routed)           0.000     4.095    rv_core_inst/stage_DE_inst/alu_eo[25]_i_8_n_0
    SLICE_X100Y103                                                    r  rv_core_inst/stage_DE_inst/alu_eo_reg[25]_i_3/I1
    SLICE_X100Y103       MUXF7 (Prop_muxf7_I1_O)      0.206     4.301 r  rv_core_inst/stage_DE_inst/alu_eo_reg[25]_i_3/O
                         net (fo=1, routed)           0.680     4.981    rv_core_inst/stage_DE_inst/alu_eo_reg[25]_i_3_n_0
    SLICE_X104Y104                                                    r  rv_core_inst/stage_DE_inst/alu_eo[25]_i_1/I2
    SLICE_X104Y104       LUT6 (Prop_lut6_I2_O)        0.242     5.223 r  rv_core_inst/stage_DE_inst/alu_eo[25]_i_1/O
                         net (fo=4, routed)           1.062     6.285    rv_core_inst/stage_DE_inst/alu_E[25]
    SLICE_X106Y99                                                     r  rv_core_inst/stage_DE_inst/pc_o[25]_i_1/I0
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.115     6.400 r  rv_core_inst/stage_DE_inst/pc_o[25]_i_1/O
                         net (fo=1, routed)           0.000     6.400    rv_core_inst/pc_inst/p_1_in[25]
    SLICE_X106Y99        FDCE                                         r  rv_core_inst/pc_inst/pc_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.657 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.413     9.070    rv_core_inst/pc_inst/systick
    SLICE_X106Y99        FDCE                                         r  rv_core_inst/pc_inst/pc_o_reg[25]/C
                         clock pessimism              0.413     9.483    
                         clock uncertainty           -0.082     9.401    
    SLICE_X106Y99        FDCE (Setup_fdce_C_D)        0.069     9.470    rv_core_inst/pc_inst/pc_o_reg[25]
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  3.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_EM_inst/RegDataB_eo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.607    -0.576    rv_core_inst/stage_EM_inst/systick
    SLICE_X101Y91        FDRE                                         r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[3]/Q
                         net (fo=4, routed)           0.098    -0.336    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/D
    SLICE_X98Y90         RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.877    -0.815    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/WCLK
    SLICE_X98Y90         RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.560    
    SLICE_X98Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.416    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_EM_inst/RegDataB_eo_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.608    -0.575    rv_core_inst/stage_EM_inst/systick
    SLICE_X95Y97         FDRE                                         r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[31]/Q
                         net (fo=4, routed)           0.099    -0.334    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/D
    SLICE_X96Y96         RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.877    -0.815    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/WCLK
    SLICE_X96Y96         RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.560    
    SLICE_X96Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.416    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_DE_inst/pc_do_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_EM_inst/pc_eo_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.643%)  route 0.190ns (57.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.691    -0.491    rv_core_inst/stage_DE_inst/systick
    SLICE_X99Y100        FDCE                                         r  rv_core_inst/stage_DE_inst/pc_do_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  rv_core_inst/stage_DE_inst/pc_do_reg[24]/Q
                         net (fo=5, routed)           0.190    -0.161    rv_core_inst/stage_EM_inst/pc_ei[24]
    SLICE_X101Y99        FDRE                                         r  rv_core_inst/stage_EM_inst/pc_eo_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.879    -0.813    rv_core_inst/stage_EM_inst/systick
    SLICE_X101Y99        FDRE                                         r  rv_core_inst/stage_EM_inst/pc_eo_reg[24]/C
                         clock pessimism              0.504    -0.308    
    SLICE_X101Y99        FDRE (Hold_fdre_C_D)         0.059    -0.249    rv_core_inst/stage_EM_inst/pc_eo_reg[24]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_EM_inst/RegDataB_eo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.608    -0.575    rv_core_inst/stage_EM_inst/systick
    SLICE_X101Y93        FDRE                                         r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[15]/Q
                         net (fo=4, routed)           0.108    -0.325    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/D
    SLICE_X100Y93        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.878    -0.814    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X100Y93        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.562    
    SLICE_X100Y93        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.418    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_EM_inst/RegDataB_eo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.607    -0.576    rv_core_inst/stage_EM_inst/systick
    SLICE_X105Y90        FDRE                                         r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[4]/Q
                         net (fo=4, routed)           0.108    -0.326    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/D
    SLICE_X104Y90        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.878    -0.814    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/WCLK
    SLICE_X104Y90        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.563    
    SLICE_X104Y90        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.419    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_EM_inst/RegDataB_eo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.607    -0.576    rv_core_inst/stage_EM_inst/systick
    SLICE_X101Y91        FDRE                                         r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[5]/Q
                         net (fo=4, routed)           0.108    -0.326    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/D
    SLICE_X100Y91        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.877    -0.815    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/WCLK
    SLICE_X100Y91        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.563    
    SLICE_X100Y91        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.419    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_EM_inst/RegDataB_eo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.607    -0.576    rv_core_inst/stage_EM_inst/systick
    SLICE_X101Y91        FDRE                                         r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[8]/Q
                         net (fo=4, routed)           0.111    -0.323    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/D
    SLICE_X100Y90        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.877    -0.815    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/WCLK
    SLICE_X100Y90        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.560    
    SLICE_X100Y90        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.416    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_EM_inst/RegDataB_eo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.607    -0.576    rv_core_inst/stage_EM_inst/systick
    SLICE_X105Y90        FDRE                                         r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[6]/Q
                         net (fo=4, routed)           0.111    -0.323    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/D
    SLICE_X104Y89        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.877    -0.815    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/WCLK
    SLICE_X104Y89        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.561    
    SLICE_X104Y89        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.417    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_EM_inst/RegDataB_eo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.608    -0.575    rv_core_inst/stage_EM_inst/systick
    SLICE_X101Y93        FDRE                                         r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  rv_core_inst/stage_EM_inst/RegDataB_eo_reg[14]/Q
                         net (fo=4, routed)           0.114    -0.320    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/D
    SLICE_X100Y92        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.877    -0.815    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X100Y92        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.560    
    SLICE_X100Y92        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.416    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rv_core_inst/stage_DE_inst/pc_do_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv_core_inst/stage_EM_inst/pc_eo_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             systick_hcc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (systick_hcc rise@0.000ns - systick_hcc rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.553%)  route 0.173ns (57.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.691    -0.491    rv_core_inst/stage_DE_inst/systick
    SLICE_X99Y100        FDCE                                         r  rv_core_inst/stage_DE_inst/pc_do_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.363 r  rv_core_inst/stage_DE_inst/pc_do_reg[25]/Q
                         net (fo=5, routed)           0.173    -0.191    rv_core_inst/stage_EM_inst/pc_ei[25]
    SLICE_X99Y99         FDRE                                         r  rv_core_inst/stage_EM_inst/pc_eo_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.879    -0.813    rv_core_inst/stage_EM_inst/systick
    SLICE_X99Y99         FDRE                                         r  rv_core_inst/stage_EM_inst/pc_eo_reg[25]/C
                         clock pessimism              0.504    -0.308    
    SLICE_X99Y99         FDRE (Hold_fdre_C_D)         0.017    -0.291    rv_core_inst/stage_EM_inst/pc_eo_reg[25]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         systick_hcc
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hcc_init/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   hcc_init/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X102Y99    rv_core_inst/pc_inst/pc_o_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X102Y99    rv_core_inst/pc_inst/pc_o_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X102Y99    rv_core_inst/pc_inst/pc_o_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X105Y97    rv_core_inst/pc_inst/pc_o_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y99    rv_core_inst/pc_inst/pc_o_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X105Y97    rv_core_inst/pc_inst/pc_o_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X105Y97    rv_core_inst/pc_inst/pc_o_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y99    rv_core_inst/pc_inst/pc_o_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  hcc_init/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X102Y98    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X102Y98    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X102Y98    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X102Y98    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X100Y89    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X100Y89    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X100Y94    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X98Y94     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X98Y94     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X98Y94     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X96Y98     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X96Y98     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X96Y98     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X96Y98     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X96Y97     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X96Y97     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X96Y97     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X96Y97     dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X102Y98    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X102Y98    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_hcc
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_hcc'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hcc_init/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.216ns  (logic 0.085ns (2.643%)  route 3.131ns (97.357%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_hcc fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    hcc_init/inst/clk_i
    U18                                                               f  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429    11.429 f  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110    12.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   f  hcc_init/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.247     6.292 f  hcc_init/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.597     7.889    hcc_init/inst/clkfbout_hcc
    BUFGCTRL_X0Y17                                                    f  hcc_init/inst/clkf_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     7.974 f  hcc_init/inst/clkf_buf/O
                         net (fo=1, routed)           1.534     9.508    hcc_init/inst/clkfbout_buf_hcc
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  hcc_init/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_hcc'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hcc_init/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 0.077ns (2.656%)  route 2.822ns (97.344%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/clkfbout_hcc
    BUFGCTRL_X0Y17                                                    r  hcc_init/inst/clkf_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkf_buf/O
                         net (fo=1, routed)           1.367    -0.976    hcc_init/inst/clkfbout_buf_hcc
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  hcc_init/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  systick_hcc
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv_core_inst/stage_EM_inst/alu_eo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.501ns  (logic 5.252ns (55.279%)  route 4.249ns (44.721%))
  Logic Levels:           5  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.505    -0.521    rv_core_inst/stage_EM_inst/systick
    SLICE_X103Y91        FDRE                                         r  rv_core_inst/stage_EM_inst/alu_eo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.142 r  rv_core_inst/stage_EM_inst/alu_eo_reg[2]/Q
                         net (fo=8, routed)           0.850     0.708    rv_core_inst/stage_EM_inst/alu[2]
    SLICE_X102Y89                                                     r  rv_core_inst/stage_EM_inst/dmem_inst_i_6/I1
    SLICE_X102Y89        LUT3 (Prop_lut3_I1_O)        0.105     0.813 r  rv_core_inst/stage_EM_inst/dmem_inst_i_6/O
                         net (fo=128, routed)         1.416     2.229    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A2
    SLICE_X102Y98                                                     r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/ADR2
    SLICE_X102Y98        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.597     2.826 r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.826    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OA
    SLICE_X102Y98                                                     r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.A/I1
    SLICE_X102Y98        MUXF7 (Prop_muxf7_I1_O)      0.178     3.004 r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.004    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O1
    SLICE_X102Y98                                                     r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/I1
    SLICE_X102Y98        MUXF8 (Prop_muxf8_I1_O)      0.074     3.078 r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           1.983     5.061    dmem_o_OBUF
    M15                                                               r  dmem_o_OBUF_inst/I
    M15                  OBUF (Prop_obuf_I_O)         3.919     8.980 r  dmem_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.980    dmem_o
    M15                                                               r  dmem_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.213ns  (logic 2.559ns (79.662%)  route 0.653ns (20.338%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.609    -0.574    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
    SLICE_X102Y98        RAMS64E                                      r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388    -0.186 r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.186    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OB
    SLICE_X102Y98                                                     r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.A/I0
    SLICE_X102Y98        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.124 r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000    -0.124    dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O1
    SLICE_X102Y98                                                     r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/I1
    SLICE_X102Y98        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.105 r  dmem_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.653     0.549    dmem_o_OBUF
    M15                                                               r  dmem_o_OBUF_inst/I
    M15                  OBUF (Prop_obuf_I_O)         2.090     2.639 r  dmem_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.639    dmem_o
    M15                                                               r  dmem_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  systick_hcc

Max Delay          1358 Endpoints
Min Delay          1358 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_DE_inst/DataA_do_reg[18]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.398ns  (logic 1.576ns (21.306%)  route 5.821ns (78.694%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.711     7.398    rv_core_inst/stage_DE_inst/p_0_in
    SLICE_X109Y100       FDCE                                         f  rv_core_inst/stage_DE_inst/DataA_do_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.568    -0.775    rv_core_inst/stage_DE_inst/systick
    SLICE_X109Y100       FDCE                                         r  rv_core_inst/stage_DE_inst/DataA_do_reg[18]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/regs_inst/regs_reg[18][28]/CE
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.261ns  (logic 1.661ns (22.879%)  route 5.600ns (77.121%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/regs_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/regs_inst/regs[1][31]_i_2/I1
    SLICE_X100Y82        LUT2 (Prop_lut2_I1_O)        0.105     3.667 r  rv_core_inst/regs_inst/regs[1][31]_i_2/O
                         net (fo=26, routed)          1.050     4.717    rv_core_inst/stage_MW_inst/sys_rst
    SLICE_X95Y84                                                      r  rv_core_inst/stage_MW_inst/regs[18][31]_i_1/I0
    SLICE_X95Y84         LUT6 (Prop_lut6_I0_O)        0.105     4.822 r  rv_core_inst/stage_MW_inst/regs[18][31]_i_1/O
                         net (fo=32, routed)          2.438     7.261    rv_core_inst/regs_inst/regs_reg[18][31]_0[0]
    SLICE_X97Y102        FDRE                                         r  rv_core_inst/regs_inst/regs_reg[18][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.501    -0.842    rv_core_inst/regs_inst/systick
    SLICE_X97Y102        FDRE                                         r  rv_core_inst/regs_inst/regs_reg[18][28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_DE_inst/pc_do_reg[12]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 1.576ns (21.736%)  route 5.675ns (78.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.565     7.251    rv_core_inst/stage_DE_inst/p_0_in
    SLICE_X108Y99        FDCE                                         f  rv_core_inst/stage_DE_inst/pc_do_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.413    -0.930    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y99        FDCE                                         r  rv_core_inst/stage_DE_inst/pc_do_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_DE_inst/pc_do_reg[13]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 1.576ns (21.736%)  route 5.675ns (78.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.565     7.251    rv_core_inst/stage_DE_inst/p_0_in
    SLICE_X108Y99        FDCE                                         f  rv_core_inst/stage_DE_inst/pc_do_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.413    -0.930    rv_core_inst/stage_DE_inst/systick
    SLICE_X108Y99        FDCE                                         r  rv_core_inst/stage_DE_inst/pc_do_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_FD_inst/pc_fo_reg[12]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 1.576ns (21.736%)  route 5.675ns (78.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.565     7.251    rv_core_inst/stage_FD_inst/p_0_in
    SLICE_X109Y99        FDCE                                         f  rv_core_inst/stage_FD_inst/pc_fo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.413    -0.930    rv_core_inst/stage_FD_inst/systick
    SLICE_X109Y99        FDCE                                         r  rv_core_inst/stage_FD_inst/pc_fo_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_FD_inst/pc_fo_reg[13]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 1.576ns (21.736%)  route 5.675ns (78.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.565     7.251    rv_core_inst/stage_FD_inst/p_0_in
    SLICE_X109Y99        FDCE                                         f  rv_core_inst/stage_FD_inst/pc_fo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.413    -0.930    rv_core_inst/stage_FD_inst/systick
    SLICE_X109Y99        FDCE                                         r  rv_core_inst/stage_FD_inst/pc_fo_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_DE_inst/inst_do_reg[16]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.576ns (22.517%)  route 5.424ns (77.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.313     7.000    rv_core_inst/stage_DE_inst/p_0_in
    SLICE_X112Y99        FDCE                                         f  rv_core_inst/stage_DE_inst/inst_do_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.415    -0.928    rv_core_inst/stage_DE_inst/systick
    SLICE_X112Y99        FDCE                                         r  rv_core_inst/stage_DE_inst/inst_do_reg[16]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_DE_inst/inst_do_reg[22]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.576ns (22.517%)  route 5.424ns (77.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.313     7.000    rv_core_inst/stage_DE_inst/p_0_in
    SLICE_X112Y99        FDCE                                         f  rv_core_inst/stage_DE_inst/inst_do_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.415    -0.928    rv_core_inst/stage_DE_inst/systick
    SLICE_X112Y99        FDCE                                         r  rv_core_inst/stage_DE_inst/inst_do_reg[22]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_DE_inst/inst_do_reg[28]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.576ns (22.517%)  route 5.424ns (77.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.313     7.000    rv_core_inst/stage_DE_inst/p_0_in
    SLICE_X112Y99        FDCE                                         f  rv_core_inst/stage_DE_inst/inst_do_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.415    -0.928    rv_core_inst/stage_DE_inst/systick
    SLICE_X112Y99        FDCE                                         r  rv_core_inst/stage_DE_inst/inst_do_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rv_core_inst/stage_DE_inst/inst_do_reg[29]/CLR
                            (recovery check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.576ns (22.517%)  route 5.424ns (77.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    N15                                                               r  rst_i_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_i_IBUF_inst/O
                         net (fo=6, routed)           2.111     3.562    rv_core_inst/stage_DE_inst/rst_i_IBUF
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I0
    SLICE_X100Y82        LUT2 (Prop_lut2_I0_O)        0.125     3.687 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         3.313     7.000    rv_core_inst/stage_DE_inst/p_0_in
    SLICE_X112Y99        FDCE                                         f  rv_core_inst/stage_DE_inst/inst_do_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        1.415    -0.928    rv_core_inst/stage_DE_inst/systick
    SLICE_X112Y99        FDCE                                         r  rv_core_inst/stage_DE_inst/inst_do_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[31][22]/CE
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.045ns (3.638%)  route 1.192ns (96.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.029     1.029    rv_core_inst/stage_MW_inst/locked
    SLICE_X101Y84                                                     r  rv_core_inst/stage_MW_inst/regs[31][31]_i_1/I1
    SLICE_X101Y84        LUT6 (Prop_lut6_I1_O)        0.045     1.074 r  rv_core_inst/stage_MW_inst/regs[31][31]_i_1/O
                         net (fo=32, routed)          0.163     1.237    rv_core_inst/regs_inst/regs_reg[31][31]_0[0]
    SLICE_X101Y85        FDRE                                         r  rv_core_inst/regs_inst/regs_reg[31][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.873    -0.819    rv_core_inst/regs_inst/systick
    SLICE_X101Y85        FDRE                                         r  rv_core_inst/regs_inst/regs_reg[31][22]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[8][14]/CLR
                            (removal check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.044ns (3.461%)  route 1.227ns (96.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.025     1.025    rv_core_inst/stage_DE_inst/locked
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I1
    SLICE_X100Y82        LUT2 (Prop_lut2_I1_O)        0.044     1.069 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         0.203     1.271    rv_core_inst/regs_inst/p_0_in
    SLICE_X98Y83         FDCE                                         f  rv_core_inst/regs_inst/regs_reg[8][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.871    -0.821    rv_core_inst/regs_inst/systick
    SLICE_X98Y83         FDCE                                         r  rv_core_inst/regs_inst/regs_reg[8][14]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[8][7]/CLR
                            (removal check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.044ns (3.461%)  route 1.227ns (96.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.025     1.025    rv_core_inst/stage_DE_inst/locked
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I1
    SLICE_X100Y82        LUT2 (Prop_lut2_I1_O)        0.044     1.069 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         0.203     1.271    rv_core_inst/regs_inst/p_0_in
    SLICE_X98Y83         FDCE                                         f  rv_core_inst/regs_inst/regs_reg[8][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.871    -0.821    rv_core_inst/regs_inst/systick
    SLICE_X98Y83         FDCE                                         r  rv_core_inst/regs_inst/regs_reg[8][7]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[2][7]/CLR
                            (removal check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.044ns (3.448%)  route 1.232ns (96.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.025     1.025    rv_core_inst/stage_DE_inst/locked
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I1
    SLICE_X100Y82        LUT2 (Prop_lut2_I1_O)        0.044     1.069 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         0.207     1.276    rv_core_inst/regs_inst/p_0_in
    SLICE_X99Y82         FDCE                                         f  rv_core_inst/regs_inst/regs_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.870    -0.822    rv_core_inst/regs_inst/systick
    SLICE_X99Y82         FDCE                                         r  rv_core_inst/regs_inst/regs_reg[2][7]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[8][10]/CLR
                            (removal check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.044ns (3.394%)  route 1.252ns (96.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.025     1.025    rv_core_inst/stage_DE_inst/locked
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I1
    SLICE_X100Y82        LUT2 (Prop_lut2_I1_O)        0.044     1.069 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         0.228     1.296    rv_core_inst/regs_inst/p_0_in
    SLICE_X103Y83        FDCE                                         f  rv_core_inst/regs_inst/regs_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.871    -0.821    rv_core_inst/regs_inst/systick
    SLICE_X103Y83        FDCE                                         r  rv_core_inst/regs_inst/regs_reg[8][10]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[8][18]/CLR
                            (removal check against rising-edge clock systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.044ns (3.394%)  route 1.252ns (96.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.025     1.025    rv_core_inst/stage_DE_inst/locked
    SLICE_X100Y82                                                     r  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/I1
    SLICE_X100Y82        LUT2 (Prop_lut2_I1_O)        0.044     1.069 f  rv_core_inst/stage_DE_inst/pc_o[31]_i_3/O
                         net (fo=430, routed)         0.228     1.296    rv_core_inst/regs_inst/p_0_in
    SLICE_X103Y83        FDCE                                         f  rv_core_inst/regs_inst/regs_reg[8][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.871    -0.821    rv_core_inst/regs_inst/systick
    SLICE_X103Y83        FDCE                                         r  rv_core_inst/regs_inst/regs_reg[8][18]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[15][8]/CE
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.045ns (3.441%)  route 1.263ns (96.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.091     1.091    rv_core_inst/stage_MW_inst/locked
    SLICE_X101Y84                                                     r  rv_core_inst/stage_MW_inst/regs[15][31]_i_1/I1
    SLICE_X101Y84        LUT6 (Prop_lut6_I1_O)        0.045     1.136 r  rv_core_inst/stage_MW_inst/regs[15][31]_i_1/O
                         net (fo=32, routed)          0.171     1.308    rv_core_inst/regs_inst/regs_reg[15][31]_0[0]
    SLICE_X98Y82         FDRE                                         r  rv_core_inst/regs_inst/regs_reg[15][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.870    -0.822    rv_core_inst/regs_inst/systick
    SLICE_X98Y82         FDRE                                         r  rv_core_inst/regs_inst/regs_reg[15][8]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.045ns (3.425%)  route 1.269ns (96.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.091     1.091    rv_core_inst/stage_MW_inst/locked
    SLICE_X101Y84                                                     r  rv_core_inst/stage_MW_inst/regs[15][31]_i_1/I1
    SLICE_X101Y84        LUT6 (Prop_lut6_I1_O)        0.045     1.136 r  rv_core_inst/stage_MW_inst/regs[15][31]_i_1/O
                         net (fo=32, routed)          0.178     1.314    rv_core_inst/regs_inst/regs_reg[15][31]_0[0]
    SLICE_X97Y85         FDRE                                         r  rv_core_inst/regs_inst/regs_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.872    -0.820    rv_core_inst/regs_inst/systick
    SLICE_X97Y85         FDRE                                         r  rv_core_inst/regs_inst/regs_reg[15][2]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[15][3]/CE
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.045ns (3.425%)  route 1.269ns (96.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.091     1.091    rv_core_inst/stage_MW_inst/locked
    SLICE_X101Y84                                                     r  rv_core_inst/stage_MW_inst/regs[15][31]_i_1/I1
    SLICE_X101Y84        LUT6 (Prop_lut6_I1_O)        0.045     1.136 r  rv_core_inst/stage_MW_inst/regs[15][31]_i_1/O
                         net (fo=32, routed)          0.178     1.314    rv_core_inst/regs_inst/regs_reg[15][31]_0[0]
    SLICE_X97Y85         FDRE                                         r  rv_core_inst/regs_inst/regs_reg[15][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.872    -0.820    rv_core_inst/regs_inst/systick
    SLICE_X97Y85         FDRE                                         r  rv_core_inst/regs_inst/regs_reg[15][3]/C

Slack:                    inf
  Source:                 hcc_init/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rv_core_inst/regs_inst/regs_reg[31][17]/CE
                            (rising edge-triggered cell FDRE clocked by systick_hcc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.045ns (3.408%)  route 1.275ns (96.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  hcc_init/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           1.029     1.029    rv_core_inst/stage_MW_inst/locked
    SLICE_X101Y84                                                     r  rv_core_inst/stage_MW_inst/regs[31][31]_i_1/I1
    SLICE_X101Y84        LUT6 (Prop_lut6_I1_O)        0.045     1.074 r  rv_core_inst/stage_MW_inst/regs[31][31]_i_1/O
                         net (fo=32, routed)          0.246     1.320    rv_core_inst/regs_inst/regs_reg[31][31]_0[0]
    SLICE_X103Y85        FDRE                                         r  rv_core_inst/regs_inst/regs_reg[31][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock systick_hcc rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    hcc_init/inst/clk_i
    U18                                                               r  hcc_init/inst/clkin1_ibufg/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  hcc_init/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    hcc_init/inst/clk_i_hcc
    MMCME2_ADV_X1Y1                                                   r  hcc_init/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  hcc_init/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    hcc_init/inst/systick_hcc
    BUFGCTRL_X0Y16                                                    r  hcc_init/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  hcc_init/inst/clkout1_buf/O
                         net (fo=1494, routed)        0.873    -0.819    rv_core_inst/regs_inst/systick
    SLICE_X103Y85        FDRE                                         r  rv_core_inst/regs_inst/regs_reg[31][17]/C





