// Seed: 521837011
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri id_2
);
  always @(posedge 1) #1;
  assign id_2 = id_1;
  assign id_0 = 1;
  id_4(
      .id_0(1)
  );
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    inout supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output wire id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri1 id_11,
    input wand id_12,
    input wand id_13,
    input uwire id_14,
    input wire id_15,
    input wand id_16,
    output tri0 id_17,
    output supply1 id_18,
    input tri1 id_19,
    input supply1 id_20,
    input tri1 id_21,
    output wire id_22,
    output wire id_23,
    output tri id_24
);
  always id_0 <= #1{id_2{1}} & id_13;
  module_0(
      id_18, id_9, id_18
  );
endmodule
