Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb  9 00:47:44 2018
| Host         : DESKTOP-VPQ35UP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              80 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------+------------------+------------------+----------------+
|                   Clock Signal                  |                       Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------+------------------+------------------+----------------+
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sccb_interface_0/inst/i[3]_i_1_n_0            |                  |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sccb_interface_0/inst/state0                  |                  |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sccb_interface_0/inst/state_return[3]_i_1_n_0 |                  |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cam_reg_config_0/inst/wait_time0              |                  |                1 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sccb_interface_0/inst/wait_time[5]_i_1_n_0    |                  |                2 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cam_reg_config_0/inst/state_return            |                  |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cam_reg_config_0/inst/reg_loc[7]_i_1_n_0      |                  |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sccb_interface_0/inst/tx_data[7]_i_1_n_0      |                  |                4 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                          |                  |                4 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/cam_reg_config_0/inst/addr_data[15]_i_1_n_0   |                  |                4 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sccb_interface_0/inst/data_0                  |                  |                3 |             16 |
+-------------------------------------------------+----------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 6      |                     2 |
| 8      |                     3 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


