// Seed: 8751366
module module_0;
  always id_1 <= 1;
endmodule
module module_1 ();
  module_0 modCall_1 ();
endmodule
module module_2;
  always @(posedge 1'd0 or negedge -1) id_1 <= 1;
  wor  id_2;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_4 = id_4[-1];
  wire id_5;
  assign id_2 = -1;
endmodule
program module_3 (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  tri0 id_6, id_7;
  assign id_6 = -1 | {(id_7), -1'h0 & id_4};
  wire id_8, id_9, id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
