{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727414568773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727414568773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 23:22:48 2024 " "Processing started: Thu Sep 26 23:22:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727414568773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727414568773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727414568773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727414569313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727414569313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/sumador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/sumador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_tb " "Found entity 1: sumador_tb" {  } { { "testbench/sumador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/sumador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/program_counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/program_counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "testbench/program_counter_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/program_counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux2_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux2_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_tb " "Found entity 1: mux2_1_tb" {  } { { "testbench/mux2_1_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/mux2_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/if_id_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/if_id_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg_tb " "Found entity 1: IF_ID_Reg_tb" {  } { { "testbench/IF_ID_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/IF_ID_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "InstructionFetch/sumador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "InstructionFetch/program_counter.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/program_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "InstructionFetch/mux2_1.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/if_id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "InstructionFetch/IF_ID_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IF_ID_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst inst procesador.sv(15) " "Verilog HDL Declaration information at procesador.sv(15): object \"Inst\" differs only in case from object \"inst\" in the same scope" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1727414576818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clk " "Found entity 1: new_clk" {  } { { "new_clk.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/new_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Docode/register_file.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/register_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "testbench/register_file_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/register_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "testbench/extend_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/extend_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/exe_mem_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/exe_mem_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM_Reg " "Found entity 1: EXE_MEM_Reg" {  } { { "Execute/EXE_MEM_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/EXE_MEM_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/compuerta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/compuerta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_tb " "Found entity 1: compuerta_tb" {  } { { "testbench/compuerta_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/compuerta_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "testbench/Control_Unit_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/Control_Unit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/id_exe_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/id_exe_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg " "Found entity 1: ID_EXE_Reg" {  } { { "Docode/ID_EXE_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/ID_EXE_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/id_exe_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/id_exe_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg_tb " "Found entity 1: ID_EXE_Reg_tb" {  } { { "testbench/ID_EXE_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/ID_EXE_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem_wb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem_wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Reg " "Found entity 1: MEM_WB_Reg" {  } { { "Memory/MEM_WB_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/MEM_WB_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback/mux_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback/mux_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB " "Found entity 1: mux_WB" {  } { { "WriteBack/mux_WB.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/WriteBack/mux_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "InstructionFetch/fetch.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "testbench/fetch_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Docode/decode.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tb " "Found entity 1: decode_tb" {  } { { "testbench/decode_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/decode_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576850 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 memory_tb.sv(40) " "Verilog HDL Expression warning at memory_tb.sv(40): truncated literal to match 4 bits" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/memory_tb.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1727414576852 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 memory_tb.sv(49) " "Verilog HDL Expression warning at memory_tb.sv(49): truncated literal to match 4 bits" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/memory_tb.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1727414576852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/vga.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "vga/pll.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaController.sv(20) " "Verilog HDL information at vgaController.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "vga/vgaController.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/vgaController.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1727414576859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vga/vgaController.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "vga/videoGen.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/vga/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/shiftlpc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/shiftlpc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLPC_tb " "Found entity 1: shiftLPC_tb" {  } { { "testbench/shiftLPC_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/shiftLPC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMem_tb " "Found entity 1: IMem_tb" {  } { { "testbench/IMem_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/IMem_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "Execute/execute.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/execute.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/execute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/execute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_tb " "Found entity 1: execute_tb" {  } { { "testbench/execute_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/execute_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/aluflags_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/aluflags_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluFlags_tb " "Found entity 1: aluFlags_tb" {  } { { "testbench/aluFlags_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/aluFlags_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/procesador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/procesador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_tb " "Found entity 1: procesador_tb" {  } { { "testbench/procesador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/procesador_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "InstructionFetch/IMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/contador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/contador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_tb " "Found entity 1: contador_tb" {  } { { "testbench/contador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/contador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memory/DataMemory.v" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 alu_tb.sv(81) " "Verilog HDL Expression warning at alu_tb.sv(81): truncated literal to match 16 bits" {  } { { "testbench/alu_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/alu_tb.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1727414576877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "testbench/alu_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux_wb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux_wb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB_tb " "Found entity 1: mux_WB_tb" {  } { { "testbench/mux_WB_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/mux_WB_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/decodesignalreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/decodesignalreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeSignalReg " "Found entity 1: decodeSignalReg" {  } { { "Docode/decodeSignalReg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/decodeSignalReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/tempmemreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/tempmemreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tempMemReg " "Found entity 1: tempMemReg" {  } { { "Memory/tempMemReg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Memory/tempMemReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "Docode/hazardUnit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/hazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/hazardunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/hazardunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit_tb " "Found entity 1: hazardUnit_tb" {  } { { "testbench/hazardUnit_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/hazardUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Execute/ALU.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/combineunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/combineunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combineUnit " "Found entity 1: combineUnit" {  } { { "Execute/combineUnit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/combineUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/compareexec.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/compareexec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compareExec " "Found entity 1: compareExec" {  } { { "Execute/compareExec.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Execute/compareExec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/reg_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/reg_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_Count " "Found entity 1: reg_Count" {  } { { "Docode/reg_Count.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/reg_Count.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414576902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414576902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesador " "Elaborating entity \"procesador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727414577065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 procesador.sv(49) " "Verilog HDL assignment warning at procesador.sv(49): truncated value with size 16 to match size of target (12)" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727414577067 "|procesador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:muxPC " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:muxPC\"" {  } { { "procesador.sv" "muxPC" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc_inst\"" {  } { { "procesador.sv" "pc_inst" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sum_inst " "Elaborating entity \"sumador\" for hierarchy \"sumador:sum_inst\"" {  } { { "procesador.sv" "sum_inst" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:IMem_inst " "Elaborating entity \"IMem\" for hierarchy \"IMem:IMem_inst\"" {  } { { "procesador.sv" "IMem_inst" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMem:IMem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMem:IMem_inst\|altsyncram:altsyncram_component\"" {  } { { "InstructionFetch/IMem.v" "altsyncram_component" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IMem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMem:IMem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMem:IMem_inst\|altsyncram:altsyncram_component\"" {  } { { "InstructionFetch/IMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IMem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMem:IMem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMem:IMem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./IMem.mif " "Parameter \"init_file\" = \"./IMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577137 ""}  } { { "InstructionFetch/IMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IMem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1727414577137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aeo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aeo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aeo1 " "Found entity 1: altsyncram_aeo1" {  } { { "db/altsyncram_aeo1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/db/altsyncram_aeo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727414577184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727414577184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aeo1 IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_aeo1:auto_generated " "Elaborating entity \"altsyncram_aeo1\" for hierarchy \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_aeo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Reg IF_ID_Reg:fetch " "Elaborating entity \"IF_ID_Reg\" for hierarchy \"IF_ID_Reg:fetch\"" {  } { { "procesador.sv" "fetch" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardUnit hazardUnit:hazard " "Elaborating entity \"hazardUnit\" for hierarchy \"hazardUnit:hazard\"" {  } { { "procesador.sv" "hazard" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 hazardUnit.sv(47) " "Verilog HDL assignment warning at hazardUnit.sv(47): truncated value with size 32 to match size of target (2)" {  } { { "Docode/hazardUnit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/hazardUnit.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727414577211 "|hazardUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:regFile_0 " "Elaborating entity \"register_file\" for hierarchy \"register_file:regFile_0\"" {  } { { "procesador.sv" "regFile_0" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_Count reg_Count:reg_Count " "Elaborating entity \"reg_Count\" for hierarchy \"reg_Count:reg_Count\"" {  } { { "procesador.sv" "reg_Count" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_inst\"" {  } { { "procesador.sv" "control_inst" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resSrc Control_Unit.sv(7) " "Verilog HDL or VHDL warning at Control_Unit.sv(7): object \"resSrc\" assigned a value but never read" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/Docode/Control_Unit.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1727414577224 "|procesador|Control_Unit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE_Reg ID_EXE_Reg:decode " "Elaborating entity \"ID_EXE_Reg\" for hierarchy \"ID_EXE_Reg:decode\"" {  } { { "procesador.sv" "decode" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727414577224 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[15\] " "Net \"pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc_out\[15\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577279 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[14\] " "Net \"pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc_out\[14\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577279 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[13\] " "Net \"pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc_out\[13\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577279 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[12\] " "Net \"pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc_out\[12\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577279 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577279 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[15\] " "Net \"pc\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc\[15\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[14\] " "Net \"pc\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc\[14\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[13\] " "Net \"pc\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc\[13\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[12\] " "Net \"pc\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc\[12\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[15\] " "Net \"pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc_out\[15\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[14\] " "Net \"pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc_out\[14\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[13\] " "Net \"pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc_out\[13\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[12\] " "Net \"pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "pc_out\[12\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nextPC\[15\] " "Net \"nextPC\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "nextPC\[15\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nextPC\[14\] " "Net \"nextPC\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "nextPC\[14\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nextPC\[13\] " "Net \"nextPC\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "nextPC\[13\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nextPC\[12\] " "Net \"nextPC\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "nextPC\[12\]" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727414577280 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1727414577361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/output_files/procesador.map.smsg " "Generated suppressed messages file C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/output_files/procesador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1727414577412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727414577428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 23:22:57 2024 " "Processing ended: Thu Sep 26 23:22:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727414577428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727414577428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727414577428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727414577428 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 26 s " "Quartus Prime Flow was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727414578053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727414578553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727414578553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 23:22:58 2024 " "Processing started: Thu Sep 26 23:22:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727414578553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1727414578553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim procesador procesador " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim procesador procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1727414578553 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim procesador procesador " "Quartus(args): --rtl_sim procesador procesador" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1727414578553 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1727414578823 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1727414578994 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1727414578996 ""}
{ "Warning" "0" "" "Warning: File procesador_run_msim_rtl_verilog.do already exists - backing up current file as procesador_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File procesador_run_msim_rtl_verilog.do already exists - backing up current file as procesador_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1727414579101 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/simulation/modelsim/procesador_run_msim_rtl_verilog.do" {  } { { "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/simulation/modelsim/procesador_run_msim_rtl_verilog.do" "0" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/simulation/modelsim/procesador_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/simulation/modelsim/procesador_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1727414579142 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1727414579142 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1727414579146 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1727414579147 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador_nativelink_simulation.rpt" {  } { { "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador_nativelink_simulation.rpt" "0" { Text "C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/procesador_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1727414579147 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1727414579148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727414579149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 23:22:59 2024 " "Processing ended: Thu Sep 26 23:22:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727414579149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727414579149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727414579149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1727414579149 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 27 s " "Quartus Prime Flow was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1727414659479 ""}
