-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_get_bits_per_subcarrier.vhd
-- Created: 2024-08-10 11:14:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_get_bits_per_subcarrier
-- Source Path: HDLRx/full_rx/rx_demodulator_full/get_bits_per_subcarrier
-- Hierarchy Level: 2
-- Model version: 1.14
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_get_bits_per_subcarrier IS
  PORT( payload_bits_per_sub              :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        valid_header                      :   IN    std_logic;
        qam_demod_bits                    :   OUT   std_logic_vector(3 DOWNTO 0)  -- ufix4
        );
END full_rx_ip_src_get_bits_per_subcarrier;


ARCHITECTURE rtl OF full_rx_ip_src_get_bits_per_subcarrier IS

  -- Signals
  SIGNAL payload_bits_per_sub_unsigned    : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Constant3_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Data_Type_Conversion7_out1       : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Switch1_out1                     : unsigned(3 DOWNTO 0);  -- ufix4

BEGIN
  payload_bits_per_sub_unsigned <= unsigned(payload_bits_per_sub);

  Constant3_out1 <= to_unsigned(16#02#, 8);

  Data_Type_Conversion7_out1 <= Constant3_out1(3 DOWNTO 0);

  
  Switch1_out1 <= payload_bits_per_sub_unsigned WHEN valid_header = '0' ELSE
      Data_Type_Conversion7_out1;

  qam_demod_bits <= std_logic_vector(Switch1_out1);

END rtl;

