// Seed: 3723189711
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    output tri id_4
    , id_11,
    output uwire id_5,
    output wor id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri id_9
);
  wire id_12;
  wire id_13;
  assign id_11[1 : 1'h0] = 1;
  assign id_13 = ~1;
  wire id_14;
  tri1 id_15;
  wire id_16;
  wire id_17;
  assign id_15 = (1);
  wire  id_18;
  wire  id_19;
  uwire id_20 = 1'b0;
  integer id_21 (.id_0(id_0));
endmodule
macromodule module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
