[2025-09-17 08:25:00] START suite=qualcomm_srv trace=srv138_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv138_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2575197 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4996650 heartbeat IPC: 4.13 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4996650 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4996650 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13419852 heartbeat IPC: 1.187 cumulative IPC: 1.187 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21792792 heartbeat IPC: 1.194 cumulative IPC: 1.191 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30230033 heartbeat IPC: 1.185 cumulative IPC: 1.189 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38624199 heartbeat IPC: 1.191 cumulative IPC: 1.19 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 46973847 heartbeat IPC: 1.198 cumulative IPC: 1.191 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 55292290 heartbeat IPC: 1.202 cumulative IPC: 1.193 (Simulation time: 00 hr 07 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv138_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 63710644 heartbeat IPC: 1.188 cumulative IPC: 1.192 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 72151901 heartbeat IPC: 1.185 cumulative IPC: 1.191 (Simulation time: 00 hr 10 min 12 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 80568522 heartbeat IPC: 1.188 cumulative IPC: 1.191 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83969229 cumulative IPC: 1.191 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83969229 cumulative IPC: 1.191 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv138_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.191 instructions: 100000000 cycles: 83969229
CPU 0 Branch Prediction Accuracy: 92.51% MPKI: 13.3 Average ROB Occupancy at Mispredict: 29.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08537
BRANCH_INDIRECT: 0.3693
BRANCH_CONDITIONAL: 11.48
BRANCH_DIRECT_CALL: 0.4215
BRANCH_INDIRECT_CALL: 0.5454
BRANCH_RETURN: 0.4065


====Backend Stall Breakdown====
ROB_STALL: 847
LQ_STALL: 0
SQ_STALL: 39383


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 678
REPLAY_LOAD: 113
NON_REPLAY_LOAD: 5.6

== Total ==
ADDR_TRANS: 678
REPLAY_LOAD: 113
NON_REPLAY_LOAD: 56

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 10

cpu0->cpu0_STLB TOTAL        ACCESS:    2122717 HIT:    2122033 MISS:        684 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2122717 HIT:    2122033 MISS:        684 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 127.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9481093 HIT:    8697758 MISS:     783335 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7747860 HIT:    7088179 MISS:     659681 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     582057 HIT:     486677 MISS:      95380 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1149924 HIT:    1122262 MISS:      27662 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1252 HIT:        640 MISS:        612 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15863683 HIT:    7742780 MISS:    8120903 MSHR_MERGE:    2007647
cpu0->cpu0_L1I LOAD         ACCESS:   15863683 HIT:    7742780 MISS:    8120903 MSHR_MERGE:    2007647
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30650940 HIT:   26775018 MISS:    3875922 MSHR_MERGE:    1658006
cpu0->cpu0_L1D LOAD         ACCESS:   16764331 HIT:   14647697 MISS:    2116634 MSHR_MERGE:     482031
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13885218 HIT:   12127207 MISS:    1758011 MSHR_MERGE:    1175950
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1391 HIT:        114 MISS:       1277 MSHR_MERGE:         25
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.12 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13010211 HIT:   10718367 MISS:    2291844 MSHR_MERGE:    1160126
cpu0->cpu0_ITLB LOAD         ACCESS:   13010211 HIT:   10718367 MISS:    2291844 MSHR_MERGE:    1160126
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.021 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29150089 HIT:   27832539 MISS:    1317550 MSHR_MERGE:     326551
cpu0->cpu0_DTLB LOAD         ACCESS:   29150089 HIT:   27832539 MISS:    1317550 MSHR_MERGE:     326551
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.079 cycles
cpu0->LLC TOTAL        ACCESS:     901837 HIT:     892196 MISS:       9641 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     659681 HIT:     650312 MISS:       9369 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      95380 HIT:      95362 MISS:         18 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     146164 HIT:     146152 MISS:         12 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        612 HIT:        370 MISS:        242 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:       9609
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         12
  FULL:          0
Channel 0 REFRESHES ISSUED:       6997

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547318       532758        59318          599
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           63           28           13
  STLB miss resolved @ L2C                0           65          374          229           26
  STLB miss resolved @ LLC                0           11          178          198           52
  STLB miss resolved @ MEM                0            0           85           89          122

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201908        55561      1568509       109202           31
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           10            2            6
  STLB miss resolved @ L2C                0            4           20            3            0
  STLB miss resolved @ LLC                0            8           28           17            6
  STLB miss resolved @ MEM                0            0            5           12           39
[2025-09-17 08:37:37] END   suite=qualcomm_srv trace=srv138_ap (rc=0)
