// Seed: 1925865852
module module_0 (
    input supply0 id_0
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output tri id_2,
    input tri id_3
    , id_10,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output supply1 id_8
);
  wand id_11 = 1;
  nand primCall (id_0, id_3, id_6, id_4, id_10);
  module_0 modCall_1 (id_3);
  assign modCall_1.type_2 = 0;
endmodule
module module_2 ();
  logic [7:0] id_2 = id_1[1'b0 : 1];
  assign id_2 = id_1;
  genvar id_3;
  assign module_0.id_0 = 0;
  wire id_4;
endmodule
