#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~8.in[3] (.names)                                                                     1.030     2.306
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                    0.235     2.541
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                            1.942     4.484
data arrival time                                                                                                                      4.484

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.484
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.484


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~39.in[3] (.names)                                                                     0.902     2.179
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                    0.235     2.414
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                            1.693     4.106
data arrival time                                                                                                                       4.106

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.106
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.106


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~9.in[3] (.names)                                                                     0.753     2.030
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                    0.235     2.265
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                            1.750     4.015
data arrival time                                                                                                                      4.015

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.015
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.015


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~41.in[3] (.names)                                                                     0.763     2.039
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                    0.235     2.274
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                            1.661     3.936
data arrival time                                                                                                                       3.936

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.936
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.936


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~4.in[0] (.names)                                                                     0.898     2.175
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                    0.235     2.410
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                            1.483     3.893
data arrival time                                                                                                                      3.893

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.893
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.893


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~32.in[3] (.names)                                                                     0.750     2.026
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                    0.235     2.261
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                            1.623     3.885
data arrival time                                                                                                                       3.885

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.885
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.885


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~57.in[3] (.names)                                                                     0.762     2.039
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                    0.235     2.274
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                            1.604     3.878
data arrival time                                                                                                                       3.878

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.878
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.878


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~3.in[3] (.names)                                                                     0.895     2.171
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                    0.235     2.406
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                            1.461     3.868
data arrival time                                                                                                                      3.868

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.868
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.868


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~11.in[3] (.names)                                                                     0.622     1.899
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                    0.235     2.134
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                            1.726     3.860
data arrival time                                                                                                                       3.860

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.860
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.860


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~63.in[3] (.names)                                                                     0.897     2.174
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                    0.235     2.409
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                            1.379     3.787
data arrival time                                                                                                                       3.787

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.787
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.787


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~45.in[0] (.names)                                                                     1.037     2.313
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                    0.235     2.548
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                            1.229     3.777
data arrival time                                                                                                                       3.777

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.777
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.777


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~24.in[3] (.names)                                                                     0.759     2.035
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                    0.235     2.270
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                            1.506     3.776
data arrival time                                                                                                                       3.776

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.776
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.776


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~29.in[3] (.names)                                                                     0.626     1.902
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                    0.235     2.137
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                            1.625     3.762
data arrival time                                                                                                                       3.762

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.762
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.762


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~44.in[3] (.names)                                                                     0.759     2.036
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                    0.235     2.271
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                            1.488     3.759
data arrival time                                                                                                                       3.759

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.759
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.759


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~30.in[0] (.names)                                                                     0.767     2.043
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                    0.235     2.278
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                            1.481     3.759
data arrival time                                                                                                                       3.759

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.759
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.759


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~5.in[0] (.names)                                                                     0.907     2.183
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                    0.235     2.418
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                            1.332     3.750
data arrival time                                                                                                                      3.750

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.750
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.750


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~18.in[3] (.names)                                                                     0.759     2.035
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                    0.235     2.270
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                            1.477     3.747
data arrival time                                                                                                                       3.747

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.747
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.747


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~54.in[3] (.names)                                                                     0.747     2.023
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                    0.235     2.258
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                            1.486     3.744
data arrival time                                                                                                                       3.744

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.744
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.744


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~47.in[3] (.names)                                                                     0.762     2.039
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                    0.235     2.274
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                            1.463     3.737
data arrival time                                                                                                                       3.737

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.737
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.737


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~6.in[0] (.names)                                                                     0.888     2.164
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                    0.235     2.399
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                            1.334     3.733
data arrival time                                                                                                                      3.733

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.733
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.733


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~12.in[3] (.names)                                                                     0.623     1.900
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                    0.235     2.135
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                            1.566     3.701
data arrival time                                                                                                                       3.701

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.701
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.701


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~21.in[3] (.names)                                                                     0.764     2.041
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                    0.235     2.276
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                            1.390     3.666
data arrival time                                                                                                                       3.666

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.666
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.666


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~35.in[0] (.names)                                                                     1.036     2.312
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                    0.235     2.547
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                            1.097     3.644
data arrival time                                                                                                                       3.644

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.644
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.644


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~36.in[3] (.names)                                                                     0.757     2.033
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                    0.235     2.268
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                            1.375     3.643
data arrival time                                                                                                                       3.643

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.643
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.643


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~2.in[3] (.names)                                                                     0.769     2.045
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                    0.235     2.280
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                            1.349     3.630
data arrival time                                                                                                                      3.630

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.630
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.630


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~40.in[0] (.names)                                                                     1.023     2.300
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                    0.235     2.535
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                            1.093     3.627
data arrival time                                                                                                                       3.627

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.627
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.627


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~62.in[0] (.names)                                                                     0.765     2.041
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                    0.235     2.276
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                            1.351     3.627
data arrival time                                                                                                                       3.627

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.627
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.627


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~56.in[2] (.names)                                                                     0.618     1.894
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                    0.235     2.129
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                            1.496     3.625
data arrival time                                                                                                                       3.625

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.625
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.625


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~51.in[0] (.names)                                                                     1.035     2.311
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                    0.235     2.546
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                            1.073     3.619
data arrival time                                                                                                                       3.619

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.619
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.619


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~26.in[0] (.names)                                                                     1.030     2.306
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                    0.235     2.541
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                            1.076     3.618
data arrival time                                                                                                                       3.618

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.618
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.618


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~1.in[3] (.names)                                                                     0.758     2.035
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                    0.235     2.270
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                            1.345     3.615
data arrival time                                                                                                                      3.615

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.615
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.615


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~60.in[0] (.names)                                                                     0.762     2.039
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                    0.235     2.274
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                            1.337     3.610
data arrival time                                                                                                                       3.610

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.610
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.610


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~50.in[3] (.names)                                                                     0.629     1.905
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                    0.235     2.140
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                            1.460     3.601
data arrival time                                                                                                                       3.601

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.601
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.601


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~13.in[0] (.names)                                                                     0.764     2.040
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                    0.235     2.275
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                            1.316     3.591
data arrival time                                                                                                                       3.591

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.591
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.591


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~31.in[0] (.names)                                                                     0.761     2.037
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                    0.235     2.272
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                            1.318     3.590
data arrival time                                                                                                                       3.590

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.590
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.590


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~27.in[0] (.names)                                                                     0.771     2.047
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                    0.235     2.282
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                            1.241     3.523
data arrival time                                                                                                                       3.523

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.523
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.523


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~37.in[0] (.names)                                                                     0.897     2.174
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                    0.235     2.409
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                            1.104     3.512
data arrival time                                                                                                                       3.512

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.512
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.512


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~25.in[0] (.names)                                                                     0.902     2.179
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                    0.235     2.414
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                            1.097     3.511
data arrival time                                                                                                                       3.511

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.511
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.511


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~61.in[2] (.names)                                                                     0.622     1.899
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                    0.235     2.134
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                            1.371     3.505
data arrival time                                                                                                                       3.505

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.505
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.505


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~46.in[0] (.names)                                                                     0.760     2.036
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                    0.235     2.271
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                            1.227     3.498
data arrival time                                                                                                                       3.498

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.498
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.498


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~14.in[0] (.names)                                                                     0.904     2.180
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                    0.235     2.415
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                            1.078     3.493
data arrival time                                                                                                                       3.493

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.493
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.493


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~38.in[3] (.names)                                                                     0.622     1.898
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                    0.235     2.133
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                            1.357     3.490
data arrival time                                                                                                                       3.490

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.490
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.490


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~15.in[0] (.names)                                                                     0.627     1.904
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                    0.235     2.139
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                            1.346     3.485
data arrival time                                                                                                                       3.485

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.485
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.485


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~52.in[1] (.names)                                                                     1.030     2.307
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                    0.235     2.542
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                            0.931     3.472
data arrival time                                                                                                                       3.472

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.472
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.472


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~43.in[0] (.names)                                                                     0.769     2.045
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                    0.235     2.280
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                            1.190     3.470
data arrival time                                                                                                                       3.470

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.470
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.470


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~42.in[0] (.names)                                                                     0.900     2.176
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                    0.235     2.411
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                            1.051     3.463
data arrival time                                                                                                                       3.463

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.463
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.463


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~58.in[0] (.names)                                                                     0.899     2.176
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                    0.235     2.411
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                            1.045     3.456
data arrival time                                                                                                                       3.456

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.456
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.456


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~53.in[0] (.names)                                                                     1.318     2.595
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                    0.235     2.830
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                            0.625     3.454
data arrival time                                                                                                                       3.454

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.454
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.454


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~22.in[0] (.names)                                                                     0.890     2.167
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                    0.235     2.402
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                            1.051     3.453
data arrival time                                                                                                                       3.453

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.453
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.453


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~49.in[0] (.names)                                                                     0.900     2.176
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                    0.235     2.411
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                            1.035     3.446
data arrival time                                                                                                                       3.446

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.446
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.446


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~16.in[0] (.names)                                                                     1.042     2.318
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                    0.235     2.553
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                            0.892     3.445
data arrival time                                                                                                                       3.445

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.445
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.445


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~10.in[0] (.names)                                                                     0.901     2.177
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                    0.235     2.412
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                            1.027     3.439
data arrival time                                                                                                                       3.439

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.439
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.439


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~7.in[0] (.names)                                                                     1.029     2.305
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                    0.235     2.540
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                            0.894     3.434
data arrival time                                                                                                                      3.434

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.434
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.434


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~28.in[0] (.names)                                                                     1.171     2.447
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                    0.235     2.682
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                            0.749     3.431
data arrival time                                                                                                                       3.431

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.431
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.431


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~23.in[1] (.names)                                                                     0.618     1.895
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                    0.235     2.130
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                            1.282     3.412
data arrival time                                                                                                                       3.412

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.412
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.412


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~0.in[0] (.names)                                                                     0.912     2.188
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                    0.235     2.423
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                            0.948     3.371
data arrival time                                                                                                                      3.371

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -3.371
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.371


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~59.in[0] (.names)                                                                     1.162     2.439
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                    0.235     2.674
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                            0.678     3.352
data arrival time                                                                                                                       3.352

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.352
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.352


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~33.in[0] (.names)                                                                     0.748     2.024
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                    0.235     2.259
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                            1.090     3.349
data arrival time                                                                                                                       3.349

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.349
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.349


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~48.in[0] (.names)                                                                     0.628     1.905
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                    0.235     2.140
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                            1.193     3.333
data arrival time                                                                                                                       3.333

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.333
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.333


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~20.in[0] (.names)                                                                     0.627     1.904
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                    0.235     2.139
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                            1.185     3.324
data arrival time                                                                                                                       3.324

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.324
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.324


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~55.in[0] (.names)                                                                     1.200     2.476
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                    0.235     2.711
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                            0.612     3.323
data arrival time                                                                                                                       3.323

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.323
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.323


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~17.in[0] (.names)                                                                     1.193     2.470
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                    0.235     2.705
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                            0.537     3.241
data arrival time                                                                                                                       3.241

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.241
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.241


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~19.in[0] (.names)                                                                     1.054     2.330
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                    0.235     2.565
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                            0.652     3.217
data arrival time                                                                                                                       3.217

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.217
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.217


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~34.in[0] (.names)                                                                     0.742     2.019
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                    0.235     2.254
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                            0.926     3.180
data arrival time                                                                                                                       3.180

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -3.180
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.180


#Path 65
Startpoint: matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[25] (matmul_4x4_systolic)                       1.698     2.974
data arrival time                                                                                                                                                                      2.974

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.974
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -3.026


#Path 66
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[51] (matmul_4x4_systolic)                       1.683     2.959
data arrival time                                                                                                                                                                      2.959

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.959
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -3.011


#Path 67
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[53] (matmul_4x4_systolic)                       1.647     2.923
data arrival time                                                                                                                                                                      2.923

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.923
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.975


#Path 68
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[18] (matmul_4x4_systolic)                       1.602     2.878
data arrival time                                                                                                                                                                      2.878

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.878
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.930


#Path 69
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[16] (matmul_4x4_systolic)                       1.590     2.867
data arrival time                                                                                                                                                                      2.867

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.867
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.918


#Path 70
Startpoint: matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[25] (matmul_4x4_systolic)                       1.511     2.788
data arrival time                                                                                                                                                                      2.788

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.788
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.839


#Path 71
Startpoint: matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[21] (matmul_4x4_systolic)                       1.497     2.773
data arrival time                                                                                                                                                                      2.773

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.773
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.825


#Path 72
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[55] (matmul_4x4_systolic)                       1.459     2.736
data arrival time                                                                                                                                                                      2.736

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.736
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.787


#Path 73
Startpoint: matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[51] (matmul_4x4_systolic)                       1.454     2.731
data arrival time                                                                                                                                                                      2.731

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.731
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.782


#Path 74
Startpoint: matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[16] (matmul_4x4_systolic)                       1.415     2.691
data arrival time                                                                                                                                                                      2.691

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.691
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.743


#Path 75
Startpoint: matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[53] (matmul_4x4_systolic)                       1.414     2.690
data arrival time                                                                                                                                                                      2.690

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.690
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.742


#Path 76
Startpoint: matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[23] (matmul_4x4_systolic)                       1.389     2.665
data arrival time                                                                                                                                                                      2.665

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.665
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.717


#Path 77
Startpoint: matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[23] (matmul_4x4_systolic)                       1.292     2.569
data arrival time                                                                                                                                                                      2.569

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.569
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.620


#Path 78
Startpoint: matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[19] (matmul_4x4_systolic)                       1.271     2.548
data arrival time                                                                                                                                                                      2.548

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.548
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.599


#Path 79
Startpoint: matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[55] (matmul_4x4_systolic)                       1.266     2.542
data arrival time                                                                                                                                                                      2.542

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.542
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.594


#Path 80
Startpoint: matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                      0.042     0.042
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                    1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.a_data[18] (matmul_4x4_systolic)                       1.153     2.429
data arrival time                                                                                                                                                                      2.429

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.094    -0.052
data required time                                                                                                                                                                    -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.052
data arrival time                                                                                                                                                                     -2.429
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -2.481


#Path 81
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 82
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 83
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 84
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 85
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 86
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 87
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 88
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 89
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 90
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 91
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 92
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 93
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 94
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 95
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 96
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 97
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 98
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 99
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#Path 100
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58.we[0] (single_port_ram)                        1.947     1.947
data arrival time                                                                                                                       1.947

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -1.947
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.414


#End of timing report
