//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 4.0 (http://legup.org)
// Compiled: Mon Jun  4 15:32:40 2018
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Mon Sep  3 15:09:01 2018
//----------------------------------------------------------------------------//

`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 12
`define MEMORY_CONTROLLER_TAG_SIZE 9

// Turn off warning 'ignoring unsupported system task'
// altera message_off 10175

`timescale 1 ns / 1 ns
module top
	(
		clk,
		reset,
		start,
		finish,
		waitrequest,
		return_val
	);
input clk;
input reset;
input start;
output wire finish;
input waitrequest;
output wire [31:0] return_val;
/* synthesis translate_off */
assign memory_controller_waitrequest = waitrequest;
/* synthesis translate_on */

main main_inst(
	.clk( clk ),
	.clk2x( clk2x ),
	.clk1x_follower( clk1x_follower ),
	.reset( reset ),
	.start( start ),
	.finish( finish ),
	.return_val( return_val ),
	.memory_controller_waitrequest(memory_controller_waitrequest)
);

endmodule

`timescale 1 ns / 1 ns
module main
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	return_val
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_loop_pipeline_wait_loop0_1_1 = 3'd1;
parameter [2:0] LEGUP_F_main_BB__27_2 = 3'd2;
parameter [2:0] LEGUP_F_main_BB__30_3 = 3'd3;
parameter [2:0] LEGUP_F_main_BB__32_4 = 3'd4;
parameter [2:0] LEGUP_F_main_BB__34_5 = 3'd5;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg [31:0] return_val;
reg [2:0] cur_state;
reg [2:0] next_state;
reg [31:0] main_1_sum02;
reg [31:0] main_1_sum02_reg;
reg [31:0] main_1_i01;
reg [31:0] main_1_i01_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep6_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep7_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep9_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep10_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep11_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep12_reg;
reg [31:0] main_1_2;
reg [31:0] main_1_2_reg;
reg [31:0] main_1_3;
reg [31:0] main_1_3_reg;
reg [31:0] main_1_4;
reg [31:0] main_1_4_reg;
reg [31:0] main_1_5;
reg [31:0] main_1_5_reg;
reg [31:0] main_1_6;
reg [31:0] main_1_6_reg;
reg [31:0] main_1_7;
reg [31:0] main_1_7_reg;
reg [31:0] main_1_8;
reg [31:0] main_1_8_reg;
reg [31:0] main_1_9;
reg [31:0] main_1_9_reg;
reg [31:0] main_1_10;
reg [31:0] main_1_10_reg;
reg [31:0] main_1_11;
reg [31:0] main_1_11_reg;
reg [31:0] main_1_12;
reg [31:0] main_1_12_reg;
reg [31:0] main_1_13;
reg [31:0] main_1_13_reg;
reg [31:0] main_1_14;
reg [31:0] main_1_14_reg;
reg [31:0] main_1_15;
reg [31:0] main_1_15_reg;
reg [31:0] main_1_16;
reg [31:0] main_1_16_reg;
reg [31:0] main_1_17;
reg [31:0] main_1_17_reg;
reg [31:0] main_1_18;
reg [31:0] main_1_18_reg;
reg [31:0] main_1_19;
reg [31:0] main_1_19_reg;
reg [31:0] main_1_20;
reg [31:0] main_1_20_reg;
reg [31:0] main_1_21;
reg [31:0] main_1_21_reg;
reg [31:0] main_1_22;
reg [31:0] main_1_22_reg;
reg [31:0] main_1_23;
reg [31:0] main_1_23_reg;
reg [31:0] main_1_24;
reg [31:0] main_1_24_reg;
reg [31:0] main_1_25;
reg [31:0] main_1_25_reg;
reg [31:0] main_1_26;
reg [31:0] main_1_26_reg;
reg  main_1_exitcond1;
reg  main_1_exitcond1_reg;
reg  main_27_29;
reg  main_27_29_reg;
reg [6:0] a_address_a;
reg  a_write_enable_a;
wire [31:0] a_in_a;
wire [31:0] a_out_a;
wire [6:0] a_address_b;
wire  a_write_enable_b;
wire [31:0] a_in_b;
wire [31:0] a_out_b;
reg [6:0] b_address_a;
reg  b_write_enable_a;
wire [31:0] b_in_a;
wire [31:0] b_out_a;
wire [6:0] b_address_b;
wire  b_write_enable_b;
wire [31:0] b_in_b;
wire [31:0] b_out_b;
reg [6:0] c_address_a;
reg  c_write_enable_a;
wire [31:0] c_in_a;
wire [31:0] c_out_a;
wire [6:0] c_address_b;
wire  c_write_enable_b;
wire [31:0] c_in_b;
wire [31:0] c_out_b;
reg [6:0] d_address_a;
reg  d_write_enable_a;
wire [31:0] d_in_a;
wire [31:0] d_out_a;
wire [6:0] d_address_b;
wire  d_write_enable_b;
wire [31:0] d_in_b;
wire [31:0] d_out_b;
reg [6:0] e_address_a;
reg  e_write_enable_a;
wire [31:0] e_in_a;
wire [31:0] e_out_a;
wire [6:0] e_address_b;
wire  e_write_enable_b;
wire [31:0] e_in_b;
wire [31:0] e_out_b;
reg [6:0] f_address_a;
reg  f_write_enable_a;
wire [31:0] f_in_a;
wire [31:0] f_out_a;
wire [6:0] f_address_b;
wire  f_write_enable_b;
wire [31:0] f_in_b;
wire [31:0] f_out_b;
reg [6:0] a2_address_a;
reg  a2_write_enable_a;
wire [31:0] a2_in_a;
wire [31:0] a2_out_a;
wire [6:0] a2_address_b;
wire  a2_write_enable_b;
wire [31:0] a2_in_b;
wire [31:0] a2_out_b;
reg [6:0] b2_address_a;
reg  b2_write_enable_a;
wire [31:0] b2_in_a;
wire [31:0] b2_out_a;
wire [6:0] b2_address_b;
wire  b2_write_enable_b;
wire [31:0] b2_in_b;
wire [31:0] b2_out_b;
reg [6:0] c2_address_a;
reg  c2_write_enable_a;
wire [31:0] c2_in_a;
wire [31:0] c2_out_a;
wire [6:0] c2_address_b;
wire  c2_write_enable_b;
wire [31:0] c2_in_b;
wire [31:0] c2_out_b;
reg [6:0] d2_address_a;
reg  d2_write_enable_a;
wire [31:0] d2_in_a;
wire [31:0] d2_out_a;
wire [6:0] d2_address_b;
wire  d2_write_enable_b;
wire [31:0] d2_in_b;
wire [31:0] d2_out_b;
reg [6:0] e2_address_a;
reg  e2_write_enable_a;
wire [31:0] e2_in_a;
wire [31:0] e2_out_a;
wire [6:0] e2_address_b;
wire  e2_write_enable_b;
wire [31:0] e2_in_b;
wire [31:0] e2_out_b;
reg [6:0] f2_address_a;
reg  f2_write_enable_a;
wire [31:0] f2_in_a;
wire [31:0] f2_out_a;
wire [6:0] f2_address_b;
wire  f2_write_enable_b;
wire [31:0] f2_in_b;
wire [31:0] f2_out_b;
reg  loop0_1_pipeline_start;
reg  loop0_1_started;
reg  loop0_1_ii_state;
reg [31:0] loop0_1_i_stage0;
reg  loop0_1_epilogue;
reg  loop0_1_valid_bit_0;
reg  loop0_1_valid_bit_1;
reg  loop0_1_valid_bit_2;
reg  loop0_1_valid_bit_3;
reg  loop0_1_valid_bit_4;
reg  loop0_1_valid_bit_5;
reg  loop0_1_valid_bit_6;
reg  loop0_1_valid_bit_7;
reg  loop0_1_valid_bit_8;
reg  loop0_1_valid_bit_9;
reg  loop0_1_valid_bit_10;
reg  loop0_1_valid_bit_11;
reg  loop0_1_valid_bit_12;
reg [31:0] loop0_1_i_stage1;
reg [31:0] loop0_1_i_stage2;
reg [31:0] loop0_1_i_stage3;
reg [31:0] loop0_1_i_stage4;
reg [31:0] loop0_1_i_stage5;
reg [31:0] loop0_1_i_stage6;
reg [31:0] main_1_sum02_reg_stage5;
reg [31:0] main_1_sum02_reg_stage6;
reg [31:0] main_1_5_reg_stage1;
reg [31:0] main_1_7_reg_stage1;
reg [31:0] main_1_9_reg_stage1;
reg [31:0] main_1_9_reg_stage2;
reg [31:0] main_1_11_reg_stage1;
reg [31:0] main_1_11_reg_stage2;
reg [31:0] main_1_13_reg_stage1;
reg [31:0] main_1_13_reg_stage2;
reg [31:0] main_1_13_reg_stage3;
reg [31:0] main_1_15_reg_stage1;
reg [31:0] main_1_15_reg_stage2;
reg [31:0] main_1_15_reg_stage3;
reg [31:0] main_1_17_reg_stage1;
reg [31:0] main_1_17_reg_stage2;
reg [31:0] main_1_17_reg_stage3;
reg [31:0] main_1_17_reg_stage4;
reg [31:0] main_1_19_reg_stage1;
reg [31:0] main_1_19_reg_stage2;
reg [31:0] main_1_19_reg_stage3;
reg [31:0] main_1_19_reg_stage4;
reg [31:0] main_1_21_reg_stage1;
reg [31:0] main_1_21_reg_stage2;
reg [31:0] main_1_21_reg_stage3;
reg [31:0] main_1_21_reg_stage4;
reg [31:0] main_1_21_reg_stage5;
reg [31:0] main_1_23_reg_stage1;
reg [31:0] main_1_23_reg_stage2;
reg [31:0] main_1_23_reg_stage3;
reg [31:0] main_1_23_reg_stage4;
reg [31:0] main_1_23_reg_stage5;
reg [31:0] main_1_26_reg_stage1;
reg  loop0_1_pipeline_exit_cond;
reg  loop0_1_pipeline_finish;
reg  lpm_mult_main_1_4_en;
reg [31:0] main_1_4_stage0_reg;
reg  lpm_mult_main_1_6_en;
reg [31:0] main_1_6_stage0_reg;
reg  lpm_mult_main_1_8_en;
reg [31:0] main_1_8_stage0_reg;
reg  lpm_mult_main_1_10_en;
reg [31:0] main_1_10_stage0_reg;
reg  lpm_mult_main_1_12_en;
reg [31:0] main_1_12_stage0_reg;
reg  lpm_mult_main_1_14_en;
reg [31:0] main_1_14_stage0_reg;
reg  lpm_mult_main_1_16_en;
reg [31:0] main_1_16_stage0_reg;
reg  lpm_mult_main_1_18_en;
reg [31:0] main_1_18_stage0_reg;
reg  lpm_mult_main_1_20_en;
reg [31:0] main_1_20_stage0_reg;
reg  lpm_mult_main_1_22_en;
reg [31:0] main_1_22_stage0_reg;
reg  lpm_mult_main_1_24_en;
reg [31:0] main_1_24_stage0_reg;

// Local Rams


// @a = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22,...
ram_dual_port a (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( a_address_a ),
	.address_b( a_address_b ),
	.wren_a( a_write_enable_a ),
	.wren_b( a_write_enable_b ),
	.data_a( a_in_a ),
	.data_b( a_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( a_out_a ),
	.q_b( a_out_b)
);
defparam a.width_a = 32;
defparam a.width_b = 32;
defparam a.widthad_a = 7;
defparam a.widthad_b = 7;
defparam a.width_be_a = 1;
defparam a.width_be_b = 1;
defparam a.numwords_a = 100;
defparam a.numwords_b = 100;
defparam a.latency = 1;
defparam a.init_file = "a.mif";


// @b = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22,...
ram_dual_port b (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( b_address_a ),
	.address_b( b_address_b ),
	.wren_a( b_write_enable_a ),
	.wren_b( b_write_enable_b ),
	.data_a( b_in_a ),
	.data_b( b_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( b_out_a ),
	.q_b( b_out_b)
);
defparam b.width_a = 32;
defparam b.width_b = 32;
defparam b.widthad_a = 7;
defparam b.widthad_b = 7;
defparam b.width_be_a = 1;
defparam b.width_be_b = 1;
defparam b.numwords_a = 100;
defparam b.numwords_b = 100;
defparam b.latency = 1;
defparam b.init_file = "b.mif";


// @c = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22,...
ram_dual_port c (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( c_address_a ),
	.address_b( c_address_b ),
	.wren_a( c_write_enable_a ),
	.wren_b( c_write_enable_b ),
	.data_a( c_in_a ),
	.data_b( c_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( c_out_a ),
	.q_b( c_out_b)
);
defparam c.width_a = 32;
defparam c.width_b = 32;
defparam c.widthad_a = 7;
defparam c.widthad_b = 7;
defparam c.width_be_a = 1;
defparam c.width_be_b = 1;
defparam c.numwords_a = 100;
defparam c.numwords_b = 100;
defparam c.latency = 1;
defparam c.init_file = "c.mif";


// @d = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22,...
ram_dual_port d (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( d_address_a ),
	.address_b( d_address_b ),
	.wren_a( d_write_enable_a ),
	.wren_b( d_write_enable_b ),
	.data_a( d_in_a ),
	.data_b( d_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( d_out_a ),
	.q_b( d_out_b)
);
defparam d.width_a = 32;
defparam d.width_b = 32;
defparam d.widthad_a = 7;
defparam d.widthad_b = 7;
defparam d.width_be_a = 1;
defparam d.width_be_b = 1;
defparam d.numwords_a = 100;
defparam d.numwords_b = 100;
defparam d.latency = 1;
defparam d.init_file = "d.mif";


// @e = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22,...
ram_dual_port e (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( e_address_a ),
	.address_b( e_address_b ),
	.wren_a( e_write_enable_a ),
	.wren_b( e_write_enable_b ),
	.data_a( e_in_a ),
	.data_b( e_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( e_out_a ),
	.q_b( e_out_b)
);
defparam e.width_a = 32;
defparam e.width_b = 32;
defparam e.widthad_a = 7;
defparam e.widthad_b = 7;
defparam e.width_be_a = 1;
defparam e.width_be_b = 1;
defparam e.numwords_a = 100;
defparam e.numwords_b = 100;
defparam e.latency = 1;
defparam e.init_file = "e.mif";


// @f = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22,...
ram_dual_port f (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( f_address_a ),
	.address_b( f_address_b ),
	.wren_a( f_write_enable_a ),
	.wren_b( f_write_enable_b ),
	.data_a( f_in_a ),
	.data_b( f_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( f_out_a ),
	.q_b( f_out_b)
);
defparam f.width_a = 32;
defparam f.width_b = 32;
defparam f.widthad_a = 7;
defparam f.widthad_b = 7;
defparam f.width_be_a = 1;
defparam f.width_be_b = 1;
defparam f.numwords_a = 100;
defparam f.numwords_b = 100;
defparam f.latency = 1;
defparam f.init_file = "f.mif";


// @a2 = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22...
ram_dual_port a2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( a2_address_a ),
	.address_b( a2_address_b ),
	.wren_a( a2_write_enable_a ),
	.wren_b( a2_write_enable_b ),
	.data_a( a2_in_a ),
	.data_b( a2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( a2_out_a ),
	.q_b( a2_out_b)
);
defparam a2.width_a = 32;
defparam a2.width_b = 32;
defparam a2.widthad_a = 7;
defparam a2.widthad_b = 7;
defparam a2.width_be_a = 1;
defparam a2.width_be_b = 1;
defparam a2.numwords_a = 100;
defparam a2.numwords_b = 100;
defparam a2.latency = 1;
defparam a2.init_file = "a2.mif";


// @b2 = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22...
ram_dual_port b2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( b2_address_a ),
	.address_b( b2_address_b ),
	.wren_a( b2_write_enable_a ),
	.wren_b( b2_write_enable_b ),
	.data_a( b2_in_a ),
	.data_b( b2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( b2_out_a ),
	.q_b( b2_out_b)
);
defparam b2.width_a = 32;
defparam b2.width_b = 32;
defparam b2.widthad_a = 7;
defparam b2.widthad_b = 7;
defparam b2.width_be_a = 1;
defparam b2.width_be_b = 1;
defparam b2.numwords_a = 100;
defparam b2.numwords_b = 100;
defparam b2.latency = 1;
defparam b2.init_file = "b2.mif";


// @c2 = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22...
ram_dual_port c2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( c2_address_a ),
	.address_b( c2_address_b ),
	.wren_a( c2_write_enable_a ),
	.wren_b( c2_write_enable_b ),
	.data_a( c2_in_a ),
	.data_b( c2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( c2_out_a ),
	.q_b( c2_out_b)
);
defparam c2.width_a = 32;
defparam c2.width_b = 32;
defparam c2.widthad_a = 7;
defparam c2.widthad_b = 7;
defparam c2.width_be_a = 1;
defparam c2.width_be_b = 1;
defparam c2.numwords_a = 100;
defparam c2.numwords_b = 100;
defparam c2.latency = 1;
defparam c2.init_file = "c2.mif";


// @d2 = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22...
ram_dual_port d2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( d2_address_a ),
	.address_b( d2_address_b ),
	.wren_a( d2_write_enable_a ),
	.wren_b( d2_write_enable_b ),
	.data_a( d2_in_a ),
	.data_b( d2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( d2_out_a ),
	.q_b( d2_out_b)
);
defparam d2.width_a = 32;
defparam d2.width_b = 32;
defparam d2.widthad_a = 7;
defparam d2.widthad_b = 7;
defparam d2.width_be_a = 1;
defparam d2.width_be_b = 1;
defparam d2.numwords_a = 100;
defparam d2.numwords_b = 100;
defparam d2.latency = 1;
defparam d2.init_file = "d2.mif";


// @e2 = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22...
ram_dual_port e2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( e2_address_a ),
	.address_b( e2_address_b ),
	.wren_a( e2_write_enable_a ),
	.wren_b( e2_write_enable_b ),
	.data_a( e2_in_a ),
	.data_b( e2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( e2_out_a ),
	.q_b( e2_out_b)
);
defparam e2.width_a = 32;
defparam e2.width_b = 32;
defparam e2.widthad_a = 7;
defparam e2.widthad_b = 7;
defparam e2.width_be_a = 1;
defparam e2.width_be_b = 1;
defparam e2.numwords_a = 100;
defparam e2.numwords_b = 100;
defparam e2.latency = 1;
defparam e2.init_file = "e2.mif";


// @f2 = internal global [100 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22...
ram_dual_port f2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( f2_address_a ),
	.address_b( f2_address_b ),
	.wren_a( f2_write_enable_a ),
	.wren_b( f2_write_enable_b ),
	.data_a( f2_in_a ),
	.data_b( f2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( f2_out_a ),
	.q_b( f2_out_b)
);
defparam f2.width_a = 32;
defparam f2.width_b = 32;
defparam f2.widthad_a = 7;
defparam f2.widthad_b = 7;
defparam f2.width_be_a = 1;
defparam f2.width_be_b = 1;
defparam f2.numwords_a = 100;
defparam f2.numwords_b = 100;
defparam f2.latency = 1;
defparam f2.init_file = "f2.mif";


/* Unsynthesizable Statements */
always @(posedge clk)
	if (!memory_controller_waitrequest) begin
	/* main: %27*/
	/*   %28 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([10 x i8]* @.str1, i32 0, i32 0), i32 %25) #2*/
	if ((cur_state == LEGUP_F_main_BB__27_2)) begin
		$write("sum = %d\n", $signed(main_1_25_reg));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_1_25_reg) === 1'bX) finish <= 0;
	end
	/* main: %30*/
	/*   %31 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([8 x i8]* @.str2, i32 0, i32 0)) #2*/
	if ((cur_state == LEGUP_F_main_BB__30_3)) begin
		$write("PASSED\n");
	end
	/* main: %32*/
	/*   %33 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([8 x i8]* @.str3, i32 0, i32 0)) #2*/
	if ((cur_state == LEGUP_F_main_BB__32_4)) begin
		$write("FAILED\n");
	end
end
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_loop_pipeline_wait_loop0_1_1;
LEGUP_F_main_BB__27_2:
	if ((main_27_29 == 1'd1))
		next_state = LEGUP_F_main_BB__30_3;
	else if ((main_27_29 == 1'd0))
		next_state = LEGUP_F_main_BB__32_4;
LEGUP_F_main_BB__30_3:
		next_state = LEGUP_F_main_BB__34_5;
LEGUP_F_main_BB__32_4:
		next_state = LEGUP_F_main_BB__34_5;
LEGUP_F_main_BB__34_5:
		next_state = LEGUP_0;
LEGUP_loop_pipeline_wait_loop0_1_1:
	if ((loop0_1_pipeline_finish == 1'd1))
		next_state = LEGUP_F_main_BB__27_2;
	else if ((loop0_1_pipeline_finish == 1'd1))
		next_state = LEGUP_F_main_BB__27_2;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* main: %1*/
	/*   %sum.02 = phi i32 [ 0, %0 ], [ %25, %1 ], !legup.pipeline.start_time !2, !legup.pipeline.avail_time !2, !legup.pipeline.stage !3
	start_time: 10 avail_time: 10 stage: 5 II: 2 start_ii_state = 10 % 2 = 0 avail_ii_state = 10 % 2 = 0*/
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_12))) begin
		main_1_sum02 = main_1_25;
	end
	/* main: %1*/
	/*   %sum.02 = phi i32 [ 0, %0 ], [ %25, %1 ], !legup.pipeline.start_time !2, !legup.pipeline.avail_time !2, !legup.pipeline.stage !3
	start_time: 10 avail_time: 10 stage: 5 II: 2 start_ii_state = 10 % 2 = 0 avail_ii_state = 10 % 2 = 0*/
	else /* if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) */ begin
		main_1_sum02 = 32'd0;
	end
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %sum.02 = phi i32 [ 0, %0 ], [ %25, %1 ], !legup.pipeline.start_time !2, !legup.pipeline.avail_time !2, !legup.pipeline.stage !3
	start_time: 10 avail_time: 10 stage: 5 II: 2 start_ii_state = 10 % 2 = 0 avail_ii_state = 10 % 2 = 0*/
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_12))) begin
		main_1_sum02_reg <= main_1_sum02;
		if (start == 1'b0 && ^(main_1_sum02) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_sum02_reg"); $finish; end
	end
	/* main: %1*/
	/*   %sum.02 = phi i32 [ 0, %0 ], [ %25, %1 ], !legup.pipeline.start_time !2, !legup.pipeline.avail_time !2, !legup.pipeline.stage !3
	start_time: 10 avail_time: 10 stage: 5 II: 2 start_ii_state = 10 % 2 = 0 avail_ii_state = 10 % 2 = 0*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		main_1_sum02_reg <= main_1_sum02;
		if (start == 1'b0 && ^(main_1_sum02) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_sum02_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %i.01 = phi i32 [ 0, %0 ], [ %26, %1 ], !legup.canonical_induction !4, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
if (reset) begin main_1_i01 = 0; end
		main_1_i01 = 32'd0;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %i.01 = phi i32 [ 0, %0 ], [ %26, %1 ], !legup.canonical_induction !4, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		main_1_i01_reg <= main_1_i01;
		if (start == 1'b0 && ^(main_1_i01) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_i01_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep = getelementptr [100 x i32]* @f2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep = getelementptr [100 x i32]* @f2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep_reg <= main_1_scevgep;
		if (start == 1'b0 && ^(main_1_scevgep) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep2 = getelementptr [100 x i32]* @e2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep2 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep2 = getelementptr [100 x i32]* @e2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep2_reg <= main_1_scevgep2;
		if (start == 1'b0 && ^(main_1_scevgep2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep3 = getelementptr [100 x i32]* @d2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep3 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep3 = getelementptr [100 x i32]* @d2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep3_reg <= main_1_scevgep3;
		if (start == 1'b0 && ^(main_1_scevgep3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep3_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep4 = getelementptr [100 x i32]* @c2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep4 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep4 = getelementptr [100 x i32]* @c2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep4_reg <= main_1_scevgep4;
		if (start == 1'b0 && ^(main_1_scevgep4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep5 = getelementptr [100 x i32]* @b2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep5 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep5 = getelementptr [100 x i32]* @b2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep5_reg <= main_1_scevgep5;
		if (start == 1'b0 && ^(main_1_scevgep5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep6 = getelementptr [100 x i32]* @a2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep6 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep6 = getelementptr [100 x i32]* @a2, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep6_reg <= main_1_scevgep6;
		if (start == 1'b0 && ^(main_1_scevgep6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep7 = getelementptr [100 x i32]* @f, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep7 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep7 = getelementptr [100 x i32]* @f, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep7_reg <= main_1_scevgep7;
		if (start == 1'b0 && ^(main_1_scevgep7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep8 = getelementptr [100 x i32]* @e, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep8 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep8 = getelementptr [100 x i32]* @e, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep8_reg <= main_1_scevgep8;
		if (start == 1'b0 && ^(main_1_scevgep8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep9 = getelementptr [100 x i32]* @d, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep9 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep9 = getelementptr [100 x i32]* @d, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep9_reg <= main_1_scevgep9;
		if (start == 1'b0 && ^(main_1_scevgep9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep9_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep10 = getelementptr [100 x i32]* @c, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep10 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep10 = getelementptr [100 x i32]* @c, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep10_reg <= main_1_scevgep10;
		if (start == 1'b0 && ^(main_1_scevgep10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep10_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep11 = getelementptr [100 x i32]* @b, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep11 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep11 = getelementptr [100 x i32]* @b, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep11_reg <= main_1_scevgep11;
		if (start == 1'b0 && ^(main_1_scevgep11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep11_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep12 = getelementptr [100 x i32]* @a, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
		main_1_scevgep12 = (1'd0 + (4 * loop0_1_i_stage0));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep12 = getelementptr [100 x i32]* @a, i32 0, i32 %i.01, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !5, !legup.pipeline.stage !5
	start_time: 0 avail_time: 0 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 0 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0))) begin
		main_1_scevgep12_reg <= main_1_scevgep12;
		if (start == 1'b0 && ^(main_1_scevgep12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep12_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %2 = load volatile i32* %scevgep12, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_2 = a_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %2 = load volatile i32* %scevgep12, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_2_reg <= main_1_2;
		if (start == 1'b0 && ^(main_1_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %3 = load volatile i32* %scevgep11, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_3 = b_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %3 = load volatile i32* %scevgep11, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_3_reg <= main_1_3;
		if (start == 1'b0 && ^(main_1_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_3_reg"); $finish; end
	end
end
always @(*) begin
	main_1_4 = main_1_4_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %4 = mul nsw i32 %3, %2, !legup.pipeline.start_time !4, !legup.pipeline.avail_time !10, !legup.pipeline.stage !5
	start_time: 1 avail_time: 2 stage: 0 II: 2 start_ii_state = 1 % 2 = 1 avail_ii_state = 2 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_2))) begin
		main_1_4_reg <= main_1_4;
		if (start == 1'b0 && ^(main_1_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_4_reg"); $finish; end
	end
	/* main: %1*/
	/*   %4 = mul nsw i32 %3, %2, !legup.pipeline.start_time !4, !legup.pipeline.avail_time !10, !legup.pipeline.stage !5
	start_time: 1 avail_time: 2 stage: 0 II: 2 start_ii_state = 1 % 2 = 1 avail_ii_state = 2 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_2))) begin
		main_1_4_reg <= main_1_4;
		if (start == 1'b0 && ^(main_1_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %5 = load volatile i32* %scevgep10, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_5 = c_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %5 = load volatile i32* %scevgep10, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_5_reg <= main_1_5;
		if (start == 1'b0 && ^(main_1_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg"); $finish; end
	end
end
always @(*) begin
	main_1_6 = main_1_6_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %6 = mul nsw i32 %4, %5, !legup.pipeline.start_time !10, !legup.pipeline.avail_time !11, !legup.pipeline.stage !4
	start_time: 2 avail_time: 3 stage: 1 II: 2 start_ii_state = 2 % 2 = 0 avail_ii_state = 3 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_6_reg <= main_1_6;
		if (start == 1'b0 && ^(main_1_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_6_reg"); $finish; end
	end
	/* main: %1*/
	/*   %6 = mul nsw i32 %4, %5, !legup.pipeline.start_time !10, !legup.pipeline.avail_time !11, !legup.pipeline.stage !4
	start_time: 2 avail_time: 3 stage: 1 II: 2 start_ii_state = 2 % 2 = 0 avail_ii_state = 3 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_6_reg <= main_1_6;
		if (start == 1'b0 && ^(main_1_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %7 = load volatile i32* %scevgep9, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_7 = d_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %7 = load volatile i32* %scevgep9, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_7_reg <= main_1_7;
		if (start == 1'b0 && ^(main_1_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_7_reg"); $finish; end
	end
end
always @(*) begin
	main_1_8 = main_1_8_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %8 = mul nsw i32 %6, %7, !legup.pipeline.start_time !11, !legup.pipeline.avail_time !12, !legup.pipeline.stage !4
	start_time: 3 avail_time: 4 stage: 1 II: 2 start_ii_state = 3 % 2 = 1 avail_ii_state = 4 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_4))) begin
		main_1_8_reg <= main_1_8;
		if (start == 1'b0 && ^(main_1_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_8_reg"); $finish; end
	end
	/* main: %1*/
	/*   %8 = mul nsw i32 %6, %7, !legup.pipeline.start_time !11, !legup.pipeline.avail_time !12, !legup.pipeline.stage !4
	start_time: 3 avail_time: 4 stage: 1 II: 2 start_ii_state = 3 % 2 = 1 avail_ii_state = 4 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_4))) begin
		main_1_8_reg <= main_1_8;
		if (start == 1'b0 && ^(main_1_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %9 = load volatile i32* %scevgep8, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_9 = e_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %9 = load volatile i32* %scevgep8, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_9_reg <= main_1_9;
		if (start == 1'b0 && ^(main_1_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_9_reg"); $finish; end
	end
end
always @(*) begin
	main_1_10 = main_1_10_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %10 = mul nsw i32 %8, %9, !legup.pipeline.start_time !12, !legup.pipeline.avail_time !3, !legup.pipeline.stage !10
	start_time: 4 avail_time: 5 stage: 2 II: 2 start_ii_state = 4 % 2 = 0 avail_ii_state = 5 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_5))) begin
		main_1_10_reg <= main_1_10;
		if (start == 1'b0 && ^(main_1_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_10_reg"); $finish; end
	end
	/* main: %1*/
	/*   %10 = mul nsw i32 %8, %9, !legup.pipeline.start_time !12, !legup.pipeline.avail_time !3, !legup.pipeline.stage !10
	start_time: 4 avail_time: 5 stage: 2 II: 2 start_ii_state = 4 % 2 = 0 avail_ii_state = 5 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_5))) begin
		main_1_10_reg <= main_1_10;
		if (start == 1'b0 && ^(main_1_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_10_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %11 = load volatile i32* %scevgep7, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_11 = f_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %11 = load volatile i32* %scevgep7, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_11_reg <= main_1_11;
		if (start == 1'b0 && ^(main_1_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_11_reg"); $finish; end
	end
end
always @(*) begin
	main_1_12 = main_1_12_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %12 = mul nsw i32 %10, %11, !legup.pipeline.start_time !3, !legup.pipeline.avail_time !13, !legup.pipeline.stage !10
	start_time: 5 avail_time: 6 stage: 2 II: 2 start_ii_state = 5 % 2 = 1 avail_ii_state = 6 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_6))) begin
		main_1_12_reg <= main_1_12;
		if (start == 1'b0 && ^(main_1_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_12_reg"); $finish; end
	end
	/* main: %1*/
	/*   %12 = mul nsw i32 %10, %11, !legup.pipeline.start_time !3, !legup.pipeline.avail_time !13, !legup.pipeline.stage !10
	start_time: 5 avail_time: 6 stage: 2 II: 2 start_ii_state = 5 % 2 = 1 avail_ii_state = 6 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_6))) begin
		main_1_12_reg <= main_1_12;
		if (start == 1'b0 && ^(main_1_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_12_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %13 = load volatile i32* %scevgep6, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_13 = a2_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %13 = load volatile i32* %scevgep6, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_13_reg <= main_1_13;
		if (start == 1'b0 && ^(main_1_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_13_reg"); $finish; end
	end
end
always @(*) begin
	main_1_14 = main_1_14_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %14 = mul nsw i32 %12, %13, !legup.pipeline.start_time !13, !legup.pipeline.avail_time !14, !legup.pipeline.stage !11
	start_time: 6 avail_time: 7 stage: 3 II: 2 start_ii_state = 6 % 2 = 0 avail_ii_state = 7 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_7))) begin
		main_1_14_reg <= main_1_14;
		if (start == 1'b0 && ^(main_1_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_14_reg"); $finish; end
	end
	/* main: %1*/
	/*   %14 = mul nsw i32 %12, %13, !legup.pipeline.start_time !13, !legup.pipeline.avail_time !14, !legup.pipeline.stage !11
	start_time: 6 avail_time: 7 stage: 3 II: 2 start_ii_state = 6 % 2 = 0 avail_ii_state = 7 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_7))) begin
		main_1_14_reg <= main_1_14;
		if (start == 1'b0 && ^(main_1_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_14_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %15 = load volatile i32* %scevgep5, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_15 = b2_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %15 = load volatile i32* %scevgep5, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_15_reg <= main_1_15;
		if (start == 1'b0 && ^(main_1_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_15_reg"); $finish; end
	end
end
always @(*) begin
	main_1_16 = main_1_16_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %16 = mul nsw i32 %14, %15, !legup.pipeline.start_time !14, !legup.pipeline.avail_time !15, !legup.pipeline.stage !11
	start_time: 7 avail_time: 8 stage: 3 II: 2 start_ii_state = 7 % 2 = 1 avail_ii_state = 8 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_8))) begin
		main_1_16_reg <= main_1_16;
		if (start == 1'b0 && ^(main_1_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_16_reg"); $finish; end
	end
	/* main: %1*/
	/*   %16 = mul nsw i32 %14, %15, !legup.pipeline.start_time !14, !legup.pipeline.avail_time !15, !legup.pipeline.stage !11
	start_time: 7 avail_time: 8 stage: 3 II: 2 start_ii_state = 7 % 2 = 1 avail_ii_state = 8 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_8))) begin
		main_1_16_reg <= main_1_16;
		if (start == 1'b0 && ^(main_1_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_16_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %17 = load volatile i32* %scevgep4, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_17 = c2_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %17 = load volatile i32* %scevgep4, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_17_reg <= main_1_17;
		if (start == 1'b0 && ^(main_1_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_17_reg"); $finish; end
	end
end
always @(*) begin
	main_1_18 = main_1_18_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %18 = mul nsw i32 %16, %17, !legup.pipeline.start_time !15, !legup.pipeline.avail_time !16, !legup.pipeline.stage !12
	start_time: 8 avail_time: 9 stage: 4 II: 2 start_ii_state = 8 % 2 = 0 avail_ii_state = 9 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_9))) begin
		main_1_18_reg <= main_1_18;
		if (start == 1'b0 && ^(main_1_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_18_reg"); $finish; end
	end
	/* main: %1*/
	/*   %18 = mul nsw i32 %16, %17, !legup.pipeline.start_time !15, !legup.pipeline.avail_time !16, !legup.pipeline.stage !12
	start_time: 8 avail_time: 9 stage: 4 II: 2 start_ii_state = 8 % 2 = 0 avail_ii_state = 9 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_9))) begin
		main_1_18_reg <= main_1_18;
		if (start == 1'b0 && ^(main_1_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_18_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %19 = load volatile i32* %scevgep3, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_19 = d2_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %19 = load volatile i32* %scevgep3, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_19_reg <= main_1_19;
		if (start == 1'b0 && ^(main_1_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_19_reg"); $finish; end
	end
end
always @(*) begin
	main_1_20 = main_1_20_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %20 = mul nsw i32 %18, %19, !legup.pipeline.start_time !16, !legup.pipeline.avail_time !2, !legup.pipeline.stage !12
	start_time: 9 avail_time: 10 stage: 4 II: 2 start_ii_state = 9 % 2 = 1 avail_ii_state = 10 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_10))) begin
		main_1_20_reg <= main_1_20;
		if (start == 1'b0 && ^(main_1_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_20_reg"); $finish; end
	end
	/* main: %1*/
	/*   %20 = mul nsw i32 %18, %19, !legup.pipeline.start_time !16, !legup.pipeline.avail_time !2, !legup.pipeline.stage !12
	start_time: 9 avail_time: 10 stage: 4 II: 2 start_ii_state = 9 % 2 = 1 avail_ii_state = 10 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_10))) begin
		main_1_20_reg <= main_1_20;
		if (start == 1'b0 && ^(main_1_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_20_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %21 = load volatile i32* %scevgep2, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_21 = e2_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %21 = load volatile i32* %scevgep2, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_21_reg <= main_1_21;
		if (start == 1'b0 && ^(main_1_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_21_reg"); $finish; end
	end
end
always @(*) begin
	main_1_22 = main_1_22_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %22 = mul nsw i32 %20, %21, !legup.pipeline.start_time !2, !legup.pipeline.avail_time !17, !legup.pipeline.stage !3
	start_time: 10 avail_time: 11 stage: 5 II: 2 start_ii_state = 10 % 2 = 0 avail_ii_state = 11 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_11))) begin
		main_1_22_reg <= main_1_22;
		if (start == 1'b0 && ^(main_1_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_22_reg"); $finish; end
	end
	/* main: %1*/
	/*   %22 = mul nsw i32 %20, %21, !legup.pipeline.start_time !2, !legup.pipeline.avail_time !17, !legup.pipeline.stage !3
	start_time: 10 avail_time: 11 stage: 5 II: 2 start_ii_state = 10 % 2 = 0 avail_ii_state = 11 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_11))) begin
		main_1_22_reg <= main_1_22;
		if (start == 1'b0 && ^(main_1_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_22_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %23 = load volatile i32* %scevgep, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
		main_1_23 = f2_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %23 = load volatile i32* %scevgep, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_23_reg <= main_1_23;
		if (start == 1'b0 && ^(main_1_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_23_reg"); $finish; end
	end
end
always @(*) begin
	main_1_24 = main_1_24_stage0_reg;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %24 = mul nsw i32 %22, %23, !legup.pipeline.start_time !17, !legup.pipeline.avail_time !18, !legup.pipeline.stage !3
	start_time: 11 avail_time: 12 stage: 5 II: 2 start_ii_state = 11 % 2 = 1 avail_ii_state = 12 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_12))) begin
		main_1_24_reg <= main_1_24;
		if (start == 1'b0 && ^(main_1_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_24_reg"); $finish; end
	end
	/* main: %1*/
	/*   %24 = mul nsw i32 %22, %23, !legup.pipeline.start_time !17, !legup.pipeline.avail_time !18, !legup.pipeline.stage !3
	start_time: 11 avail_time: 12 stage: 5 II: 2 start_ii_state = 11 % 2 = 1 avail_ii_state = 12 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_12))) begin
		main_1_24_reg <= main_1_24;
		if (start == 1'b0 && ^(main_1_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_24_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %25 = add nsw i32 %24, %sum.02, !legup.pipeline.start_time !18, !legup.pipeline.avail_time !18, !legup.pipeline.stage !13
	start_time: 12 avail_time: 12 stage: 6 II: 2 start_ii_state = 12 % 2 = 0 avail_ii_state = 12 % 2 = 0*/
		main_1_25 = (main_1_24 + main_1_sum02_reg);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %25 = add nsw i32 %24, %sum.02, !legup.pipeline.start_time !18, !legup.pipeline.avail_time !18, !legup.pipeline.stage !13
	start_time: 12 avail_time: 12 stage: 6 II: 2 start_ii_state = 12 % 2 = 0 avail_ii_state = 12 % 2 = 0*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_12))) begin
		main_1_25_reg <= main_1_25;
		if (start == 1'b0 && ^(main_1_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_25_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %26 = add nsw i32 %i.01, 1, !legup.pipeline.start_time !4, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 1 avail_time: 1 stage: 0 II: 2 start_ii_state = 1 % 2 = 1 avail_ii_state = 1 % 2 = 1*/
		main_1_26 = (loop0_1_i_stage0 + 32'd1);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %26 = add nsw i32 %i.01, 1, !legup.pipeline.start_time !4, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 1 avail_time: 1 stage: 0 II: 2 start_ii_state = 1 % 2 = 1 avail_ii_state = 1 % 2 = 1*/
	if ((~(memory_controller_waitrequest) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_26_reg <= main_1_26;
		if (start == 1'b0 && ^(main_1_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_26_reg"); $finish; end
	end
end
always @(*) begin
		main_1_exitcond1 = loop0_1_pipeline_finish;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_loop_pipeline_wait_loop0_1_1)) begin
		main_1_exitcond1_reg <= loop0_1_pipeline_finish;
		if (start == 1'b0 && ^(loop0_1_pipeline_finish) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_exitcond1_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %27*/
	/*   %29 = icmp eq i32 %25, -631291264*/
		main_27_29 = (main_1_25_reg == -32'd631291264);
end
always @(posedge clk) begin
	/* main: %27*/
	/*   %29 = icmp eq i32 %25, -631291264*/
	if ((cur_state == LEGUP_F_main_BB__27_2)) begin
		main_27_29_reg <= main_27_29;
		if (start == 1'b0 && ^(main_27_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_27_29_reg"); $finish; end
	end
end
always @(*) begin
	a_address_a = 1'd0;
	/* main: %1*/
	/*   %2 = load volatile i32* %scevgep12, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		a_address_a = (main_1_scevgep12 >>> 3'd2);
	end
end
always @(*) begin
	a_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %2 = load volatile i32* %scevgep12, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		a_write_enable_a = 1'd0;
	end
end
always @(*) begin
	b_address_a = 1'd0;
	/* main: %1*/
	/*   %3 = load volatile i32* %scevgep11, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		b_address_a = (main_1_scevgep11 >>> 3'd2);
	end
end
always @(*) begin
	b_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %3 = load volatile i32* %scevgep11, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		b_write_enable_a = 1'd0;
	end
end
always @(*) begin
	c_address_a = 1'd0;
	/* main: %1*/
	/*   %5 = load volatile i32* %scevgep10, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		c_address_a = (main_1_scevgep10 >>> 3'd2);
	end
end
always @(*) begin
	c_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %5 = load volatile i32* %scevgep10, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		c_write_enable_a = 1'd0;
	end
end
always @(*) begin
	d_address_a = 1'd0;
	/* main: %1*/
	/*   %7 = load volatile i32* %scevgep9, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		d_address_a = (main_1_scevgep9 >>> 3'd2);
	end
end
always @(*) begin
	d_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %7 = load volatile i32* %scevgep9, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		d_write_enable_a = 1'd0;
	end
end
always @(*) begin
	e_address_a = 1'd0;
	/* main: %1*/
	/*   %9 = load volatile i32* %scevgep8, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		e_address_a = (main_1_scevgep8 >>> 3'd2);
	end
end
always @(*) begin
	e_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %9 = load volatile i32* %scevgep8, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		e_write_enable_a = 1'd0;
	end
end
always @(*) begin
	f_address_a = 1'd0;
	/* main: %1*/
	/*   %11 = load volatile i32* %scevgep7, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		f_address_a = (main_1_scevgep7 >>> 3'd2);
	end
end
always @(*) begin
	f_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %11 = load volatile i32* %scevgep7, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		f_write_enable_a = 1'd0;
	end
end
always @(*) begin
	a2_address_a = 1'd0;
	/* main: %1*/
	/*   %13 = load volatile i32* %scevgep6, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		a2_address_a = (main_1_scevgep6 >>> 3'd2);
	end
end
always @(*) begin
	a2_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %13 = load volatile i32* %scevgep6, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		a2_write_enable_a = 1'd0;
	end
end
always @(*) begin
	b2_address_a = 1'd0;
	/* main: %1*/
	/*   %15 = load volatile i32* %scevgep5, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		b2_address_a = (main_1_scevgep5 >>> 3'd2);
	end
end
always @(*) begin
	b2_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %15 = load volatile i32* %scevgep5, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		b2_write_enable_a = 1'd0;
	end
end
always @(*) begin
	c2_address_a = 1'd0;
	/* main: %1*/
	/*   %17 = load volatile i32* %scevgep4, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		c2_address_a = (main_1_scevgep4 >>> 3'd2);
	end
end
always @(*) begin
	c2_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %17 = load volatile i32* %scevgep4, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		c2_write_enable_a = 1'd0;
	end
end
always @(*) begin
	d2_address_a = 1'd0;
	/* main: %1*/
	/*   %19 = load volatile i32* %scevgep3, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		d2_address_a = (main_1_scevgep3 >>> 3'd2);
	end
end
always @(*) begin
	d2_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %19 = load volatile i32* %scevgep3, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		d2_write_enable_a = 1'd0;
	end
end
always @(*) begin
	e2_address_a = 1'd0;
	/* main: %1*/
	/*   %21 = load volatile i32* %scevgep2, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		e2_address_a = (main_1_scevgep2 >>> 3'd2);
	end
end
always @(*) begin
	e2_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %21 = load volatile i32* %scevgep2, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		e2_write_enable_a = 1'd0;
	end
end
always @(*) begin
	f2_address_a = 1'd0;
	/* main: %1*/
	/*   %23 = load volatile i32* %scevgep, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		f2_address_a = (main_1_scevgep >>> 3'd2);
	end
end
always @(*) begin
	f2_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %23 = load volatile i32* %scevgep, align 4, !tbaa !6, !legup.pipeline.start_time !5, !legup.pipeline.avail_time !4, !legup.pipeline.stage !5
	start_time: 0 avail_time: 1 stage: 0 II: 2 start_ii_state = 0 % 2 = 0 avail_ii_state = 1 % 2 = 1*/
	if (((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_0)) begin
		f2_write_enable_a = 1'd0;
	end
end
always @(*) begin
	loop0_1_pipeline_start = 1'd0;
	if (reset) begin
		loop0_1_pipeline_start = 1'd0;
	end
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		loop0_1_pipeline_start = 1'd1;
	end
end
always @(posedge clk) begin
	if (reset) begin
		loop0_1_started <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_started"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_started <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_started"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_epilogue & (~(loop0_1_valid_bit_11) & loop0_1_valid_bit_12)))) begin
		loop0_1_started <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_started"); $finish; end
	end
end
always @(posedge clk) begin
	if (reset) begin
		loop0_1_ii_state <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_ii_state"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_ii_state <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_ii_state"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd0))) begin
		loop0_1_ii_state <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_ii_state"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd1))) begin
		loop0_1_ii_state <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_ii_state"); $finish; end
	end
end
always @(posedge clk) begin
	if (reset) begin
		loop0_1_i_stage0 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage0"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_i_stage0 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage0"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd1)) & loop0_1_valid_bit_1))) begin
		loop0_1_i_stage0 <= (loop0_1_i_stage0 + 1'd1);
		if (start == 1'b0 && ^((loop0_1_i_stage0 + 1'd1)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage0"); $finish; end
	end
	if (reset) begin
		loop0_1_i_stage0 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage0"); $finish; end
	end
end
always @(posedge clk) begin
	if (reset) begin
		loop0_1_epilogue <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_epilogue"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_started & ((loop0_1_ii_state == 1'd0) & loop0_1_pipeline_exit_cond)))) begin
		loop0_1_epilogue <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_epilogue"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_epilogue & (~(loop0_1_valid_bit_11) & loop0_1_valid_bit_12)))) begin
		loop0_1_epilogue <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_epilogue"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_0 <= (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started))) | ((loop0_1_started & ~(loop0_1_epilogue)) & ~(((memory_controller_waitrequest == 1'd0) & (loop0_1_started & ((loop0_1_ii_state == 1'd0) & loop0_1_pipeline_exit_cond))))));
		if (start == 1'b0 && ^((((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started))) | ((loop0_1_started & ~(loop0_1_epilogue)) & ~(((memory_controller_waitrequest == 1'd0) & (loop0_1_started & ((loop0_1_ii_state == 1'd0) & loop0_1_pipeline_exit_cond))))))) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_0"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_0 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_0"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_1 <= loop0_1_valid_bit_0;
		if (start == 1'b0 && ^(loop0_1_valid_bit_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_1"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_1 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_1"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_2 <= loop0_1_valid_bit_1;
		if (start == 1'b0 && ^(loop0_1_valid_bit_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_2"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_2 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_2"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_3 <= loop0_1_valid_bit_2;
		if (start == 1'b0 && ^(loop0_1_valid_bit_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_3"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_3 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_3"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_4 <= loop0_1_valid_bit_3;
		if (start == 1'b0 && ^(loop0_1_valid_bit_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_4"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_4 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_4"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_5 <= loop0_1_valid_bit_4;
		if (start == 1'b0 && ^(loop0_1_valid_bit_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_5"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_5 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_5"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_6 <= loop0_1_valid_bit_5;
		if (start == 1'b0 && ^(loop0_1_valid_bit_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_6"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_6 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_6"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_7 <= loop0_1_valid_bit_6;
		if (start == 1'b0 && ^(loop0_1_valid_bit_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_7"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_7 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_7"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_8 <= loop0_1_valid_bit_7;
		if (start == 1'b0 && ^(loop0_1_valid_bit_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_8"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_8 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_8"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_9 <= loop0_1_valid_bit_8;
		if (start == 1'b0 && ^(loop0_1_valid_bit_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_9"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_9 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_9"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_10 <= loop0_1_valid_bit_9;
		if (start == 1'b0 && ^(loop0_1_valid_bit_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_10"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_10 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_10"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_11 <= loop0_1_valid_bit_10;
		if (start == 1'b0 && ^(loop0_1_valid_bit_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_11"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_11 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_11"); $finish; end
	end
end
always @(posedge clk) begin
	if ((memory_controller_waitrequest == 1'd0)) begin
		loop0_1_valid_bit_12 <= loop0_1_valid_bit_11;
		if (start == 1'b0 && ^(loop0_1_valid_bit_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_12"); $finish; end
	end
	if (reset) begin
		loop0_1_valid_bit_12 <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_valid_bit_12"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_i_stage1 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage1"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd1))) begin
		loop0_1_i_stage1 <= loop0_1_i_stage0;
		if (start == 1'b0 && ^(loop0_1_i_stage0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage1"); $finish; end
	end
	if (reset) begin
		loop0_1_i_stage1 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_i_stage2 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage2"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd1))) begin
		loop0_1_i_stage2 <= loop0_1_i_stage1;
		if (start == 1'b0 && ^(loop0_1_i_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage2"); $finish; end
	end
	if (reset) begin
		loop0_1_i_stage2 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_i_stage3 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage3"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd1))) begin
		loop0_1_i_stage3 <= loop0_1_i_stage2;
		if (start == 1'b0 && ^(loop0_1_i_stage2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage3"); $finish; end
	end
	if (reset) begin
		loop0_1_i_stage3 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage3"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_i_stage4 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage4"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd1))) begin
		loop0_1_i_stage4 <= loop0_1_i_stage3;
		if (start == 1'b0 && ^(loop0_1_i_stage3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage4"); $finish; end
	end
	if (reset) begin
		loop0_1_i_stage4 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage4"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_i_stage5 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage5"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd1))) begin
		loop0_1_i_stage5 <= loop0_1_i_stage4;
		if (start == 1'b0 && ^(loop0_1_i_stage4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage5"); $finish; end
	end
	if (reset) begin
		loop0_1_i_stage5 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage5"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_pipeline_start & ~(loop0_1_started)))) begin
		loop0_1_i_stage6 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage6"); $finish; end
	end
	if (((memory_controller_waitrequest == 1'd0) & (loop0_1_ii_state == 1'd1))) begin
		loop0_1_i_stage6 <= loop0_1_i_stage5;
		if (start == 1'b0 && ^(loop0_1_i_stage5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage6"); $finish; end
	end
	if (reset) begin
		loop0_1_i_stage6 <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to loop0_1_i_stage6"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd0) & loop0_1_valid_bit_10))) begin
		main_1_sum02_reg_stage5 <= main_1_sum02;
		if (start == 1'b0 && ^(main_1_sum02) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_sum02_reg_stage5"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_11))) begin
		main_1_sum02_reg_stage6 <= main_1_sum02_reg_stage5;
		if (start == 1'b0 && ^(main_1_sum02_reg_stage5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_sum02_reg_stage6"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_5_reg_stage1 <= main_1_5;
		if (start == 1'b0 && ^(main_1_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_7_reg_stage1 <= main_1_7;
		if (start == 1'b0 && ^(main_1_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_7_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_9_reg_stage1 <= main_1_9;
		if (start == 1'b0 && ^(main_1_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_9_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_9_reg_stage2 <= main_1_9_reg_stage1;
		if (start == 1'b0 && ^(main_1_9_reg_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_9_reg_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_11_reg_stage1 <= main_1_11;
		if (start == 1'b0 && ^(main_1_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_11_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_11_reg_stage2 <= main_1_11_reg_stage1;
		if (start == 1'b0 && ^(main_1_11_reg_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_11_reg_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_13_reg_stage1 <= main_1_13;
		if (start == 1'b0 && ^(main_1_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_13_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_13_reg_stage2 <= main_1_13_reg_stage1;
		if (start == 1'b0 && ^(main_1_13_reg_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_13_reg_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_5))) begin
		main_1_13_reg_stage3 <= main_1_13_reg_stage2;
		if (start == 1'b0 && ^(main_1_13_reg_stage2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_13_reg_stage3"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_15_reg_stage1 <= main_1_15;
		if (start == 1'b0 && ^(main_1_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_15_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_15_reg_stage2 <= main_1_15_reg_stage1;
		if (start == 1'b0 && ^(main_1_15_reg_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_15_reg_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_5))) begin
		main_1_15_reg_stage3 <= main_1_15_reg_stage2;
		if (start == 1'b0 && ^(main_1_15_reg_stage2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_15_reg_stage3"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_17_reg_stage1 <= main_1_17;
		if (start == 1'b0 && ^(main_1_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_17_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_17_reg_stage2 <= main_1_17_reg_stage1;
		if (start == 1'b0 && ^(main_1_17_reg_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_17_reg_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_5))) begin
		main_1_17_reg_stage3 <= main_1_17_reg_stage2;
		if (start == 1'b0 && ^(main_1_17_reg_stage2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_17_reg_stage3"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_7))) begin
		main_1_17_reg_stage4 <= main_1_17_reg_stage3;
		if (start == 1'b0 && ^(main_1_17_reg_stage3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_17_reg_stage4"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_19_reg_stage1 <= main_1_19;
		if (start == 1'b0 && ^(main_1_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_19_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_19_reg_stage2 <= main_1_19_reg_stage1;
		if (start == 1'b0 && ^(main_1_19_reg_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_19_reg_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_5))) begin
		main_1_19_reg_stage3 <= main_1_19_reg_stage2;
		if (start == 1'b0 && ^(main_1_19_reg_stage2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_19_reg_stage3"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_7))) begin
		main_1_19_reg_stage4 <= main_1_19_reg_stage3;
		if (start == 1'b0 && ^(main_1_19_reg_stage3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_19_reg_stage4"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_21_reg_stage1 <= main_1_21;
		if (start == 1'b0 && ^(main_1_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_21_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_21_reg_stage2 <= main_1_21_reg_stage1;
		if (start == 1'b0 && ^(main_1_21_reg_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_21_reg_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_5))) begin
		main_1_21_reg_stage3 <= main_1_21_reg_stage2;
		if (start == 1'b0 && ^(main_1_21_reg_stage2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_21_reg_stage3"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_7))) begin
		main_1_21_reg_stage4 <= main_1_21_reg_stage3;
		if (start == 1'b0 && ^(main_1_21_reg_stage3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_21_reg_stage4"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_9))) begin
		main_1_21_reg_stage5 <= main_1_21_reg_stage4;
		if (start == 1'b0 && ^(main_1_21_reg_stage4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_21_reg_stage5"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_23_reg_stage1 <= main_1_23;
		if (start == 1'b0 && ^(main_1_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_23_reg_stage1"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_3))) begin
		main_1_23_reg_stage2 <= main_1_23_reg_stage1;
		if (start == 1'b0 && ^(main_1_23_reg_stage1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_23_reg_stage2"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_5))) begin
		main_1_23_reg_stage3 <= main_1_23_reg_stage2;
		if (start == 1'b0 && ^(main_1_23_reg_stage2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_23_reg_stage3"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_7))) begin
		main_1_23_reg_stage4 <= main_1_23_reg_stage3;
		if (start == 1'b0 && ^(main_1_23_reg_stage3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_23_reg_stage4"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_9))) begin
		main_1_23_reg_stage5 <= main_1_23_reg_stage4;
		if (start == 1'b0 && ^(main_1_23_reg_stage4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_23_reg_stage5"); $finish; end
	end
end
always @(posedge clk) begin
	if (((memory_controller_waitrequest == 1'd0) & ((loop0_1_ii_state == 1'd1) & loop0_1_valid_bit_1))) begin
		main_1_26_reg_stage1 <= main_1_26;
		if (start == 1'b0 && ^(main_1_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_26_reg_stage1"); $finish; end
	end
end
always @(*) begin
	loop0_1_pipeline_exit_cond = (loop0_1_i_stage0 == 98);
end
always @(*) begin
	loop0_1_pipeline_finish = ((memory_controller_waitrequest == 1'd0) & (loop0_1_epilogue & (~(loop0_1_valid_bit_11) & loop0_1_valid_bit_12)));
end
always @(*) begin
	lpm_mult_main_1_4_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %4 = mul nsw i32 %3, %2, !legup.pipeline.start_time !4, !legup.pipeline.avail_time !10, !legup.pipeline.stage !5
	start_time: 1 avail_time: 2 stage: 0 II: 2 start_ii_state = 1 % 2 = 1 avail_ii_state = 2 % 2 = 0*/
	if ((lpm_mult_main_1_4_en == 1'd1)) begin
		main_1_4_stage0_reg <= (main_1_3 * main_1_2);
	end
end
always @(*) begin
	lpm_mult_main_1_6_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %6 = mul nsw i32 %4, %5, !legup.pipeline.start_time !10, !legup.pipeline.avail_time !11, !legup.pipeline.stage !4
	start_time: 2 avail_time: 3 stage: 1 II: 2 start_ii_state = 2 % 2 = 0 avail_ii_state = 3 % 2 = 1*/
	if ((lpm_mult_main_1_6_en == 1'd1)) begin
		main_1_6_stage0_reg <= (main_1_4 * main_1_5_reg_stage1);
	end
end
always @(*) begin
	lpm_mult_main_1_8_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %8 = mul nsw i32 %6, %7, !legup.pipeline.start_time !11, !legup.pipeline.avail_time !12, !legup.pipeline.stage !4
	start_time: 3 avail_time: 4 stage: 1 II: 2 start_ii_state = 3 % 2 = 1 avail_ii_state = 4 % 2 = 0*/
	if ((lpm_mult_main_1_8_en == 1'd1)) begin
		main_1_8_stage0_reg <= (main_1_6 * main_1_7_reg_stage1);
	end
end
always @(*) begin
	lpm_mult_main_1_10_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %10 = mul nsw i32 %8, %9, !legup.pipeline.start_time !12, !legup.pipeline.avail_time !3, !legup.pipeline.stage !10
	start_time: 4 avail_time: 5 stage: 2 II: 2 start_ii_state = 4 % 2 = 0 avail_ii_state = 5 % 2 = 1*/
	if ((lpm_mult_main_1_10_en == 1'd1)) begin
		main_1_10_stage0_reg <= (main_1_8 * main_1_9_reg_stage2);
	end
end
always @(*) begin
	lpm_mult_main_1_12_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %12 = mul nsw i32 %10, %11, !legup.pipeline.start_time !3, !legup.pipeline.avail_time !13, !legup.pipeline.stage !10
	start_time: 5 avail_time: 6 stage: 2 II: 2 start_ii_state = 5 % 2 = 1 avail_ii_state = 6 % 2 = 0*/
	if ((lpm_mult_main_1_12_en == 1'd1)) begin
		main_1_12_stage0_reg <= (main_1_10 * main_1_11_reg_stage2);
	end
end
always @(*) begin
	lpm_mult_main_1_14_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %14 = mul nsw i32 %12, %13, !legup.pipeline.start_time !13, !legup.pipeline.avail_time !14, !legup.pipeline.stage !11
	start_time: 6 avail_time: 7 stage: 3 II: 2 start_ii_state = 6 % 2 = 0 avail_ii_state = 7 % 2 = 1*/
	if ((lpm_mult_main_1_14_en == 1'd1)) begin
		main_1_14_stage0_reg <= (main_1_12 * main_1_13_reg_stage3);
	end
end
always @(*) begin
	lpm_mult_main_1_16_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %16 = mul nsw i32 %14, %15, !legup.pipeline.start_time !14, !legup.pipeline.avail_time !15, !legup.pipeline.stage !11
	start_time: 7 avail_time: 8 stage: 3 II: 2 start_ii_state = 7 % 2 = 1 avail_ii_state = 8 % 2 = 0*/
	if ((lpm_mult_main_1_16_en == 1'd1)) begin
		main_1_16_stage0_reg <= (main_1_14 * main_1_15_reg_stage3);
	end
end
always @(*) begin
	lpm_mult_main_1_18_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %18 = mul nsw i32 %16, %17, !legup.pipeline.start_time !15, !legup.pipeline.avail_time !16, !legup.pipeline.stage !12
	start_time: 8 avail_time: 9 stage: 4 II: 2 start_ii_state = 8 % 2 = 0 avail_ii_state = 9 % 2 = 1*/
	if ((lpm_mult_main_1_18_en == 1'd1)) begin
		main_1_18_stage0_reg <= (main_1_16 * main_1_17_reg_stage4);
	end
end
always @(*) begin
	lpm_mult_main_1_20_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %20 = mul nsw i32 %18, %19, !legup.pipeline.start_time !16, !legup.pipeline.avail_time !2, !legup.pipeline.stage !12
	start_time: 9 avail_time: 10 stage: 4 II: 2 start_ii_state = 9 % 2 = 1 avail_ii_state = 10 % 2 = 0*/
	if ((lpm_mult_main_1_20_en == 1'd1)) begin
		main_1_20_stage0_reg <= (main_1_18 * main_1_19_reg_stage4);
	end
end
always @(*) begin
	lpm_mult_main_1_22_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %22 = mul nsw i32 %20, %21, !legup.pipeline.start_time !2, !legup.pipeline.avail_time !17, !legup.pipeline.stage !3
	start_time: 10 avail_time: 11 stage: 5 II: 2 start_ii_state = 10 % 2 = 0 avail_ii_state = 11 % 2 = 1*/
	if ((lpm_mult_main_1_22_en == 1'd1)) begin
		main_1_22_stage0_reg <= (main_1_20 * main_1_21_reg_stage5);
	end
end
always @(*) begin
	lpm_mult_main_1_24_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %24 = mul nsw i32 %22, %23, !legup.pipeline.start_time !17, !legup.pipeline.avail_time !18, !legup.pipeline.stage !3
	start_time: 11 avail_time: 12 stage: 5 II: 2 start_ii_state = 11 % 2 = 1 avail_ii_state = 12 % 2 = 0*/
	if ((lpm_mult_main_1_24_en == 1'd1)) begin
		main_1_24_stage0_reg <= (main_1_22 * main_1_23_reg_stage5);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* main: %34*/
	/*   ret i32 %25*/
	if ((cur_state == LEGUP_F_main_BB__34_5)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* main: %34*/
	/*   ret i32 %25*/
	if ((cur_state == LEGUP_F_main_BB__34_5)) begin
		return_val <= main_1_25_reg;
		if (start == 1'b0 && ^(main_1_25_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
// byte enable is unsupported by inferred RAMs
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin // Port A
if (wren_a)
begin
    ram[address_a] <= data_a;
    q_a_wire <= {width_a{1'bX}};
end
else
    q_a_wire <= ram[address_a];
end
always @ (posedge clk)
if (clken)
begin // Port b
if (wren_b)
begin
    ram[address_b] <= data_b;
    q_b_wire <= {width_b{1'bX}};
end
else
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a];
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
// Adding code from verilog file: /home/leandro/myLegUp/4.0/examples/../boards/CycloneII/DE2/top.v


module de2 (
	    CLOCK_50,
	    KEY,
	    SW,
	    HEX0,
	    HEX1,
	    HEX2,
	    HEX3,
	    HEX4,
	    HEX5,
	    HEX6,
	    HEX7,
	    LEDG,
		UART_RXD,
		UART_TXD

	    );

   input CLOCK_50;
   input [3:0] KEY;
   input [17:0] SW;
   output [6:0] HEX0, HEX1,  HEX2,  HEX3,  HEX4,  HEX5,  HEX6,  HEX7;
   reg [6:0] 	hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
   

   output [7:0] LEDG;
    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;

   hex_digits h7( .x(hex7), .hex_LEDs(HEX7));
   hex_digits h6( .x(hex6), .hex_LEDs(HEX6));
   hex_digits h5( .x(hex5), .hex_LEDs(HEX5));
   hex_digits h4( .x(hex4), .hex_LEDs(HEX4));
   hex_digits h3( .x(hex3), .hex_LEDs(HEX3));
   hex_digits h2( .x(hex2), .hex_LEDs(HEX2));
   hex_digits h1( .x(hex1), .hex_LEDs(HEX1));
   hex_digits h0( .x(hex0), .hex_LEDs(HEX0));
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

endmodule

// Adding code from verilog file: /home/leandro/myLegUp/4.0/examples/../boards/StratixIV/DE4/top.v


module de4 ( 
    	     OSC_50_BANK2, 
             BUTTON, 
             LED, 
    	     SEG0_D, 
    	     SEG1_D 
	     ); 
   input OSC_50_BANK2; 
   input [1:0] BUTTON; 
   output [6:0] SEG0_D; 
   output [6:0] SEG1_D; 
   output [7:0] LED; 
   
   de2 de2_inst ( 
		  .CLOCK_50 (OSC_50_BANK2), 
		  .LEDG (LED), 
		  .KEY (BUTTON), 
		  .SW (), 
		  .HEX0 (SEG0_D), 
		  .HEX1 (SEG1_D), 
		  .HEX2 (), 
		  .HEX3 (), 
		  .HEX4 (), 
		  .HEX5 (), 
		  .HEX6 (), 
		  .HEX7 () 
		  ); 
   
endmodule
// Adding code from verilog file: /home/leandro/myLegUp/4.0/examples/../boards/Virtex6/ML605/top.v


module ML605 (
       USER_CLOCK,
	    KEY,
	    SW,	    
       LED,
       LEDG,
		UART_RXD,
		UART_TXD

	    );

   input USER_CLOCK;
   input [4:0] KEY;
   input [7:0] SW;
   output [7:0] LED;
   output [7:0] LEDG;
   wire CLOCK_50;

    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;
   
   reg [6:0]   hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;

   assign CLOCK_50 = USER_CLOCK;
   assign LED = 0;
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

   

endmodule

module circuit_start_control (
    go,
    control_key
);
    input control_key;
    output go;
    assign go = control_key;
endmodule
module hex_digits(x, hex_LEDs);
    input [3:0] x;
    output [6:0] hex_LEDs;
    
    assign hex_LEDs[0] = (~x[3] & ~x[2] & ~x[1] & x[0]) |
                            (~x[3] & x[2] & ~x[1] & ~x[0]) |
                            (x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & ~x[2] & x[1] & x[0]);
    assign hex_LEDs[1] = (~x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & x[1] & x[0]) |
                            (x[3] & x[2] & ~x[0]) |
                            (x[2] & x[1] & ~x[0]);
    assign hex_LEDs[2] = (x[3] & x[2] & ~x[0]) |
                            (x[3] & x[2] & x[1]) |
                            (~x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[3] = (~x[3] & ~x[2] & ~x[1] & x[0]) | 
                            (~x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (x[2] & x[1] & x[0]) | 
                            (x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[4] = (~x[3] & x[0]) |
                            (~x[3] & x[2] & ~x[1]) |
                            (~x[2] & ~x[1] & x[0]);
    assign hex_LEDs[5] = (~x[3] & ~x[2] & x[0]) | 
                            (~x[3] & ~x[2] & x[1]) | 
                            (~x[3] & x[1] & x[0]) | 
                            (x[3] & x[2] & ~x[1] & x[0]);
    assign hex_LEDs[6] = (~x[3] & ~x[2] & ~x[1]) | 
                            (x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (~x[3] & x[2] & x[1] & x[0]);
    
endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
reg  waitrequest;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.waitrequest (waitrequest),
	.finish (finish),
	.return_val (return_val)
);


// Local Rams



initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
@(negedge clk);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(finish) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end

initial begin
waitrequest <= 1;
@(negedge clk);
@(negedge clk);
waitrequest <= 0;
end


endmodule 
