WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500059 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000059 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250060 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250060 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9064966 heartbeat IPC: 2.46 cumulative IPC: 1.776 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 15516967 heartbeat IPC: 1.55 cumulative IPC: 1.619 (Simulation time: 00 hr 01 min 30 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_497.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000003 cycles: 20667382 heartbeat IPC: 1.942 cumulative IPC: 1.734 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 26863548 heartbeat IPC: 1.614 cumulative IPC: 1.698 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 32706712 heartbeat IPC: 1.711 cumulative IPC: 1.701 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 39130412 heartbeat IPC: 1.557 cumulative IPC: 1.673 (Simulation time: 00 hr 03 min 30 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_497.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 44288276 heartbeat IPC: 1.939 cumulative IPC: 1.709 (Simulation time: 00 hr 03 min 58 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 50487529 heartbeat IPC: 1.613 cumulative IPC: 1.695 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 56329215 heartbeat IPC: 1.712 cumulative IPC: 1.697 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 62752087 heartbeat IPC: 1.557 cumulative IPC: 1.681 (Simulation time: 00 hr 05 min 29 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_497.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 59314637 cumulative IPC: 1.686 (Simulation time: 00 hr 05 min 45 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 59314637 cumulative IPC: 1.686 (Simulation time: 00 hr 05 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_497.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.686 instructions: 100000004 cycles: 59314637
CPU 0 Branch Prediction Accuracy: 88.21% MPKI: 24.4 Average ROB Occupancy at Mispredict: 22.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.25
BRANCH_CONDITIONAL: 18.2
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00048
BRANCH_RETURN: 6e-05

LLC TOTAL        ACCESS:     467414 HIT:     209425 MISS:     257989
LLC LOAD         ACCESS:     115428 HIT:      34910 MISS:      80518
LLC RFO          ACCESS:     177715 HIT:        317 MISS:     177398
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     174179 HIT:     174179 MISS:          0
LLC TRANSLATION  ACCESS:         92 HIT:         19 MISS:         73
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 328.8 cycles
cpu0_DTLB TOTAL        ACCESS:   18171880 HIT:   18145188 MISS:      26692
cpu0_DTLB LOAD         ACCESS:   18171880 HIT:   18145188 MISS:      26692
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.199 cycles
cpu0_ITLB TOTAL        ACCESS:       8682 HIT:       8141 MISS:        541
cpu0_ITLB LOAD         ACCESS:       8682 HIT:       8141 MISS:        541
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.845 cycles
cpu0_L1D TOTAL        ACCESS:   20361692 HIT:   15591857 MISS:    4769835
cpu0_L1D LOAD         ACCESS:   11038735 HIT:   10579840 MISS:     458895
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9320239 HIT:    5009470 MISS:    4310769
cpu0_L1D TRANSLATION  ACCESS:       2718 HIT:       2547 MISS:        171
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.83 cycles
cpu0_L1I TOTAL        ACCESS:       9871 HIT:       9051 MISS:        820
cpu0_L1I LOAD         ACCESS:       9871 HIT:       9051 MISS:        820
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 43.52 cycles
cpu0_L2C TOTAL        ACCESS:     516058 HIT:     222823 MISS:     293235
cpu0_L2C LOAD         ACCESS:     160201 HIT:      44773 MISS:     115428
cpu0_L2C RFO          ACCESS:     178382 HIT:        667 MISS:     177715
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     177304 HIT:     177304 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        171 HIT:         79 MISS:         92
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 310.1 cycles
cpu0_STLB TOTAL        ACCESS:       5951 HIT:       3237 MISS:       2714
cpu0_STLB LOAD         ACCESS:       5951 HIT:       3237 MISS:       2714
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 94.91 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      96808
  ROW_BUFFER_MISS:     161177
 AVG DBUS CONGESTED CYCLE: 3.953
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      47293
  FULL:     127466
