verilog work "clock.v"
verilog work "../../../../Downloads/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Pipeline_Top.v"
