// Seed: 163947258
module module_0 #(
    parameter id_1 = 32'd63
);
  wire _id_1;
  integer id_2;
  ;
  logic id_3 = 1;
  always @(id_1) begin : LABEL_0
    id_2 = id_3;
  end
  assign id_1 = id_3;
  logic [1 : id_1] id_4;
  logic [id_1 : id_1] id_5;
  wire [1 : -1] id_6;
  logic id_7;
  ;
  assign id_4 = id_3;
endmodule
module module_1 #(
    parameter id_17 = 32'd30,
    parameter id_18 = 32'd51
) (
    id_1,
    id_2,
    id_3#(
        .id_4 (1),
        .id_5 (id_6[-1]),
        .id_7 (id_8),
        .id_9 (-1),
        .id_10(1),
        .id_11(1),
        .id_12(1)
    ),
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    _id_18,
    id_19
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  logic id_20;
  ;
  logic [id_18 : -1] id_21;
  wire  [ id_17 : 1] id_22;
  wire id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31;
endmodule
