[
    {
        "age": null,
        "album": "",
        "author": "/u/crzaynuts",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-04T17:09:32.275391+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-04T16:57:48+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q3uzvp/riscv_fsm_kernel_prototype_early_dev/\"> <img src=\"https://external-preview.redd.it/Mrmzu-y3qjop_q71RxCq-b_23l50T6YXEcK-NsWRoAU.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=b7dd5a491df9f54d205434f8adc2e8355eb839a2\" alt=\"Riscv FSM Kernel - prototype - early dev.\" title=\"Riscv FSM Kernel - prototype - early dev.\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/crzaynuts\"> /u/crzaynuts </a> <br/> <span><a href=\"https://youtube.com/watch?v=rUtKLNYpR1g&amp;si=dODmCAoxyt3zGckk\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1q3uzvp/riscv_fsm_kernel_prototype_early_dev/\">[comments]</a></span> </td></tr></table>",
        "id": 4470980,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q3uzvp/riscv_fsm_kernel_prototype_early_dev",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/Mrmzu-y3qjop_q71RxCq-b_23l50T6YXEcK-NsWRoAU.jpeg?width=320&crop=smart&auto=webp&s=b7dd5a491df9f54d205434f8adc2e8355eb839a2",
        "title": "Riscv FSM Kernel - prototype - early dev.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/MitjaKobal",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-04T16:04:32.388831+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-04T15:02:27+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Before I file an issue on GitHub, I would like to ask here.</p> <p>My CPUs do not have CSR access instructions (they are small CPUs), but I did implement a system bus with full support for misaligned accesses.</p> <p>So while maintaining a RISCOF port for my CPUs, I have trouble with some misalignment related tests in the <code>riscv-test-suite</code>.</p> <h2>Misaligned load/store</h2> <p>My question would be whether I should post this as a pull request fixing this tests.</p> <p><a href=\"https://github.com/jeras/riscv-arch-test/commit/99ff1cf43943bdb467aae85c391a2507006df3b8\">https://github.com/jeras/riscv-arch-test/commit/99ff1cf43943bdb467aae85c391a2507006df3b8</a></p> <p><code> rv32i_m/privilege/src/misalign-lh-01.S rv32i_m/privilege/src/misalign-lhu-01.S rv32i_m/privilege/src/misalign-lw-01.S rv32i_m/privilege/src/misalign-sh-01.S rv32i_m/privilege/src/misalign-sw-01.S </code></p> <p>On a CPU without <code>Zicsr</code> support I would expect this",
        "id": 4470580,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q3s2mc/questions_about_misalignment_related",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Questions about misalignment related `riscv-test-suite` tests",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/TJSnider1984",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-04T09:33:44.902012+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-04T08:44:42+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q3kzdb/allwinner_v861_dualcore_64bit_riscv_ai_camera_sip/\"> <img src=\"https://external-preview.redd.it/WL7XB8EUreM4ZZf8lQfqZKcyzkOcknPe3ddZ9iPqRL0.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=3935b778bb233f0e8ce7d848bd0273834d9fbb82\" alt=\"Allwinner V861 dual-core 64-bit RISC-V AI Camera SiP features 128MB DDR3L, 4K H.265/H.264 video encoder - CNX Software\" title=\"Allwinner V861 dual-core 64-bit RISC-V AI Camera SiP features 128MB DDR3L, 4K H.265/H.264 video encoder - CNX Software\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Interesting that it apparently has both a RV32GCVB and RV64GCVB both with RVV 1.0 as main processors along with a RV32IMAFC MCU and a NPU</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.cnx-software.com/2026/01/04/allwinner-v861-dual-core-64-bit-risc-v-ai-camera-sip-features-128mb",
        "id": 4468717,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q3kzdb/allwinner_v861_dualcore_64bit_riscv_ai_camera_sip",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/WL7XB8EUreM4ZZf8lQfqZKcyzkOcknPe3ddZ9iPqRL0.jpeg?width=640&crop=smart&auto=webp&s=3935b778bb233f0e8ce7d848bd0273834d9fbb82",
        "title": "Allwinner V861 dual-core 64-bit RISC-V AI Camera SiP features 128MB DDR3L, 4K H.265/H.264 video encoder - CNX Software",
        "vote": 0
    }
]