*** Start analyzing build configuration ***
Auto-config - Scanning: /home/student/afudali/Desktop/VDIC
Auto-config - VLOG: /home/student/afudali/Desktop/VDIC
Auto-config - Wrote:
    /home/student/afudali/Desktop/VDIC/.dvt/lab01example.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/afudali/Desktop/VDIC/.dvt/lab01example.build
    -f /home/student/afudali/Desktop/VDIC/.dvt/lab01example.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/afudali/Desktop/VDIC/.dvt/lab01example.build.auto.1 at line 9
*** Done analyzing build configuration [37 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/afudali/Desktop/VDIC/lab01example/tb/tinyalu_tb.sv ...
Done /home/student/afudali/Desktop/VDIC/lab01example/tb/tinyalu_tb.sv [31 ms, 274 lines, SystemVerilog_2012] ...
Loading (2) /home/student/afudali/Desktop/VDIC/common/tinyalu/single_cycle.sv ...
Done /home/student/afudali/Desktop/VDIC/common/tinyalu/single_cycle.sv [3 ms, 56 lines, SystemVerilog_2012] ...
Loading (3) /home/student/afudali/Desktop/VDIC/common/tinyalu/three_cycle.sv ...
Done /home/student/afudali/Desktop/VDIC/common/tinyalu/three_cycle.sv [3 ms, 49 lines, SystemVerilog_2012] ...
Loading (4) /home/student/afudali/Desktop/VDIC/common/tinyalu/tinyalu.sv ...
Done /home/student/afudali/Desktop/VDIC/common/tinyalu/tinyalu.sv [2 ms, 60 lines, SystemVerilog_2012] ...
*** Done invocation #1 [34 ms] ***
*** Done parsing [LT 7.0 ms, PT 34.0 ms] ***
*** Total number of lines [439] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [46 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [212 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - FSC) [53 ms] ...
Performing mixed post full build step (VLOG - EV) [52 ms] ...
Performing mixed post full build step (VLOG - ELPC) [1 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
*** Done mixed mode extension build [486 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [571 ms] ***
