// Seed: 2094530120
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_7(
      1 + id_1, 1, id_2
  );
  assign id_3 = 1;
  type_0 id_5 (.id_0(id_3));
  logic id_6;
  assign id_2 = 1;
endmodule
