<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p794.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p794.sv</a>
defines: 
time_elapsed: 0.133s
ram usage: 10456 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p794.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p794.sv</a>
module dimm (
	addr,
	ba,
	rasx,
	casx,
	csx,
	wex,
	cke,
	clk,
	dqm,
	data,
	dev_id
);
	parameter [31:0] MEM_WIDTH = 16;
	parameter [31:0] MEM_SIZE = 8;
	input [10:0] addr;
	input ba;
	input rasx;
	input casx;
	input csx;
	input wex;
	input cke;
	input clk;
	input [7:0] dqm;
	inout [63:0] data;
	input [4:0] dev_id;
	genvar i;
	generate
		case ({MEM_SIZE, MEM_WIDTH})
			{32&#39;d8, 32&#39;d16}: begin : memory
				for (i = 0; i &lt; 4; i = i + 1) begin : word16
					sms_08b216t0 p(
						.clk(clk),
						.csb(csx),
						.cke(cke),
						.ba(ba),
						.addr(addr),
						.rasb(rasx),
						.casb(casx),
						.web(wex),
						.udqm(dqm[(2 * i) + 1]),
						.ldqm(dqm[2 * i]),
						.dqi(data[15 + (16 * i):16 * i]),
						.dev_id(dev_id)
					);
				end
				task read_mem;
					input reg [31:0] address;
					output [63:0] data;
					begin
						word[3].p.read_mem(address, data[63:48]);
						word[2].p.read_mem(address, data[47:32]);
						word[1].p.read_mem(address, data[31:16]);
						word[0].p.read_mem(address, data[15:0]);
					end
				endtask
			end
			{32&#39;d16, 32&#39;d8}: begin : memory
				for (i = 0; i &lt; 8; i = i + 1) begin : word8
					sms_16b208t0 p(
						.clk(clk),
						.csb(csx),
						.cke(cke),
						.ba(ba),
						.addr(addr),
						.rasb(rasx),
						.casb(casx),
						.web(wex),
						.dqm(dqm[i]),
						.dqi(data[7 + (8 * i):8 * i]),
						.dev_id(dev_id)
					);
				end
				task read_mem;
					input reg [31:0] address;
					output [63:0] data;
					begin
						mbyte[7].p.read_mem(address, data[63:56]);
						mbyte[6].p.read_mem(address, data[55:48]);
						mbyte[5].p.read_mem(address, data[47:40]);
						mbyte[4].p.read_mem(address, data[39:32]);
						mbyte[3].p.read_mem(address, data[31:24]);
						mbyte[2].p.read_mem(address, data[23:16]);
						mbyte[1].p.read_mem(address, data[15:8]);
						mbyte[0].p.read_mem(address, data[7:0]);
					end
				endtask
			end
		endcase
	endgenerate
endmodule

</pre>
</body>