// Seed: 424879868
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd90
) (
    input tri id_0,
    output tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    input tri0 _id_4,
    output tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    output tri id_8,
    output supply1 id_9
);
  logic [1 'd0 : 1] id_11;
  ;
  nor primCall (id_9, id_7, id_0, id_2, id_11);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire [id_4  &  (  -1  ) : -1] id_12;
  logic id_13[1 : -1];
endmodule
