Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 13:31:07 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_3_timing_summary_routed.rpt -pb system_3_timing_summary_routed.pb -rpx system_3_timing_summary_routed.rpx -warn_on_violation
| Design       : system_3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     119         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (310)
5. checking no_input_delay (12)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdd/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: cdi/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pbD/sp/out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pbL/sp/out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pbR/sp/out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pbU/sp/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (310)
--------------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.529        0.000                      0                   41        0.208        0.000                      0                   41        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.529        0.000                      0                   41        0.208        0.000                      0                   41        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.784%)  route 3.156ns (79.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.668     9.135    cdd/counter[0]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    14.854    cdd/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    cdd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.784%)  route 3.156ns (79.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.668     9.135    cdd/counter[0]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    14.854    cdd/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    cdd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.784%)  route 3.156ns (79.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.668     9.135    cdd/counter[0]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    14.854    cdd/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    cdd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.784%)  route 3.156ns (79.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.668     9.135    cdd/counter[0]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    14.854    cdd/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.822%)  route 3.149ns (79.178%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.661     9.128    cdd/counter[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.510    14.851    cdd/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[12]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    cdd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.822%)  route 3.149ns (79.178%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.661     9.128    cdd/counter[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.510    14.851    cdd/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[13]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    cdd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.822%)  route 3.149ns (79.178%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.661     9.128    cdd/counter[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.510    14.851    cdd/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[14]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    cdd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.822%)  route 3.149ns (79.178%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.661     9.128    cdd/counter[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.510    14.851    cdd/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[15]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    cdd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.624%)  route 3.001ns (78.376%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.514     8.980    cdd/counter[0]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  cdd/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  cdd/counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    cdd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.624%)  route 3.001ns (78.376%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           1.284     6.892    cdd/counter_reg[7]
    SLICE_X59Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.016 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.406     7.422    cdd/counter[0]_i_5_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     8.343    cdd/counter[0]_i_3_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.467 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.514     8.980    cdd/counter[0]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  cdd/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  cdd/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    cdd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cdd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.275%)  route 0.128ns (40.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    cdd/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  cdd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  cdd/counter_reg[18]/Q
                         net (fo=3, routed)           0.128     1.739    cdd/counter_reg[18]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.784 r  cdd/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    cdd/clk_out_i_1__0_n_0
    SLICE_X59Y17         FDRE                                         r  cdd/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    cdd/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  cdd/clk_out_reg/C
                         clock pessimism             -0.498     1.485    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.091     1.576    cdd/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cdd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    cdd/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  cdd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cdd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.745    cdd/counter_reg[18]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  cdd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    cdd/counter_reg[16]_i_1_n_5
    SLICE_X58Y18         FDRE                                         r  cdd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.855     1.982    cdd/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  cdd/counter_reg[18]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    cdd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cdd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cdd/counter_reg[6]/Q
                         net (fo=3, routed)           0.144     1.758    cdd/counter_reg[6]
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  cdd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    cdd/counter_reg[4]_i_1_n_5
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     1.985    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[6]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    cdd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cdd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    cdd/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  cdd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cdd/counter_reg[10]/Q
                         net (fo=3, routed)           0.145     1.758    cdd/counter_reg[10]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  cdd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    cdd/counter_reg[8]_i_1_n_5
    SLICE_X58Y16         FDRE                                         r  cdd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     1.984    cdd/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  cdd/counter_reg[10]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    cdd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cdd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.471    cdd/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cdd/counter_reg[14]/Q
                         net (fo=3, routed)           0.145     1.757    cdd/counter_reg[14]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.868 r  cdd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    cdd/counter_reg[12]_i_1_n_5
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    cdd/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[14]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    cdd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 cdi/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdi/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.708%)  route 0.221ns (54.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    cdi/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cdi/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  cdi/counter_reg[0]/Q
                         net (fo=1, routed)           0.221     1.808    cdi/counter_reg[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  cdi/clk_out_i_1/O
                         net (fo=2, routed)           0.000     1.853    cdi/clk_out_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cdi/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    cdi/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cdi/clk_out_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    cdi/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cdd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.485%)  route 0.144ns (33.515%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cdd/counter_reg[6]/Q
                         net (fo=3, routed)           0.144     1.758    cdd/counter_reg[6]
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.902 r  cdd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    cdd/counter_reg[4]_i_1_n_4
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     1.985    cdd/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  cdd/counter_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    cdd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cdd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    cdd/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  cdd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cdd/counter_reg[10]/Q
                         net (fo=3, routed)           0.145     1.758    cdd/counter_reg[10]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.902 r  cdd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    cdd/counter_reg[8]_i_1_n_4
    SLICE_X58Y16         FDRE                                         r  cdd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     1.984    cdd/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  cdd/counter_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    cdd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cdd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.268%)  route 0.145ns (33.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.471    cdd/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cdd/counter_reg[14]/Q
                         net (fo=3, routed)           0.145     1.757    cdd/counter_reg[14]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.901 r  cdd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    cdd/counter_reg[12]_i_1_n_4
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    cdd/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  cdd/counter_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    cdd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 cdd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    cdd/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  cdd/counter_reg[0]/Q
                         net (fo=2, routed)           0.185     1.799    cdd/counter_reg[0]
    SLICE_X58Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  cdd/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.844    cdd/counter[0]_i_4_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  cdd/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.914    cdd/counter_reg[0]_i_2_n_7
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    cdd/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  cdd/counter_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X58Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    cdd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   cdd/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   cdd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   cdd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   cdd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   cdd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   cdd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   cdd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   cdd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   cdd/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   cdd/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   cdd/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14   cdd/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14   cdd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   cdd/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   cdd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   cdd/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   cdd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   cdd/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   cdd/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   cdd/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   cdd/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14   cdd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14   cdd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   cdd/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   cdd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   cdd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   cdd/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   cdd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   cdd/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           331 Endpoints
Min Delay           331 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op_mode_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.088ns  (logic 4.204ns (41.676%)  route 5.884ns (58.324%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  op_mode_reg[1]_LDC/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  op_mode_reg[1]_LDC/Q
                         net (fo=1, routed)           0.726     1.285    lut_calc4b/data_reg_10
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     1.409 r  lut_calc4b/led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           5.158     6.567    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.088 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.088    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_mode_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.033ns  (logic 4.406ns (43.917%)  route 5.627ns (56.083%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          LDCE                         0.000     0.000 r  op_mode_reg[0]_LDC/G
    SLICE_X3Y22          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  op_mode_reg[0]_LDC/Q
                         net (fo=1, routed)           0.805     1.572    lut_calc4b/data_reg_12
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.696 r  lut_calc4b/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           4.822     6.518    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    10.033 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.033    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 4.510ns (49.484%)  route 4.604ns (50.516%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          1.215     1.733    lut_bin8_bcd/Q[0]
    SLICE_X48Y16         LUT5 (Prop_lut5_I3_O)        0.124     1.857 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.824     2.681    lut_bin8_bcd/sel0[1]
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.154     2.835 r  lut_bin8_bcd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.565     5.400    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     9.113 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.113    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.042ns  (logic 4.533ns (50.137%)  route 4.509ns (49.863%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          1.215     1.733    lut_bin8_bcd/Q[0]
    SLICE_X49Y16         LUT4 (Prop_lut4_I1_O)        0.124     1.857 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835     2.692    lut_bin8_bcd/sel0[2]
    SLICE_X49Y17         LUT4 (Prop_lut4_I2_O)        0.152     2.844 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.459     5.303    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     9.042 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.042    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.894ns  (logic 4.532ns (50.953%)  route 4.362ns (49.047%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          1.215     1.733    lut_bin8_bcd/Q[0]
    SLICE_X49Y16         LUT4 (Prop_lut4_I1_O)        0.124     1.857 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.833     2.690    lut_bin8_bcd/sel0[2]
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.152     2.842 r  lut_bin8_bcd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.314     5.156    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     8.894 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.894    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.673ns  (logic 4.295ns (49.521%)  route 4.378ns (50.479%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          1.215     1.733    lut_bin8_bcd/Q[0]
    SLICE_X49Y16         LUT4 (Prop_lut4_I1_O)        0.124     1.857 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.833     2.690    lut_bin8_bcd/sel0[2]
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124     2.814 r  lut_bin8_bcd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.330     5.144    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.673 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.673    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.301ns (49.652%)  route 4.361ns (50.348%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          1.215     1.733    lut_bin8_bcd/Q[0]
    SLICE_X49Y16         LUT4 (Prop_lut4_I1_O)        0.124     1.857 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835     2.692    lut_bin8_bcd/sel0[2]
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124     2.816 r  lut_bin8_bcd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.311     5.127    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.663 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.663    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.577ns  (logic 4.286ns (49.972%)  route 4.291ns (50.028%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          1.215     1.733    lut_bin8_bcd/Q[0]
    SLICE_X48Y16         LUT5 (Prop_lut5_I3_O)        0.124     1.857 f  lut_bin8_bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     2.683    lut_bin8_bcd/sel0[1]
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124     2.807 r  lut_bin8_bcd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.250     5.057    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.577 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.577    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 4.270ns (50.532%)  route 4.181ns (49.468%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          1.215     1.733    lut_bin8_bcd/Q[0]
    SLICE_X48Y16         LUT5 (Prop_lut5_I3_O)        0.124     1.857 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.824     2.681    lut_bin8_bcd/sel0[1]
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124     2.805 r  lut_bin8_bcd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.142     4.947    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.451 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.451    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 4.991ns (60.757%)  route 3.224ns (39.243%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.224     4.685    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.215 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.215    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pbL/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbL/sp/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  pbL/db/btn_out_reg/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbL/db/btn_out_reg/Q
                         net (fo=3, routed)           0.078     0.219    pbL/sp/dbx
    SLICE_X3Y21          FDRE                                         r  pbL/sp/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbD/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbD/sp/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE                         0.000     0.000 r  pbD/db/btn_out_reg/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pbD/db/btn_out_reg/Q
                         net (fo=3, routed)           0.067     0.231    pbD/sp/dbx
    SLICE_X2Y21          FDRE                                         r  pbD/sp/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbU/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbU/sp/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.611%)  route 0.127ns (47.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  pbU/db/btn_out_reg/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbU/db/btn_out_reg/Q
                         net (fo=3, routed)           0.127     0.268    pbU/sp/dbx
    SLICE_X4Y21          FDRE                                         r  pbU/sp/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbL/sp/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbL/sp/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  pbL/sp/in_prev_reg/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  pbL/sp/in_prev_reg/Q
                         net (fo=1, routed)           0.053     0.181    pbL/db/in_prev
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.099     0.280 r  pbL/db/out_i_1__0/O
                         net (fo=1, routed)           0.000     0.280    pbL/sp/out_reg_1
    SLICE_X3Y21          FDRE                                         r  pbL/sp/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbR/sp/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbR/sp/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  pbR/sp/in_prev_reg/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  pbR/sp/in_prev_reg/Q
                         net (fo=1, routed)           0.054     0.182    pbR/db/in_prev
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  pbR/db/out_i_1__2/O
                         net (fo=1, routed)           0.000     0.281    pbR/sp/out_reg_1
    SLICE_X5Y23          FDRE                                         r  pbR/sp/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbU/sp/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbU/sp/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE                         0.000     0.000 r  pbU/sp/in_prev_reg/C
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  pbU/sp/in_prev_reg/Q
                         net (fo=1, routed)           0.062     0.190    pbU/db/in_prev
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  pbU/db/out_i_1/O
                         net (fo=1, routed)           0.000     0.289    pbU/sp/out_reg_4
    SLICE_X4Y21          FDRE                                         r  pbU/sp/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbD/db/btn_stable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbD/db/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.150%)  route 0.113ns (37.850%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  pbD/db/btn_stable_reg/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbD/db/btn_stable_reg/Q
                         net (fo=2, routed)           0.113     0.254    pbD/db/btn_stable_reg_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.299 r  pbD/db/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.299    pbD/db/btn_out_i_1__1_n_0
    SLICE_X2Y21          FDRE                                         r  pbD/db/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbD/sp/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbD/sp/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE                         0.000     0.000 r  pbD/sp/in_prev_reg/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  pbD/sp/in_prev_reg/Q
                         net (fo=1, routed)           0.057     0.205    pbD/db/in_prev
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.098     0.303 r  pbD/db/out_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    pbD/sp/out_reg_0
    SLICE_X2Y21          FDRE                                         r  pbD/sp/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbR/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbR/sp/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.858%)  route 0.196ns (58.142%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  pbR/db/btn_out_reg/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbR/db/btn_out_reg/Q
                         net (fo=3, routed)           0.196     0.337    pbR/sp/dbx
    SLICE_X5Y23          FDRE                                         r  pbR/sp/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbU/db/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbU/db/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE                         0.000     0.000 r  pbU/db/counter_reg[20]/C
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pbU/db/counter_reg[20]/Q
                         net (fo=3, routed)           0.135     0.299    pbU/db/counter_reg[20]
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  pbU/db/btn_out_i_1/O
                         net (fo=1, routed)           0.000     0.344    pbU/db/btn_out_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  pbU/db/btn_out_reg/D
  -------------------------------------------------------------------    -------------------





