[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.log".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:1:1: No timescale set for "aes_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:8:1: No timescale set for "mix_columns".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: No timescale set for "cipher_core".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ConstPort/dut.sv:1:1: Compile package "aes_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: Compile module "work@cipher_core".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstPort/dut.sv:8:1: Compile module "work@mix_columns".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: Top level module "work@cipher_core".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              10
design                                                 1
enum_const                                             4
enum_typespec                                          2
enum_var                                               2
import_typespec                                        1
logic_net                                              2
logic_typespec                                         2
module_inst                                            7
package                                                2
port                                                   5
ref_module                                             1
ref_obj                                                5
ref_typespec                                           8
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              10
design                                                 1
enum_const                                             4
enum_typespec                                          2
enum_var                                               2
import_typespec                                        1
logic_net                                              2
logic_typespec                                         2
module_inst                                            7
package                                                2
port                                                   7
ref_module                                             1
ref_obj                                                7
ref_typespec                                          10
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ConstPort/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (work@cipher_core)
|vpiElaborated:1
|vpiName:work@cipher_core
|uhdmallPackages:
\_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (work@cipher_core)
  |vpiName:aes_pkg
  |vpiFullName:aes_pkg::
  |vpiTypedef:
  \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
    |vpiParent:
    \_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiName:aes_pkg::ciph_op_e
    |vpiInstance:
    \_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiBaseTypespec:
    \_RefTypespec: (aes_pkg::aes_pkg::ciph_op_e)
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiFullName:aes_pkg::aes_pkg::ciph_op_e
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:19
    |vpiEnumConst:
    \_EnumConst: (CIPH_FWD), line:3:3, endln:3:18
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiName:CIPH_FWD
      |BIN:0
      |vpiDecompile:1'b0
      |vpiSize:1
    |vpiEnumConst:
    \_EnumConst: (CIPH_INV), line:4:3, endln:4:18
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiName:CIPH_INV
      |BIN:1
      |vpiDecompile:1'b1
      |vpiSize:1
  |vpiDefName:aes_pkg
|uhdmtopPackages:
\_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (work@cipher_core)
  |vpiName:aes_pkg
  |vpiFullName:aes_pkg::
  |vpiTypedef:
  \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:aes_pkg::ciph_op_e
    |vpiInstance:
    \_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiBaseTypespec:
    \_RefTypespec: (work@cipher_core.aes_pkg::ciph_op_e)
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiFullName:work@cipher_core.aes_pkg::ciph_op_e
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:19
    |vpiEnumConst:
    \_EnumConst: (CIPH_FWD), line:3:3, endln:3:18
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiName:CIPH_FWD
      |BIN:0
      |vpiDecompile:1'b0
      |vpiSize:1
    |vpiEnumConst:
    \_EnumConst: (CIPH_INV), line:4:3, endln:4:18
      |vpiParent:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiName:CIPH_INV
      |BIN:1
      |vpiDecompile:1'b1
      |vpiSize:1
  |vpiDefName:aes_pkg
  |vpiTop:1
|uhdmallModules:
\_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
  |vpiParent:
  \_Design: (work@cipher_core)
  |vpiFullName:work@cipher_core
  |vpiTypedef:
  \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
  |vpiTypedef:
  \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
  |vpiDefName:work@cipher_core
  |vpiNet:
  \_LogicNet: (work@cipher_core.op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:op_i
    |vpiFullName:work@cipher_core.op_i
  |vpiPort:
  \_Port: (op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@cipher_core.op_i.op_i), line:14:32, endln:14:36
      |vpiParent:
      \_Port: (op_i), line:14:32, endln:14:36
      |vpiName:op_i
      |vpiFullName:work@cipher_core.op_i.op_i
      |vpiActual:
      \_LogicNet: (work@cipher_core.op_i), line:14:32, endln:14:36
    |vpiTypedef:
    \_RefTypespec: (work@cipher_core.op_i)
      |vpiParent:
      \_Port: (op_i), line:14:32, endln:14:36
      |vpiFullName:work@cipher_core.op_i
      |vpiActual:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
  |vpiRefModule:
  \_RefModule: work@mix_columns (key_mix_columns), line:17:15, endln:17:30
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:key_mix_columns
    |vpiDefName:work@mix_columns
    |vpiActual:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiPort:
    \_Port: (op_i), line:18:5, endln:18:36
      |vpiParent:
      \_RefModule: work@mix_columns (key_mix_columns), line:17:15, endln:17:30
      |vpiName:op_i
      |vpiHighConn:
      \_RefObj: (work@cipher_core.key_mix_columns.op_i.CIPH_INV), line:18:15, endln:18:23
        |vpiParent:
        \_Port: (op_i), line:18:5, endln:18:36
        |vpiName:CIPH_INV
        |vpiFullName:work@cipher_core.key_mix_columns.op_i.CIPH_INV
        |vpiActual:
        \_EnumConst: (CIPH_INV), line:4:3, endln:4:18
|uhdmallModules:
\_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_Design: (work@cipher_core)
  |vpiFullName:work@mix_columns
  |vpiDefName:work@mix_columns
  |vpiNet:
  \_LogicNet: (work@mix_columns.op_i), line:9:32, endln:9:36
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiName:op_i
    |vpiFullName:work@mix_columns.op_i
  |vpiPort:
  \_Port: (op_i), line:9:32, endln:9:36
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@mix_columns.op_i.op_i), line:9:32, endln:9:36
      |vpiParent:
      \_Port: (op_i), line:9:32, endln:9:36
      |vpiName:op_i
      |vpiFullName:work@mix_columns.op_i.op_i
      |vpiActual:
      \_LogicNet: (work@mix_columns.op_i), line:9:32, endln:9:36
    |vpiTypedef:
    \_RefTypespec: (work@mix_columns.op_i)
      |vpiParent:
      \_Port: (op_i), line:9:32, endln:9:36
      |vpiFullName:work@mix_columns.op_i
      |vpiActual:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
|uhdmtopModules:
\_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
  |vpiName:work@cipher_core
  |vpiVariables:
  \_EnumVar: (work@cipher_core.op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@cipher_core.op_i)
      |vpiParent:
      \_EnumVar: (work@cipher_core.op_i), line:14:32, endln:14:36
      |vpiFullName:work@cipher_core.op_i
      |vpiActual:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
    |vpiName:op_i
    |vpiFullName:work@cipher_core.op_i
    |vpiVisibility:1
  |vpiTypedef:
  \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
  |vpiTypedef:
  \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
  |vpiDefName:work@cipher_core
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_Port: (op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@cipher_core.op_i), line:14:32, endln:14:36
      |vpiParent:
      \_Port: (op_i), line:14:32, endln:14:36
      |vpiName:op_i
      |vpiFullName:work@cipher_core.op_i
      |vpiActual:
      \_EnumVar: (work@cipher_core.op_i), line:14:32, endln:14:36
    |vpiTypedef:
    \_RefTypespec: (work@cipher_core.op_i)
      |vpiParent:
      \_Port: (op_i), line:14:32, endln:14:36
      |vpiFullName:work@cipher_core.op_i
      |vpiActual:
      \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
    |vpiInstance:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
  |vpiModule:
  \_Module: work@mix_columns (work@cipher_core.key_mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:17:3, endln:19:5
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:key_mix_columns
    |vpiFullName:work@cipher_core.key_mix_columns
    |vpiVariables:
    \_EnumVar: (work@cipher_core.key_mix_columns.op_i), line:9:32, endln:9:36
      |vpiParent:
      \_Module: work@mix_columns (work@cipher_core.key_mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:17:3, endln:19:5
      |vpiTypespec:
      \_RefTypespec: (work@cipher_core.key_mix_columns.op_i)
        |vpiParent:
        \_EnumVar: (work@cipher_core.key_mix_columns.op_i), line:9:32, endln:9:36
        |vpiFullName:work@cipher_core.key_mix_columns.op_i
        |vpiActual:
        \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiName:op_i
      |vpiFullName:work@cipher_core.key_mix_columns.op_i
      |vpiVisibility:1
    |vpiDefName:work@mix_columns
    |vpiDefFile:${SURELOG_DIR}/tests/ConstPort/dut.sv
    |vpiDefLineNo:8
    |vpiInstance:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiPort:
    \_Port: (op_i), line:9:32, endln:9:36
      |vpiParent:
      \_Module: work@mix_columns (work@cipher_core.key_mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:17:3, endln:19:5
      |vpiName:op_i
      |vpiDirection:1
      |vpiHighConn:
      \_Constant: , line:18:15, endln:18:23
        |vpiParent:
        \_Port: (op_i), line:9:32, endln:9:36
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
      |vpiLowConn:
      \_RefObj: (work@cipher_core.key_mix_columns.op_i), line:18:6, endln:18:10
        |vpiParent:
        \_Port: (op_i), line:9:32, endln:9:36
        |vpiName:op_i
        |vpiFullName:work@cipher_core.key_mix_columns.op_i
        |vpiActual:
        \_EnumVar: (work@cipher_core.key_mix_columns.op_i), line:9:32, endln:9:36
      |vpiTypedef:
      \_RefTypespec: (work@cipher_core.key_mix_columns.op_i)
        |vpiParent:
        \_Port: (op_i), line:9:32, endln:9:36
        |vpiFullName:work@cipher_core.key_mix_columns.op_i
        |vpiActual:
        \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
      |vpiInstance:
      \_Module: work@mix_columns (work@cipher_core.key_mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:17:3, endln:19:5
\_weaklyReferenced:
\_LogicTypespec: , line:2:14, endln:2:19
  |vpiInstance:
  \_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
\_LogicTypespec: , line:2:14, endln:2:19
  |vpiInstance:
  \_Package: aes_pkg (aes_pkg::), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
\_Port: (op_i), line:9:32, endln:9:36
  |vpiParent:
  \_Module: work@mix_columns (work@cipher_core.key_mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:17:3, endln:19:5
  |vpiName:op_i
  |vpiDirection:1
  |vpiHighConn:
  \_Constant: , line:18:15, endln:18:23
  |vpiLowConn:
  \_RefObj: (work@cipher_core.key_mix_columns.op_i), line:18:6, endln:18:10
    |vpiParent:
    \_Port: (op_i), line:9:32, endln:9:36
    |vpiName:op_i
    |vpiFullName:work@cipher_core.key_mix_columns.op_i
    |vpiActual:
    \_EnumVar: (work@cipher_core.key_mix_columns.op_i), line:9:32, endln:9:36
  |vpiTypedef:
  \_RefTypespec: (work@cipher_core.key_mix_columns.op_i)
    |vpiParent:
    \_Port: (op_i), line:9:32, endln:9:36
    |vpiFullName:work@cipher_core.key_mix_columns.op_i
    |vpiActual:
    \_EnumTypespec: (aes_pkg::ciph_op_e), line:2:1, endln:5:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/ConstPort/dut.sv | ${SURELOG_DIR}/build/regression/ConstPort/roundtrip/dut_000.sv | 7 | 20 |
============================== End RoundTrip Results ==============================
