//
//Written by GowinSynthesis
//Tool Version "V1.9.9.02"
//Fri Jun 21 12:33:53 2024

//Source file index table:
//file0 "\C:/wks/ework/FPGA/TangNano/20k/tmp/TangNanoDCJ11MEM/applications/baremetal/TangNanoDCJ11MEM_project/src/top.v"
//file1 "\C:/wks/ework/FPGA/TangNano/20k/tmp/TangNanoDCJ11MEM/applications/baremetal/TangNanoDCJ11MEM_project/src/uart.v"
//file2 "\C:/wks/ework/FPGA/TangNano/20k/tmp/TangNanoDCJ11MEM/applications/baremetal/TangNanoDCJ11MEM_project/src/ws2812.v"
`timescale 100 ps/100 ps
module ws2812 (
  sys_clk_d,
  LED_G,
  LED_R,
  LED_B,
  LED_RGB_d
)
;
input sys_clk_d;
input [4:4] LED_G;
input [4:4] LED_R;
input [4:4] LED_B;
output LED_RGB_d;
wire n299_35;
wire n302_22;
wire n303_19;
wire n304_19;
wire n305_19;
wire n306_19;
wire n307_19;
wire n308_19;
wire n309_19;
wire n310_19;
wire n311_19;
wire n312_19;
wire n313_19;
wire n314_19;
wire n315_19;
wire n316_19;
wire n317_20;
wire n326_12;
wire n334_12;
wire n301_24;
wire state_1_8;
wire clk_count_15_9;
wire n342_15;
wire n341_14;
wire n340_14;
wire n339_14;
wire n338_14;
wire n337_14;
wire n336_14;
wire n335_14;
wire n333_14;
wire n332_14;
wire n331_14;
wire n330_14;
wire n329_14;
wire n328_14;
wire n327_14;
wire n325_14;
wire n324_14;
wire n323_14;
wire n322_14;
wire n321_14;
wire n319_14;
wire n318_15;
wire n300_28;
wire n299_36;
wire n299_37;
wire n302_23;
wire n302_24;
wire n302_25;
wire n302_26;
wire n304_20;
wire n305_20;
wire n306_20;
wire n307_20;
wire n308_20;
wire n309_20;
wire n310_20;
wire n311_20;
wire n312_20;
wire n313_20;
wire n316_20;
wire state_0_11;
wire state_0_12;
wire clk_count_15_10;
wire n320_15;
wire n318_16;
wire n300_29;
wire n300_30;
wire n302_27;
wire n302_28;
wire n302_29;
wire n302_30;
wire n302_31;
wire n302_32;
wire n306_21;
wire state_0_13;
wire state_0_14;
wire clk_count_15_11;
wire n302_33;
wire n302_34;
wire n302_35;
wire n302_36;
wire n302_37;
wire n302_38;
wire n302_39;
wire n302_40;
wire state_0_15;
wire n300_33;
wire n303_22;
wire n306_24;
wire n311_23;
wire n315_22;
wire n314_23;
wire n320_17;
wire n298_22;
wire [4:0] bit_count;
wire [23:4] data;
wire [2:0] state;
wire [15:0] clk_count;
wire VCC;
wire GND;
  LUT4 n299_s26 (
    .F(n299_35),
    .I0(state[0]),
    .I1(bit_count[0]),
    .I2(n299_36),
    .I3(n299_37) 
);
defparam n299_s26.INIT=16'h00EF;
  LUT4 n302_s18 (
    .F(n302_22),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n302_26) 
);
defparam n302_s18.INIT=16'hF400;
  LUT4 n303_s15 (
    .F(n303_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n303_22) 
);
defparam n303_s15.INIT=16'hF400;
  LUT4 n304_s15 (
    .F(n304_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n304_20) 
);
defparam n304_s15.INIT=16'hF400;
  LUT4 n305_s15 (
    .F(n305_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n305_20) 
);
defparam n305_s15.INIT=16'hF400;
  LUT4 n306_s15 (
    .F(n306_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n306_20) 
);
defparam n306_s15.INIT=16'hF400;
  LUT4 n307_s15 (
    .F(n307_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n307_20) 
);
defparam n307_s15.INIT=16'hF400;
  LUT4 n308_s15 (
    .F(n308_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n308_20) 
);
defparam n308_s15.INIT=16'hF400;
  LUT4 n309_s15 (
    .F(n309_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n309_20) 
);
defparam n309_s15.INIT=16'hF400;
  LUT4 n310_s15 (
    .F(n310_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n310_20) 
);
defparam n310_s15.INIT=16'hF400;
  LUT4 n311_s15 (
    .F(n311_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n311_20) 
);
defparam n311_s15.INIT=16'hF400;
  LUT4 n312_s15 (
    .F(n312_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n312_20) 
);
defparam n312_s15.INIT=16'hF400;
  LUT4 n313_s15 (
    .F(n313_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n313_20) 
);
defparam n313_s15.INIT=16'hF400;
  LUT4 n314_s15 (
    .F(n314_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n314_23) 
);
defparam n314_s15.INIT=16'hF400;
  LUT4 n315_s15 (
    .F(n315_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n315_22) 
);
defparam n315_s15.INIT=16'hF400;
  LUT4 n316_s15 (
    .F(n316_19),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(n316_20) 
);
defparam n316_s15.INIT=16'hF400;
  LUT4 n317_s16 (
    .F(n317_20),
    .I0(n302_23),
    .I1(n302_24),
    .I2(n302_25),
    .I3(clk_count[0]) 
);
defparam n317_s16.INIT=16'h00F4;
  LUT3 n326_s8 (
    .F(n326_12),
    .I0(LED_G[4]),
    .I1(data[19]),
    .I2(state[1]) 
);
defparam n326_s8.INIT=8'hCA;
  LUT3 n334_s8 (
    .F(n334_12),
    .I0(LED_R[4]),
    .I1(data[11]),
    .I2(state[1]) 
);
defparam n334_s8.INIT=8'hCA;
  LUT4 bit_count_4_s4 (
    .F(n301_24),
    .I0(n322_14),
    .I1(n299_36),
    .I2(state[0]),
    .I3(state[2]) 
);
defparam bit_count_4_s4.INIT=16'h0007;
  LUT4 state_0_s5 (
    .F(state_1_8),
    .I0(state[0]),
    .I1(state_0_11),
    .I2(state_0_12),
    .I3(n302_23) 
);
defparam state_0_s5.INIT=16'h5713;
  LUT3 clk_count_15_s4 (
    .F(clk_count_15_9),
    .I0(n302_23),
    .I1(state_0_11),
    .I2(clk_count_15_10) 
);
defparam clk_count_15_s4.INIT=8'h4F;
  LUT2 n342_s10 (
    .F(n342_15),
    .I0(state[1]),
    .I1(LED_B[4]) 
);
defparam n342_s10.INIT=4'h4;
  LUT2 n341_s9 (
    .F(n341_14),
    .I0(state[1]),
    .I1(data[4]) 
);
defparam n341_s9.INIT=4'h8;
  LUT2 n340_s9 (
    .F(n340_14),
    .I0(state[1]),
    .I1(data[5]) 
);
defparam n340_s9.INIT=4'h8;
  LUT2 n339_s9 (
    .F(n339_14),
    .I0(state[1]),
    .I1(data[6]) 
);
defparam n339_s9.INIT=4'h8;
  LUT2 n338_s9 (
    .F(n338_14),
    .I0(state[1]),
    .I1(data[7]) 
);
defparam n338_s9.INIT=4'h8;
  LUT2 n337_s9 (
    .F(n337_14),
    .I0(state[1]),
    .I1(data[8]) 
);
defparam n337_s9.INIT=4'h8;
  LUT2 n336_s9 (
    .F(n336_14),
    .I0(state[1]),
    .I1(data[9]) 
);
defparam n336_s9.INIT=4'h8;
  LUT2 n335_s9 (
    .F(n335_14),
    .I0(state[1]),
    .I1(data[10]) 
);
defparam n335_s9.INIT=4'h8;
  LUT2 n333_s9 (
    .F(n333_14),
    .I0(state[1]),
    .I1(data[12]) 
);
defparam n333_s9.INIT=4'h8;
  LUT2 n332_s9 (
    .F(n332_14),
    .I0(state[1]),
    .I1(data[13]) 
);
defparam n332_s9.INIT=4'h8;
  LUT2 n331_s9 (
    .F(n331_14),
    .I0(state[1]),
    .I1(data[14]) 
);
defparam n331_s9.INIT=4'h8;
  LUT2 n330_s9 (
    .F(n330_14),
    .I0(state[1]),
    .I1(data[15]) 
);
defparam n330_s9.INIT=4'h8;
  LUT2 n329_s9 (
    .F(n329_14),
    .I0(state[1]),
    .I1(data[16]) 
);
defparam n329_s9.INIT=4'h8;
  LUT2 n328_s9 (
    .F(n328_14),
    .I0(state[1]),
    .I1(data[17]) 
);
defparam n328_s9.INIT=4'h8;
  LUT2 n327_s9 (
    .F(n327_14),
    .I0(state[1]),
    .I1(data[18]) 
);
defparam n327_s9.INIT=4'h8;
  LUT2 n325_s9 (
    .F(n325_14),
    .I0(state[1]),
    .I1(data[20]) 
);
defparam n325_s9.INIT=4'h8;
  LUT2 n324_s9 (
    .F(n324_14),
    .I0(state[1]),
    .I1(data[21]) 
);
defparam n324_s9.INIT=4'h8;
  LUT2 n323_s9 (
    .F(n323_14),
    .I0(state[1]),
    .I1(data[22]) 
);
defparam n323_s9.INIT=4'h8;
  LUT2 n322_s9 (
    .F(n322_14),
    .I0(bit_count[0]),
    .I1(state[1]) 
);
defparam n322_s9.INIT=4'h4;
  LUT3 n321_s9 (
    .F(n321_14),
    .I0(bit_count[0]),
    .I1(bit_count[1]),
    .I2(state[1]) 
);
defparam n321_s9.INIT=8'h60;
  LUT4 n319_s9 (
    .F(n319_14),
    .I0(bit_count[2]),
    .I1(n320_15),
    .I2(bit_count[3]),
    .I3(state[1]) 
);
defparam n319_s9.INIT=16'h7800;
  LUT4 n318_s10 (
    .F(n318_15),
    .I0(n320_15),
    .I1(n318_16),
    .I2(bit_count[4]),
    .I3(state[1]) 
);
defparam n318_s10.INIT=16'h7800;
  LUT4 n300_s21 (
    .F(n300_28),
    .I0(n300_29),
    .I1(data[23]),
    .I2(n300_30),
    .I3(n300_33) 
);
defparam n300_s21.INIT=16'h10FF;
  LUT4 n299_s27 (
    .F(n299_36),
    .I0(bit_count[1]),
    .I1(bit_count[2]),
    .I2(bit_count[3]),
    .I3(bit_count[4]) 
);
defparam n299_s27.INIT=16'h1000;
  LUT4 n299_s28 (
    .F(n299_37),
    .I0(data[23]),
    .I1(state[0]),
    .I2(state[2]),
    .I3(state[1]) 
);
defparam n299_s28.INIT=16'hF13F;
  LUT3 n302_s19 (
    .F(n302_23),
    .I0(n302_27),
    .I1(state[0]),
    .I2(state[1]) 
);
defparam n302_s19.INIT=8'hE0;
  LUT4 n302_s20 (
    .F(n302_24),
    .I0(n302_28),
    .I1(n302_29),
    .I2(state[2]),
    .I3(n302_30) 
);
defparam n302_s20.INIT=16'h77F0;
  LUT4 n302_s21 (
    .F(n302_25),
    .I0(n302_27),
    .I1(state[0]),
    .I2(n300_30),
    .I3(state[2]) 
);
defparam n302_s21.INIT=16'h004F;
  LUT4 n302_s22 (
    .F(n302_26),
    .I0(clk_count[14]),
    .I1(n302_31),
    .I2(n302_32),
    .I3(clk_count[15]) 
);
defparam n302_s22.INIT=16'h7F80;
  LUT3 n304_s16 (
    .F(n304_20),
    .I0(clk_count[12]),
    .I1(n302_31),
    .I2(clk_count[13]) 
);
defparam n304_s16.INIT=8'h78;
  LUT2 n305_s16 (
    .F(n305_20),
    .I0(clk_count[12]),
    .I1(n302_31) 
);
defparam n305_s16.INIT=4'h6;
  LUT4 n306_s16 (
    .F(n306_20),
    .I0(clk_count[10]),
    .I1(n306_21),
    .I2(n306_24),
    .I3(clk_count[11]) 
);
defparam n306_s16.INIT=16'h7F80;
  LUT3 n307_s16 (
    .F(n307_20),
    .I0(n306_21),
    .I1(n306_24),
    .I2(clk_count[10]) 
);
defparam n307_s16.INIT=8'h78;
  LUT4 n308_s16 (
    .F(n308_20),
    .I0(clk_count[7]),
    .I1(clk_count[8]),
    .I2(n306_24),
    .I3(clk_count[9]) 
);
defparam n308_s16.INIT=16'h7F80;
  LUT3 n309_s16 (
    .F(n309_20),
    .I0(clk_count[7]),
    .I1(n306_24),
    .I2(clk_count[8]) 
);
defparam n309_s16.INIT=8'h78;
  LUT2 n310_s16 (
    .F(n310_20),
    .I0(clk_count[7]),
    .I1(n306_24) 
);
defparam n310_s16.INIT=4'h6;
  LUT4 n311_s16 (
    .F(n311_20),
    .I0(clk_count[4]),
    .I1(clk_count[5]),
    .I2(n311_23),
    .I3(clk_count[6]) 
);
defparam n311_s16.INIT=16'h7F80;
  LUT3 n312_s16 (
    .F(n312_20),
    .I0(clk_count[4]),
    .I1(n311_23),
    .I2(clk_count[5]) 
);
defparam n312_s16.INIT=8'h78;
  LUT2 n313_s16 (
    .F(n313_20),
    .I0(clk_count[4]),
    .I1(n311_23) 
);
defparam n313_s16.INIT=4'h6;
  LUT2 n316_s16 (
    .F(n316_20),
    .I0(clk_count[0]),
    .I1(clk_count[1]) 
);
defparam n316_s16.INIT=4'h6;
  LUT4 state_0_s6 (
    .F(state_0_11),
    .I0(n302_28),
    .I1(n302_30),
    .I2(n302_29),
    .I3(state[2]) 
);
defparam state_0_s6.INIT=16'h7F00;
  LUT4 state_0_s7 (
    .F(state_0_12),
    .I0(state_0_13),
    .I1(n302_27),
    .I2(state[1]),
    .I3(state_0_14) 
);
defparam state_0_s7.INIT=16'h3500;
  LUT4 clk_count_15_s5 (
    .F(clk_count_15_10),
    .I0(state_0_13),
    .I1(clk_count_15_11),
    .I2(state[2]),
    .I3(n300_30) 
);
defparam clk_count_15_s5.INIT=16'hB0BB;
  LUT2 n320_s10 (
    .F(n320_15),
    .I0(bit_count[0]),
    .I1(bit_count[1]) 
);
defparam n320_s10.INIT=4'h8;
  LUT2 n318_s11 (
    .F(n318_16),
    .I0(bit_count[2]),
    .I1(bit_count[3]) 
);
defparam n318_s11.INIT=4'h8;
  LUT2 n300_s22 (
    .F(n300_29),
    .I0(state[0]),
    .I1(n302_27) 
);
defparam n300_s22.INIT=4'h8;
  LUT4 n300_s23 (
    .F(n300_30),
    .I0(state[0]),
    .I1(bit_count[0]),
    .I2(n299_36),
    .I3(state[1]) 
);
defparam n300_s23.INIT=16'hEF00;
  LUT4 n302_s23 (
    .F(n302_27),
    .I0(n302_33),
    .I1(n302_34),
    .I2(n302_35),
    .I3(n302_36) 
);
defparam n302_s23.INIT=16'h8000;
  LUT2 n302_s24 (
    .F(n302_28),
    .I0(n302_33),
    .I1(n302_35) 
);
defparam n302_s24.INIT=4'h8;
  LUT4 n302_s25 (
    .F(n302_29),
    .I0(clk_count[0]),
    .I1(clk_count[1]),
    .I2(clk_count[6]),
    .I3(clk_count[8]) 
);
defparam n302_s25.INIT=16'h0001;
  LUT2 n302_s26 (
    .F(n302_30),
    .I0(clk_count[2]),
    .I1(n302_37) 
);
defparam n302_s26.INIT=4'h8;
  LUT4 n302_s27 (
    .F(n302_31),
    .I0(n302_38),
    .I1(n302_39),
    .I2(n306_21),
    .I3(n302_40) 
);
defparam n302_s27.INIT=16'h8000;
  LUT2 n302_s28 (
    .F(n302_32),
    .I0(clk_count[12]),
    .I1(clk_count[13]) 
);
defparam n302_s28.INIT=4'h8;
  LUT3 n306_s17 (
    .F(n306_21),
    .I0(clk_count[7]),
    .I1(clk_count[8]),
    .I2(clk_count[9]) 
);
defparam n306_s17.INIT=8'h80;
  LUT4 state_0_s8 (
    .F(state_0_13),
    .I0(n302_33),
    .I1(n302_29),
    .I2(n302_38),
    .I3(state_0_15) 
);
defparam state_0_s8.INIT=16'h8000;
  LUT2 state_0_s9 (
    .F(state_0_14),
    .I0(state[2]),
    .I1(state[0]) 
);
defparam state_0_s9.INIT=4'h4;
  LUT2 clk_count_15_s6 (
    .F(clk_count_15_11),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam clk_count_15_s6.INIT=4'h4;
  LUT4 n302_s29 (
    .F(n302_33),
    .I0(clk_count[9]),
    .I1(clk_count[11]),
    .I2(clk_count[14]),
    .I3(clk_count[15]) 
);
defparam n302_s29.INIT=16'h0001;
  LUT4 n302_s30 (
    .F(n302_34),
    .I0(clk_count[1]),
    .I1(clk_count[6]),
    .I2(clk_count[8]),
    .I3(clk_count[0]) 
);
defparam n302_s30.INIT=16'h0100;
  LUT4 n302_s31 (
    .F(n302_35),
    .I0(clk_count[5]),
    .I1(clk_count[7]),
    .I2(clk_count[10]),
    .I3(clk_count[12]) 
);
defparam n302_s31.INIT=16'h0001;
  LUT4 n302_s32 (
    .F(n302_36),
    .I0(clk_count[2]),
    .I1(clk_count[4]),
    .I2(clk_count[13]),
    .I3(clk_count[3]) 
);
defparam n302_s32.INIT=16'h0100;
  LUT4 n302_s33 (
    .F(n302_37),
    .I0(clk_count[3]),
    .I1(clk_count[13]),
    .I2(state[1]),
    .I3(clk_count[4]) 
);
defparam n302_s33.INIT=16'h0100;
  LUT4 n302_s34 (
    .F(n302_38),
    .I0(clk_count[2]),
    .I1(clk_count[3]),
    .I2(clk_count[4]),
    .I3(clk_count[5]) 
);
defparam n302_s34.INIT=16'h8000;
  LUT3 n302_s35 (
    .F(n302_39),
    .I0(clk_count[0]),
    .I1(clk_count[1]),
    .I2(clk_count[6]) 
);
defparam n302_s35.INIT=8'h80;
  LUT2 n302_s36 (
    .F(n302_40),
    .I0(clk_count[10]),
    .I1(clk_count[11]) 
);
defparam n302_s36.INIT=4'h8;
  LUT4 state_0_s10 (
    .F(state_0_15),
    .I0(clk_count[7]),
    .I1(clk_count[10]),
    .I2(clk_count[12]),
    .I3(clk_count[13]) 
);
defparam state_0_s10.INIT=16'h8000;
  LUT3 n300_s25 (
    .F(n300_33),
    .I0(state[2]),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n300_s25.INIT=8'h45;
  LUT4 n303_s17 (
    .F(n303_22),
    .I0(n302_31),
    .I1(clk_count[12]),
    .I2(clk_count[13]),
    .I3(clk_count[14]) 
);
defparam n303_s17.INIT=16'h7F80;
  LUT4 n306_s19 (
    .F(n306_24),
    .I0(n302_38),
    .I1(clk_count[0]),
    .I2(clk_count[1]),
    .I3(clk_count[6]) 
);
defparam n306_s19.INIT=16'h8000;
  LUT4 n311_s18 (
    .F(n311_23),
    .I0(clk_count[2]),
    .I1(clk_count[3]),
    .I2(clk_count[0]),
    .I3(clk_count[1]) 
);
defparam n311_s18.INIT=16'h8000;
  LUT3 n315_s17 (
    .F(n315_22),
    .I0(clk_count[2]),
    .I1(clk_count[0]),
    .I2(clk_count[1]) 
);
defparam n315_s17.INIT=8'h6A;
  LUT4 n314_s18 (
    .F(n314_23),
    .I0(clk_count[2]),
    .I1(clk_count[0]),
    .I2(clk_count[1]),
    .I3(clk_count[3]) 
);
defparam n314_s18.INIT=16'h7F80;
  LUT4 n320_s11 (
    .F(n320_17),
    .I0(bit_count[2]),
    .I1(bit_count[0]),
    .I2(bit_count[1]),
    .I3(state[1]) 
);
defparam n320_s11.INIT=16'h6A00;
  LUT4 n298_s16 (
    .F(n298_22),
    .I0(LED_RGB_d),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]) 
);
defparam n298_s16.INIT=16'hB0C8;
  DFFE bit_count_4_s0 (
    .Q(bit_count[4]),
    .D(n318_15),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_4_s0.INIT=1'b0;
  DFFE bit_count_3_s0 (
    .Q(bit_count[3]),
    .D(n319_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_3_s0.INIT=1'b0;
  DFFE bit_count_2_s0 (
    .Q(bit_count[2]),
    .D(n320_17),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_2_s0.INIT=1'b0;
  DFFE bit_count_1_s0 (
    .Q(bit_count[1]),
    .D(n321_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_1_s0.INIT=1'b0;
  DFFE bit_count_0_s0 (
    .Q(bit_count[0]),
    .D(n322_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_0_s0.INIT=1'b0;
  DFFE data_23_s0 (
    .Q(data[23]),
    .D(n323_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_22_s0 (
    .Q(data[22]),
    .D(n324_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_21_s0 (
    .Q(data[21]),
    .D(n325_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_20_s0 (
    .Q(data[20]),
    .D(n326_12),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_19_s0 (
    .Q(data[19]),
    .D(n327_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_18_s0 (
    .Q(data[18]),
    .D(n328_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_17_s0 (
    .Q(data[17]),
    .D(n329_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_16_s0 (
    .Q(data[16]),
    .D(n330_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_15_s0 (
    .Q(data[15]),
    .D(n331_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_14_s0 (
    .Q(data[14]),
    .D(n332_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_13_s0 (
    .Q(data[13]),
    .D(n333_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_12_s0 (
    .Q(data[12]),
    .D(n334_12),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_11_s0 (
    .Q(data[11]),
    .D(n335_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_10_s0 (
    .Q(data[10]),
    .D(n336_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_9_s0 (
    .Q(data[9]),
    .D(n337_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_8_s0 (
    .Q(data[8]),
    .D(n338_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_7_s0 (
    .Q(data[7]),
    .D(n339_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_6_s0 (
    .Q(data[6]),
    .D(n340_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_5_s0 (
    .Q(data[5]),
    .D(n341_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_4_s0 (
    .Q(data[4]),
    .D(n342_15),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE state_0_s1 (
    .Q(state[0]),
    .D(n301_24),
    .CLK(sys_clk_d),
    .CE(state_1_8) 
);
defparam state_0_s1.INIT=1'b0;
  DFFE state_2_s1 (
    .Q(state[2]),
    .D(n299_35),
    .CLK(sys_clk_d),
    .CE(state_1_8) 
);
defparam state_2_s1.INIT=1'b0;
  DFFE state_1_s1 (
    .Q(state[1]),
    .D(n300_28),
    .CLK(sys_clk_d),
    .CE(state_1_8) 
);
defparam state_1_s1.INIT=1'b0;
  DFFE clk_count_15_s1 (
    .Q(clk_count[15]),
    .D(n302_22),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_15_s1.INIT=1'b0;
  DFFE clk_count_14_s1 (
    .Q(clk_count[14]),
    .D(n303_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_14_s1.INIT=1'b0;
  DFFE clk_count_13_s1 (
    .Q(clk_count[13]),
    .D(n304_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_13_s1.INIT=1'b0;
  DFFE clk_count_12_s1 (
    .Q(clk_count[12]),
    .D(n305_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_12_s1.INIT=1'b0;
  DFFE clk_count_11_s1 (
    .Q(clk_count[11]),
    .D(n306_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_11_s1.INIT=1'b0;
  DFFE clk_count_10_s1 (
    .Q(clk_count[10]),
    .D(n307_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_10_s1.INIT=1'b0;
  DFFE clk_count_9_s1 (
    .Q(clk_count[9]),
    .D(n308_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_9_s1.INIT=1'b0;
  DFFE clk_count_8_s1 (
    .Q(clk_count[8]),
    .D(n309_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_8_s1.INIT=1'b0;
  DFFE clk_count_7_s1 (
    .Q(clk_count[7]),
    .D(n310_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_7_s1.INIT=1'b0;
  DFFE clk_count_6_s1 (
    .Q(clk_count[6]),
    .D(n311_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_6_s1.INIT=1'b0;
  DFFE clk_count_5_s1 (
    .Q(clk_count[5]),
    .D(n312_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_5_s1.INIT=1'b0;
  DFFE clk_count_4_s1 (
    .Q(clk_count[4]),
    .D(n313_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_4_s1.INIT=1'b0;
  DFFE clk_count_3_s1 (
    .Q(clk_count[3]),
    .D(n314_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_3_s1.INIT=1'b0;
  DFFE clk_count_2_s1 (
    .Q(clk_count[2]),
    .D(n315_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_2_s1.INIT=1'b0;
  DFFE clk_count_1_s1 (
    .Q(clk_count[1]),
    .D(n316_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_1_s1.INIT=1'b0;
  DFFE clk_count_0_s1 (
    .Q(clk_count[0]),
    .D(n317_20),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_0_s1.INIT=1'b0;
  DFF sout_s5 (
    .Q(LED_RGB_d),
    .D(n298_22),
    .CLK(sys_clk_d) 
);
defparam sout_s5.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ws2812 */
module uart_rx (
  sys_clk_d,
  n6_6,
  uart_rx,
  rx_clear,
  RESET_n,
  rx_data_ready_Z,
  rx_data_Z
)
;
input sys_clk_d;
input n6_6;
input uart_rx;
input rx_clear;
input RESET_n;
output rx_data_ready_Z;
output [7:0] rx_data_Z;
wire n50_4;
wire n69_3;
wire n299_4;
wire n316_3;
wire n317_3;
wire n318_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n114_4;
wire n106_4;
wire n24_6;
wire n24_7;
wire n69_4;
wire n299_5;
wire n299_6;
wire n315_4;
wire n315_5;
wire n319_4;
wire next_state_0_9;
wire n24_8;
wire n24_9;
wire n24_10;
wire n24_11;
wire n69_5;
wire n299_7;
wire n299_8;
wire n105_6;
wire n319_6;
wire n315_7;
wire n107_8;
wire n24_15;
wire rx_d1;
wire rx_d0;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n139_1;
wire n139_2;
wire n138_1;
wire n138_2;
wire n137_1;
wire n137_2;
wire n136_1;
wire n136_0_COUT;
wire n151_6;
wire [1:0] next_state;
wire [1:0] state;
wire [2:0] bit_cnt;
wire [15:0] cycle_cnt;
wire [7:0] rx_buffer;
wire VCC;
wire GND;
  LUT2 n50_s1 (
    .F(n50_4),
    .I0(rx_clear),
    .I1(RESET_n) 
);
defparam n50_s1.INIT=4'hB;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(state[0]),
    .I1(n24_6),
    .I2(n69_4) 
);
defparam n69_s0.INIT=8'h80;
  LUT3 n299_s1 (
    .F(n299_4),
    .I0(n299_5),
    .I1(n299_6),
    .I2(RESET_n) 
);
defparam n299_s1.INIT=8'h9F;
  LUT3 n316_s0 (
    .F(n316_3),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n315_5) 
);
defparam n316_s0.INIT=8'h40;
  LUT3 n317_s0 (
    .F(n317_3),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[0]),
    .I2(n315_5) 
);
defparam n317_s0.INIT=8'h40;
  LUT3 n318_s0 (
    .F(n318_3),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n315_5) 
);
defparam n318_s0.INIT=8'h10;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n319_4) 
);
defparam n320_s0.INIT=8'h40;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[0]),
    .I2(n319_4) 
);
defparam n321_s0.INIT=8'h40;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n319_4) 
);
defparam n322_s0.INIT=8'h10;
  LUT4 next_state_1_s7 (
    .F(next_state[1]),
    .I0(state[0]),
    .I1(n24_15),
    .I2(state[1]),
    .I3(n69_3) 
);
defparam next_state_1_s7.INIT=16'h00F8;
  LUT3 next_state_0_s4 (
    .F(next_state[0]),
    .I0(n24_6),
    .I1(next_state_0_9),
    .I2(n299_5) 
);
defparam next_state_0_s4.INIT=8'hF8;
  LUT3 n114_s1 (
    .F(n114_4),
    .I0(state[0]),
    .I1(RESET_n),
    .I2(state[1]) 
);
defparam n114_s1.INIT=8'hBF;
  LUT2 n106_s0 (
    .F(n106_4),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n106_s0.INIT=4'h6;
  LUT3 n24_s3 (
    .F(n24_6),
    .I0(n24_8),
    .I1(n24_9),
    .I2(n24_10) 
);
defparam n24_s3.INIT=8'h80;
  LUT2 n24_s4 (
    .F(n24_7),
    .I0(cycle_cnt[7]),
    .I1(n24_11) 
);
defparam n24_s4.INIT=4'h8;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(cycle_cnt[0]),
    .I1(cycle_cnt[2]),
    .I2(n69_5) 
);
defparam n69_s1.INIT=8'h40;
  LUT4 n299_s2 (
    .F(n299_5),
    .I0(n69_4),
    .I1(n299_7),
    .I2(n24_6),
    .I3(n299_8) 
);
defparam n299_s2.INIT=16'h001F;
  LUT4 n299_s3 (
    .F(n299_6),
    .I0(state[1]),
    .I1(n24_6),
    .I2(n24_7),
    .I3(state[0]) 
);
defparam n299_s3.INIT=16'h007F;
  LUT2 n315_s1 (
    .F(n315_4),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n315_s1.INIT=4'h8;
  LUT4 n315_s2 (
    .F(n315_5),
    .I0(state[0]),
    .I1(bit_cnt[2]),
    .I2(n24_6),
    .I3(n69_4) 
);
defparam n315_s2.INIT=16'h4000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(bit_cnt[2]),
    .I1(state[0]),
    .I2(n24_6),
    .I3(n69_4) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 next_state_0_s5 (
    .F(next_state_0_9),
    .I0(bit_cnt[2]),
    .I1(state[1]),
    .I2(n24_7),
    .I3(n315_4) 
);
defparam next_state_0_s5.INIT=16'h8000;
  LUT4 n24_s5 (
    .F(n24_8),
    .I0(cycle_cnt[9]),
    .I1(cycle_cnt[10]),
    .I2(cycle_cnt[11]),
    .I3(cycle_cnt[12]) 
);
defparam n24_s5.INIT=16'h0001;
  LUT3 n24_s6 (
    .F(n24_9),
    .I0(cycle_cnt[13]),
    .I1(cycle_cnt[14]),
    .I2(cycle_cnt[15]) 
);
defparam n24_s6.INIT=8'h01;
  LUT4 n24_s7 (
    .F(n24_10),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[8]),
    .I2(cycle_cnt[6]),
    .I3(cycle_cnt[5]) 
);
defparam n24_s7.INIT=16'h1000;
  LUT4 n24_s8 (
    .F(n24_11),
    .I0(cycle_cnt[2]),
    .I1(cycle_cnt[4]),
    .I2(cycle_cnt[3]),
    .I3(cycle_cnt[0]) 
);
defparam n24_s8.INIT=16'h1000;
  LUT4 n69_s2 (
    .F(n69_5),
    .I0(cycle_cnt[3]),
    .I1(cycle_cnt[7]),
    .I2(cycle_cnt[4]),
    .I3(state[1]) 
);
defparam n69_s2.INIT=16'h1000;
  LUT4 n299_s4 (
    .F(n299_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(cycle_cnt[7]),
    .I3(n24_11) 
);
defparam n299_s4.INIT=16'h4000;
  LUT4 n299_s5 (
    .F(n299_8),
    .I0(rx_d0),
    .I1(state[1]),
    .I2(rx_d1),
    .I3(state[0]) 
);
defparam n299_s5.INIT=16'h00EF;
  LUT3 n105_s1 (
    .F(n105_6),
    .I0(bit_cnt[2]),
    .I1(bit_cnt[0]),
    .I2(bit_cnt[1]) 
);
defparam n105_s1.INIT=8'h6A;
  LUT3 n319_s2 (
    .F(n319_6),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n319_4) 
);
defparam n319_s2.INIT=8'h80;
  LUT3 n315_s3 (
    .F(n315_7),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n315_5) 
);
defparam n315_s3.INIT=8'h80;
  LUT4 n107_s3 (
    .F(n107_8),
    .I0(bit_cnt[0]),
    .I1(n24_6),
    .I2(cycle_cnt[7]),
    .I3(n24_11) 
);
defparam n107_s3.INIT=16'h6AAA;
  LUT3 n24_s10 (
    .F(n24_15),
    .I0(n24_6),
    .I1(cycle_cnt[7]),
    .I2(n24_11) 
);
defparam n24_s10.INIT=8'h80;
  DFFR rx_d1_s0 (
    .Q(rx_d1),
    .D(rx_d0),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR state_1_s0 (
    .Q(state[1]),
    .D(next_state[1]),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR state_0_s0 (
    .Q(state[0]),
    .D(next_state[0]),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFRE rx_data_ready_s0 (
    .Q(rx_data_ready_Z),
    .D(VCC),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n50_4) 
);
  DFFRE rx_data_7_s0 (
    .Q(rx_data_Z[7]),
    .D(rx_buffer[7]),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n6_6) 
);
  DFFRE rx_data_6_s0 (
    .Q(rx_data_Z[6]),
    .D(rx_buffer[6]),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n6_6) 
);
  DFFRE rx_data_5_s0 (
    .Q(rx_data_Z[5]),
    .D(rx_buffer[5]),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n6_6) 
);
  DFFRE rx_data_4_s0 (
    .Q(rx_data_Z[4]),
    .D(rx_buffer[4]),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n6_6) 
);
  DFFRE rx_data_3_s0 (
    .Q(rx_data_Z[3]),
    .D(rx_buffer[3]),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n6_6) 
);
  DFFRE rx_data_2_s0 (
    .Q(rx_data_Z[2]),
    .D(rx_buffer[2]),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n6_6) 
);
  DFFRE rx_data_1_s0 (
    .Q(rx_data_Z[1]),
    .D(rx_buffer[1]),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n6_6) 
);
  DFFRE rx_data_0_s0 (
    .Q(rx_data_Z[0]),
    .D(rx_buffer[0]),
    .CLK(sys_clk_d),
    .CE(n69_3),
    .RESET(n6_6) 
);
  DFFRE bit_cnt_2_s0 (
    .Q(bit_cnt[2]),
    .D(n105_6),
    .CLK(sys_clk_d),
    .CE(n24_15),
    .RESET(n114_4) 
);
  DFFRE bit_cnt_1_s0 (
    .Q(bit_cnt[1]),
    .D(n106_4),
    .CLK(sys_clk_d),
    .CE(n24_15),
    .RESET(n114_4) 
);
  DFFR cycle_cnt_15_s0 (
    .Q(cycle_cnt[15]),
    .D(n136_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_14_s0 (
    .Q(cycle_cnt[14]),
    .D(n137_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_13_s0 (
    .Q(cycle_cnt[13]),
    .D(n138_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_12_s0 (
    .Q(cycle_cnt[12]),
    .D(n139_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_11_s0 (
    .Q(cycle_cnt[11]),
    .D(n140_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_10_s0 (
    .Q(cycle_cnt[10]),
    .D(n141_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_9_s0 (
    .Q(cycle_cnt[9]),
    .D(n142_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_8_s0 (
    .Q(cycle_cnt[8]),
    .D(n143_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_7_s0 (
    .Q(cycle_cnt[7]),
    .D(n144_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_6_s0 (
    .Q(cycle_cnt[6]),
    .D(n145_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_5_s0 (
    .Q(cycle_cnt[5]),
    .D(n146_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_4_s0 (
    .Q(cycle_cnt[4]),
    .D(n147_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_3_s0 (
    .Q(cycle_cnt[3]),
    .D(n148_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_2_s0 (
    .Q(cycle_cnt[2]),
    .D(n149_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_1_s0 (
    .Q(cycle_cnt[1]),
    .D(n150_1),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFR cycle_cnt_0_s0 (
    .Q(cycle_cnt[0]),
    .D(n151_6),
    .CLK(sys_clk_d),
    .RESET(n299_4) 
);
  DFFRE rx_buffer_7_s0 (
    .Q(rx_buffer[7]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n315_7),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_6_s0 (
    .Q(rx_buffer[6]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n316_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_5_s0 (
    .Q(rx_buffer[5]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n317_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_4_s0 (
    .Q(rx_buffer[4]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n318_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_3_s0 (
    .Q(rx_buffer[3]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n319_6),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_2_s0 (
    .Q(rx_buffer[2]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n320_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_1_s0 (
    .Q(rx_buffer[1]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n321_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_0_s0 (
    .Q(rx_buffer[0]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n322_3),
    .RESET(n6_6) 
);
  DFFR rx_d0_s0 (
    .Q(rx_d0),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR bit_cnt_0_s1 (
    .Q(bit_cnt[0]),
    .D(n107_8),
    .CLK(sys_clk_d),
    .RESET(n114_4) 
);
defparam bit_cnt_0_s1.INIT=1'b0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(cycle_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(cycle_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(cycle_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(cycle_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(cycle_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(cycle_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(cycle_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(cycle_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(cycle_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(cycle_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n139_s (
    .SUM(n139_1),
    .COUT(n139_2),
    .I0(cycle_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n140_2) 
);
defparam n139_s.ALU_MODE=0;
  ALU n138_s (
    .SUM(n138_1),
    .COUT(n138_2),
    .I0(cycle_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n139_2) 
);
defparam n138_s.ALU_MODE=0;
  ALU n137_s (
    .SUM(n137_1),
    .COUT(n137_2),
    .I0(cycle_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n138_2) 
);
defparam n137_s.ALU_MODE=0;
  ALU n136_s (
    .SUM(n136_1),
    .COUT(n136_0_COUT),
    .I0(cycle_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n137_2) 
);
defparam n136_s.ALU_MODE=0;
  INV n151_s2 (
    .O(n151_6),
    .I(cycle_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_rx */
module uart_tx (
  sys_clk_d,
  tx_send,
  RESET_n,
  tx_data,
  GPIO_TX_d,
  tx_ready_22,
  tx_ready_Z,
  n6_6
)
;
input sys_clk_d;
input tx_send;
input RESET_n;
input [7:0] tx_data;
output GPIO_TX_d;
output tx_ready_22;
output tx_ready_Z;
output n6_6;
wire n47_22;
wire n81_5;
wire n57_20;
wire n56_20;
wire n55_20;
wire n54_20;
wire n53_20;
wire n52_20;
wire n51_20;
wire n50_20;
wire n234_4;
wire n23_11;
wire n82_6;
wire n234_5;
wire n234_6;
wire n234_7;
wire n234_8;
wire n23_12;
wire n82_8;
wire n44_7;
wire n83_7;
wire n234_10;
wire n24_12;
wire n23_15;
wire n49_26;
wire n84_11;
wire send_buf_0_13;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_0_COUT;
wire n120_6;
wire [15:0] cycle_cnt;
wire [9:0] send_buf;
wire [3:0] bit_cnt;
wire [1:0] state;
wire VCC;
wire GND;
  LUT2 tx_ready_s20 (
    .F(tx_ready_22),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam tx_ready_s20.INIT=4'h1;
  LUT2 n47_s18 (
    .F(n47_22),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam n47_s18.INIT=4'hB;
  LUT4 n81_s1 (
    .F(n81_5),
    .I0(bit_cnt[2]),
    .I1(n82_6),
    .I2(n47_22),
    .I3(bit_cnt[3]) 
);
defparam n81_s1.INIT=16'h0708;
  LUT4 n57_s14 (
    .F(n57_20),
    .I0(send_buf[2]),
    .I1(tx_data[0]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n57_s14.INIT=16'h0A0C;
  LUT4 n56_s14 (
    .F(n56_20),
    .I0(send_buf[3]),
    .I1(tx_data[1]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n56_s14.INIT=16'h0A0C;
  LUT4 n55_s14 (
    .F(n55_20),
    .I0(send_buf[4]),
    .I1(tx_data[2]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n55_s14.INIT=16'h0A0C;
  LUT4 n54_s14 (
    .F(n54_20),
    .I0(send_buf[5]),
    .I1(tx_data[3]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n54_s14.INIT=16'h0A0C;
  LUT4 n53_s14 (
    .F(n53_20),
    .I0(send_buf[6]),
    .I1(tx_data[4]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n53_s14.INIT=16'h0A0C;
  LUT4 n52_s14 (
    .F(n52_20),
    .I0(send_buf[7]),
    .I1(tx_data[5]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n52_s14.INIT=16'h0A0C;
  LUT4 n51_s14 (
    .F(n51_20),
    .I0(send_buf[8]),
    .I1(tx_data[6]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n51_s14.INIT=16'h0A0C;
  LUT4 n50_s14 (
    .F(n50_20),
    .I0(send_buf[9]),
    .I1(tx_data[7]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n50_s14.INIT=16'h0A0C;
  LUT4 n234_s1 (
    .F(n234_4),
    .I0(n234_5),
    .I1(n234_6),
    .I2(n234_7),
    .I3(n234_8) 
);
defparam n234_s1.INIT=16'h8000;
  LUT3 n23_s6 (
    .F(n23_11),
    .I0(bit_cnt[0]),
    .I1(n234_4),
    .I2(n23_12) 
);
defparam n23_s6.INIT=8'h80;
  LUT2 n82_s2 (
    .F(n82_6),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n82_s2.INIT=4'h8;
  LUT4 n234_s2 (
    .F(n234_5),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[2]),
    .I2(cycle_cnt[0]),
    .I3(cycle_cnt[3]) 
);
defparam n234_s2.INIT=16'h1000;
  LUT4 n234_s3 (
    .F(n234_6),
    .I0(cycle_cnt[8]),
    .I1(cycle_cnt[9]),
    .I2(cycle_cnt[10]),
    .I3(cycle_cnt[11]) 
);
defparam n234_s3.INIT=16'h0001;
  LUT4 n234_s4 (
    .F(n234_7),
    .I0(cycle_cnt[12]),
    .I1(cycle_cnt[13]),
    .I2(cycle_cnt[14]),
    .I3(cycle_cnt[15]) 
);
defparam n234_s4.INIT=16'h0001;
  LUT4 n234_s5 (
    .F(n234_8),
    .I0(cycle_cnt[4]),
    .I1(cycle_cnt[5]),
    .I2(cycle_cnt[6]),
    .I3(cycle_cnt[7]) 
);
defparam n234_s5.INIT=16'h4000;
  LUT4 n23_s7 (
    .F(n23_12),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[3]),
    .I3(state[0]) 
);
defparam n23_s7.INIT=16'h1000;
  LUT4 n82_s3 (
    .F(n82_8),
    .I0(n47_22),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n82_s3.INIT=16'h1444;
  LUT2 tx_ready_Z_s0 (
    .F(tx_ready_Z),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam tx_ready_Z_s0.INIT=4'hE;
  LUT3 n44_s2 (
    .F(n44_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(send_buf[1]) 
);
defparam n44_s2.INIT=8'h40;
  LUT4 n83_s2 (
    .F(n83_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n83_s2.INIT=16'h0440;
  LUT3 n234_s6 (
    .F(n234_10),
    .I0(state[1]),
    .I1(state[0]),
    .I2(n234_4) 
);
defparam n234_s6.INIT=8'hFB;
  LUT4 n24_s6 (
    .F(n24_12),
    .I0(state[0]),
    .I1(tx_send),
    .I2(n23_11),
    .I3(state[1]) 
);
defparam n24_s6.INIT=16'hAA0E;
  LUT4 n23_s9 (
    .F(n23_15),
    .I0(state[0]),
    .I1(tx_send),
    .I2(n23_11),
    .I3(state[1]) 
);
defparam n23_s9.INIT=16'hEEF0;
  LUT3 n49_s18 (
    .F(n49_26),
    .I0(state[1]),
    .I1(send_buf[9]),
    .I2(n234_10) 
);
defparam n49_s18.INIT=8'hDC;
  LUT4 n84_s5 (
    .F(n84_11),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n234_10),
    .I3(bit_cnt[0]) 
);
defparam n84_s5.INIT=16'hCF20;
  LUT4 send_buf_0_s5 (
    .F(send_buf_0_13),
    .I0(state[1]),
    .I1(state[1]),
    .I2(state[0]),
    .I3(n234_4) 
);
defparam send_buf_0_s5.INIT=16'h5545;
  DFFR cycle_cnt_15_s0 (
    .Q(cycle_cnt[15]),
    .D(n105_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_14_s0 (
    .Q(cycle_cnt[14]),
    .D(n106_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_13_s0 (
    .Q(cycle_cnt[13]),
    .D(n107_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_12_s0 (
    .Q(cycle_cnt[12]),
    .D(n108_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_11_s0 (
    .Q(cycle_cnt[11]),
    .D(n109_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_10_s0 (
    .Q(cycle_cnt[10]),
    .D(n110_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_9_s0 (
    .Q(cycle_cnt[9]),
    .D(n111_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_8_s0 (
    .Q(cycle_cnt[8]),
    .D(n112_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_7_s0 (
    .Q(cycle_cnt[7]),
    .D(n113_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_6_s0 (
    .Q(cycle_cnt[6]),
    .D(n114_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_5_s0 (
    .Q(cycle_cnt[5]),
    .D(n115_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_4_s0 (
    .Q(cycle_cnt[4]),
    .D(n116_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_3_s0 (
    .Q(cycle_cnt[3]),
    .D(n117_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_2_s0 (
    .Q(cycle_cnt[2]),
    .D(n118_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_1_s0 (
    .Q(cycle_cnt[1]),
    .D(n119_1),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFR cycle_cnt_0_s0 (
    .Q(cycle_cnt[0]),
    .D(n120_6),
    .CLK(sys_clk_d),
    .RESET(n234_10) 
);
  DFFS tx_out_s0 (
    .Q(GPIO_TX_d),
    .D(send_buf[0]),
    .CLK(sys_clk_d),
    .SET(n47_22) 
);
  DFFE send_buf_8_s2 (
    .Q(send_buf[8]),
    .D(n50_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_8_s2.INIT=1'b0;
  DFFE send_buf_7_s2 (
    .Q(send_buf[7]),
    .D(n51_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_7_s2.INIT=1'b0;
  DFFE send_buf_6_s2 (
    .Q(send_buf[6]),
    .D(n52_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_6_s2.INIT=1'b0;
  DFFE send_buf_5_s2 (
    .Q(send_buf[5]),
    .D(n53_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_5_s2.INIT=1'b0;
  DFFE send_buf_4_s2 (
    .Q(send_buf[4]),
    .D(n54_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_4_s2.INIT=1'b0;
  DFFE send_buf_3_s2 (
    .Q(send_buf[3]),
    .D(n55_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_3_s2.INIT=1'b0;
  DFFE send_buf_2_s2 (
    .Q(send_buf[2]),
    .D(n56_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_2_s2.INIT=1'b0;
  DFFE send_buf_1_s2 (
    .Q(send_buf[1]),
    .D(n57_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_1_s2.INIT=1'b0;
  DFFE send_buf_0_s2 (
    .Q(send_buf[0]),
    .D(n44_7),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_0_s2.INIT=1'b0;
  DFFE bit_cnt_3_s2 (
    .Q(bit_cnt[3]),
    .D(n81_5),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_3_s2.INIT=1'b0;
  DFFE bit_cnt_2_s2 (
    .Q(bit_cnt[2]),
    .D(n82_8),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_2_s2.INIT=1'b0;
  DFFE bit_cnt_1_s2 (
    .Q(bit_cnt[1]),
    .D(n83_7),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_1_s2.INIT=1'b0;
  DFFC state_0_s3 (
    .Q(state[0]),
    .D(n24_12),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
defparam state_0_s3.INIT=1'b0;
  DFFC state_1_s4 (
    .Q(state[1]),
    .D(n23_15),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
defparam state_1_s4.INIT=1'b0;
  DFF send_buf_9_s5 (
    .Q(send_buf[9]),
    .D(n49_26),
    .CLK(sys_clk_d) 
);
defparam send_buf_9_s5.INIT=1'b0;
  DFF bit_cnt_0_s4 (
    .Q(bit_cnt[0]),
    .D(n84_11),
    .CLK(sys_clk_d) 
);
defparam bit_cnt_0_s4.INIT=1'b0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(cycle_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(cycle_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(cycle_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(cycle_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(cycle_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(cycle_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(cycle_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(cycle_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(cycle_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(cycle_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(cycle_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(cycle_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(cycle_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_0_COUT),
    .I0(cycle_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  INV n6_s2 (
    .O(n6_6),
    .I(RESET_n) 
);
  INV n120_s2 (
    .O(n120_6),
    .I(cycle_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_tx */
module top (
  sw1,
  sw2,
  sys_clk,
  usb_rx,
  usb_tx,
  GPIO_RX,
  GPIO_TX,
  DAL,
  AIO,
  INIT_SW,
  INIT_n,
  BUFCTL_n,
  ALE_n,
  SCTL_n,
  LED_RGB,
  LED_n
)
;
input sw1;
input sw2;
input sys_clk;
input usb_rx;
output usb_tx;
input GPIO_RX;
output GPIO_TX;
inout [15:0] DAL;
input [3:0] AIO;
input INIT_SW;
output INIT_n;
input BUFCTL_n;
input ALE_n;
input SCTL_n;
output LED_RGB;
output [5:0] LED_n;
wire sw1_d;
wire sw2_d;
wire sys_clk_d;
wire usb_rx_d;
wire GPIO_RX_d;
wire INIT_SW_d;
wire BUFCTL_n_d;
wire ALE_n_d;
wire SCTL_n_d;
wire uart_rx;
wire n102_3;
wire n190_3;
wire n674_3;
wire n808_3;
wire n279_4;
wire n391_4;
wire mem_hi_56;
wire mem_hi_58;
wire mem_lo_56;
wire mem_lo_58;
wire n675_6;
wire n676_6;
wire n677_6;
wire n678_6;
wire n679_6;
wire n680_6;
wire n681_6;
wire n102_4;
wire n102_5;
wire n102_6;
wire n102_7;
wire n529_16;
wire n529_17;
wire n529_18;
wire n674_4;
wire n674_5;
wire n674_6;
wire n808_4;
wire n808_5;
wire n279_5;
wire n279_6;
wire n279_7;
wire n391_5;
wire n391_6;
wire n391_7;
wire n666_7;
wire n667_7;
wire n668_7;
wire n669_7;
wire n670_7;
wire n671_7;
wire n672_7;
wire n673_7;
wire n675_7;
wire n675_8;
wire n676_7;
wire n677_7;
wire n678_7;
wire n679_7;
wire n679_8;
wire n679_9;
wire n680_7;
wire n680_8;
wire n680_9;
wire n681_7;
wire n681_8;
wire n681_9;
wire n102_8;
wire n102_9;
wire n102_10;
wire n102_11;
wire n529_19;
wire n529_20;
wire n529_21;
wire n674_8;
wire n808_6;
wire n279_8;
wire n279_9;
wire n279_10;
wire n279_11;
wire n391_8;
wire n391_9;
wire n391_10;
wire n391_11;
wire n675_9;
wire n676_8;
wire n677_8;
wire n678_8;
wire n679_11;
wire n679_12;
wire n680_10;
wire n681_10;
wire n674_9;
wire n674_10;
wire n674_11;
wire n1051_6;
wire n529_23;
wire n679_14;
wire n674_13;
wire n253_11;
wire n228_7;
wire n365_8;
wire n340_7;
wire n666_9;
wire n667_9;
wire n668_9;
wire n669_9;
wire n670_9;
wire n671_9;
wire n672_9;
wire n673_9;
wire RESET_n;
wire INIT_n_d;
wire rx_clear;
wire tx_send;
wire clk_1Hz;
wire \mem_hi_ADBREG_G[14]_2 ;
wire n129_1;
wire n129_2;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_0_COUT;
wire n252_1;
wire n252_2;
wire n251_1;
wire n251_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n237_1;
wire n237_2;
wire n236_1;
wire n236_2;
wire n235_1;
wire n235_2;
wire n234_1;
wire n234_2;
wire n233_1;
wire n233_2;
wire n232_1;
wire n232_2;
wire n231_1;
wire n231_2;
wire n230_1;
wire n230_0_COUT;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n352_1;
wire n352_2;
wire n351_1;
wire n351_2;
wire n350_1;
wire n350_2;
wire n349_1;
wire n349_2;
wire n348_1;
wire n348_2;
wire n347_1;
wire n347_2;
wire n346_1;
wire n346_2;
wire n345_1;
wire n345_2;
wire n344_1;
wire n344_2;
wire n343_1;
wire n343_2;
wire n342_1;
wire n342_0_COUT;
wire n7_6;
wire LED_n_d_5_4;
wire LED_n_d_4_4;
wire LED_n_d_3_4;
wire LED_n_d_2_4;
wire LED_n_d_1_4;
wire LED_n_d_0_4;
wire n730_6;
wire n790_6;
wire n774_6;
wire n157_5;
wire n130_6;
wire LED_RGB_d;
wire rx_data_ready_Z;
wire GPIO_TX_d;
wire tx_ready_22;
wire tx_ready_Z;
wire n6_6;
wire [3:0] AIO_d;
wire [15:0] DAL_in;
wire [25:0] cnt_500ms;
wire [4:4] LED_B;
wire [4:4] LED_G;
wire [4:4] LED_R;
wire [23:0] reset_cnt;
wire [23:0] init_cnt;
wire [15:0] DAL_latched;
wire [3:0] AIO_latched;
wire [7:0] tx_data;
wire [0:0] mem_hi_0_0;
wire [0:0] mem_hi_0_1;
wire [0:0] mem_hi_0_2;
wire [0:0] mem_hi_0_3;
wire [0:0] mem_hi_0_4;
wire [0:0] mem_hi_0_5;
wire [0:0] mem_hi_0_6;
wire [0:0] mem_hi_0_7;
wire [0:0] mem_hi_1_0;
wire [0:0] mem_hi_1_1;
wire [0:0] mem_hi_1_2;
wire [0:0] mem_hi_1_3;
wire [0:0] mem_hi_1_4;
wire [0:0] mem_hi_1_5;
wire [0:0] mem_hi_1_6;
wire [0:0] mem_hi_1_7;
wire [0:0] mem_lo_0_0;
wire [0:0] mem_lo_0_1;
wire [0:0] mem_lo_0_2;
wire [0:0] mem_lo_0_3;
wire [0:0] mem_lo_0_4;
wire [0:0] mem_lo_0_5;
wire [0:0] mem_lo_0_6;
wire [0:0] mem_lo_0_7;
wire [0:0] mem_lo_1_0;
wire [0:0] mem_lo_1_1;
wire [0:0] mem_lo_1_2;
wire [0:0] mem_lo_1_3;
wire [0:0] mem_lo_1_4;
wire [0:0] mem_lo_1_5;
wire [0:0] mem_lo_1_6;
wire [0:0] mem_lo_1_7;
wire [7:0] rx_data_Z;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire [31:1] DO_7;
wire [31:1] DO_8;
wire [31:1] DO_9;
wire [31:1] DO_10;
wire [31:1] DO_11;
wire [31:1] DO_12;
wire [31:1] DO_13;
wire [31:1] DO_14;
wire [31:1] DO_15;
wire [31:1] DO_16;
wire [31:1] DO_17;
wire [31:1] DO_18;
wire [31:1] DO_19;
wire [31:1] DO_20;
wire [31:1] DO_21;
wire [31:1] DO_22;
wire [31:1] DO_23;
wire [31:1] DO_24;
wire [31:1] DO_25;
wire [31:1] DO_26;
wire [31:1] DO_27;
wire [31:1] DO_28;
wire [31:1] DO_29;
wire [31:1] DO_30;
wire VCC;
wire GND;
  IBUF sw1_ibuf (
    .O(sw1_d),
    .I(sw1) 
);
  IBUF sw2_ibuf (
    .O(sw2_d),
    .I(sw2) 
);
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF usb_rx_ibuf (
    .O(usb_rx_d),
    .I(usb_rx) 
);
  IBUF GPIO_RX_ibuf (
    .O(GPIO_RX_d),
    .I(GPIO_RX) 
);
  IBUF AIO_0_ibuf (
    .O(AIO_d[0]),
    .I(AIO[0]) 
);
  IBUF AIO_1_ibuf (
    .O(AIO_d[1]),
    .I(AIO[1]) 
);
  IBUF AIO_2_ibuf (
    .O(AIO_d[2]),
    .I(AIO[2]) 
);
  IBUF AIO_3_ibuf (
    .O(AIO_d[3]),
    .I(AIO[3]) 
);
  IBUF INIT_SW_ibuf (
    .O(INIT_SW_d),
    .I(INIT_SW) 
);
  IBUF BUFCTL_n_ibuf (
    .O(BUFCTL_n_d),
    .I(BUFCTL_n) 
);
  IBUF ALE_n_ibuf (
    .O(ALE_n_d),
    .I(ALE_n) 
);
  IBUF SCTL_n_ibuf (
    .O(SCTL_n_d),
    .I(SCTL_n) 
);
  IOBUF DAL_0_iobuf (
    .O(DAL_in[0]),
    .IO(DAL[0]),
    .I(n681_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_1_iobuf (
    .O(DAL_in[1]),
    .IO(DAL[1]),
    .I(n680_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_2_iobuf (
    .O(DAL_in[2]),
    .IO(DAL[2]),
    .I(n679_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_3_iobuf (
    .O(DAL_in[3]),
    .IO(DAL[3]),
    .I(n678_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_4_iobuf (
    .O(DAL_in[4]),
    .IO(DAL[4]),
    .I(n677_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_5_iobuf (
    .O(DAL_in[5]),
    .IO(DAL[5]),
    .I(n676_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_6_iobuf (
    .O(DAL_in[6]),
    .IO(DAL[6]),
    .I(n675_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_7_iobuf (
    .O(DAL_in[7]),
    .IO(DAL[7]),
    .I(n674_3),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_8_iobuf (
    .O(DAL_in[8]),
    .IO(DAL[8]),
    .I(n673_9),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_9_iobuf (
    .O(DAL_in[9]),
    .IO(DAL[9]),
    .I(n672_9),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_10_iobuf (
    .O(DAL_in[10]),
    .IO(DAL[10]),
    .I(n671_9),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_11_iobuf (
    .O(DAL_in[11]),
    .IO(DAL[11]),
    .I(n670_9),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_12_iobuf (
    .O(DAL_in[12]),
    .IO(DAL[12]),
    .I(n669_9),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_13_iobuf (
    .O(DAL_in[13]),
    .IO(DAL[13]),
    .I(n668_9),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_14_iobuf (
    .O(DAL_in[14]),
    .IO(DAL[14]),
    .I(n667_9),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_15_iobuf (
    .O(DAL_in[15]),
    .IO(DAL[15]),
    .I(n666_9),
    .OEN(BUFCTL_n_d) 
);
  OBUF usb_tx_obuf (
    .O(usb_tx),
    .I(GPIO_TX_d) 
);
  OBUF GPIO_TX_obuf (
    .O(GPIO_TX),
    .I(GPIO_TX_d) 
);
  OBUF INIT_n_obuf (
    .O(INIT_n),
    .I(INIT_n_d) 
);
  OBUF LED_RGB_obuf (
    .O(LED_RGB),
    .I(LED_RGB_d) 
);
  OBUF LED_n_0_obuf (
    .O(LED_n[0]),
    .I(LED_n_d_0_4) 
);
  OBUF LED_n_1_obuf (
    .O(LED_n[1]),
    .I(LED_n_d_1_4) 
);
  OBUF LED_n_2_obuf (
    .O(LED_n[2]),
    .I(LED_n_d_2_4) 
);
  OBUF LED_n_3_obuf (
    .O(LED_n[3]),
    .I(LED_n_d_3_4) 
);
  OBUF LED_n_4_obuf (
    .O(LED_n[4]),
    .I(LED_n_d_4_4) 
);
  OBUF LED_n_5_obuf (
    .O(LED_n[5]),
    .I(LED_n_d_5_4) 
);
  LUT2 uart_rx_s0 (
    .F(uart_rx),
    .I0(GPIO_RX_d),
    .I1(usb_rx_d) 
);
defparam uart_rx_s0.INIT=4'h8;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(n102_4),
    .I1(n102_5),
    .I2(n102_6),
    .I3(n102_7) 
);
defparam n102_s0.INIT=16'h8000;
  LUT2 n190_s0 (
    .F(n190_3),
    .I0(clk_1Hz),
    .I1(sw2_d) 
);
defparam n190_s0.INIT=4'hE;
  LUT4 n674_s0 (
    .F(n674_3),
    .I0(n674_4),
    .I1(n674_5),
    .I2(n674_6),
    .I3(n674_13) 
);
defparam n674_s0.INIT=16'hEEF0;
  LUT3 n808_s0 (
    .F(n808_3),
    .I0(BUFCTL_n_d),
    .I1(n808_4),
    .I2(n808_5) 
);
defparam n808_s0.INIT=8'h80;
  LUT3 n279_s1 (
    .F(n279_4),
    .I0(n279_5),
    .I1(n279_6),
    .I2(n279_7) 
);
defparam n279_s1.INIT=8'h80;
  LUT3 n391_s1 (
    .F(n391_4),
    .I0(n391_5),
    .I1(n391_6),
    .I2(n391_7) 
);
defparam n391_s1.INIT=8'h80;
  LUT4 mem_hi_s54 (
    .F(mem_hi_56),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[1]),
    .I2(DAL_latched[15]),
    .I3(n808_5) 
);
defparam mem_hi_s54.INIT=16'h0B00;
  LUT4 mem_hi_s55 (
    .F(mem_hi_58),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[1]),
    .I2(DAL_latched[15]),
    .I3(n808_5) 
);
defparam mem_hi_s55.INIT=16'hB000;
  LUT4 mem_lo_s54 (
    .F(mem_lo_56),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[1]),
    .I2(DAL_latched[15]),
    .I3(n808_5) 
);
defparam mem_lo_s54.INIT=16'h0700;
  LUT4 mem_lo_s55 (
    .F(mem_lo_58),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[1]),
    .I2(DAL_latched[15]),
    .I3(n808_5) 
);
defparam mem_lo_s55.INIT=16'h7000;
  LUT4 n675_s2 (
    .F(n675_6),
    .I0(n675_7),
    .I1(n675_8),
    .I2(rx_data_Z[6]),
    .I3(n529_23) 
);
defparam n675_s2.INIT=16'hF111;
  LUT4 n676_s2 (
    .F(n676_6),
    .I0(n675_8),
    .I1(n676_7),
    .I2(rx_data_Z[5]),
    .I3(n529_23) 
);
defparam n676_s2.INIT=16'hF111;
  LUT4 n677_s2 (
    .F(n677_6),
    .I0(n675_8),
    .I1(n677_7),
    .I2(rx_data_Z[4]),
    .I3(n529_23) 
);
defparam n677_s2.INIT=16'hF111;
  LUT4 n678_s2 (
    .F(n678_6),
    .I0(n675_8),
    .I1(n678_7),
    .I2(rx_data_Z[3]),
    .I3(n529_23) 
);
defparam n678_s2.INIT=16'hF111;
  LUT4 n679_s2 (
    .F(n679_6),
    .I0(n679_7),
    .I1(n679_8),
    .I2(n679_9),
    .I3(n679_14) 
);
defparam n679_s2.INIT=16'h00F4;
  LUT4 n680_s2 (
    .F(n680_6),
    .I0(n680_7),
    .I1(n680_8),
    .I2(n680_9),
    .I3(n679_14) 
);
defparam n680_s2.INIT=16'h00F4;
  LUT4 n681_s2 (
    .F(n681_6),
    .I0(n681_7),
    .I1(n681_8),
    .I2(n681_9),
    .I3(n679_14) 
);
defparam n681_s2.INIT=16'h00F4;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(cnt_500ms[0]),
    .I1(cnt_500ms[1]),
    .I2(n102_8) 
);
defparam n102_s1.INIT=8'h10;
  LUT4 n102_s2 (
    .F(n102_5),
    .I0(cnt_500ms[7]),
    .I1(cnt_500ms[8]),
    .I2(cnt_500ms[6]),
    .I3(cnt_500ms[9]) 
);
defparam n102_s2.INIT=16'h1000;
  LUT4 n102_s3 (
    .F(n102_6),
    .I0(cnt_500ms[10]),
    .I1(cnt_500ms[11]),
    .I2(cnt_500ms[12]),
    .I3(cnt_500ms[13]) 
);
defparam n102_s3.INIT=16'h8000;
  LUT3 n102_s4 (
    .F(n102_7),
    .I0(n102_9),
    .I1(n102_10),
    .I2(n102_11) 
);
defparam n102_s4.INIT=8'h80;
  LUT2 n529_s13 (
    .F(n529_16),
    .I0(DAL_latched[2]),
    .I1(DAL_latched[1]) 
);
defparam n529_s13.INIT=4'h4;
  LUT3 n529_s14 (
    .F(n529_17),
    .I0(DAL_latched[3]),
    .I1(n529_19),
    .I2(n529_20) 
);
defparam n529_s14.INIT=8'h40;
  LUT2 n529_s15 (
    .F(n529_18),
    .I0(DAL_latched[8]),
    .I1(n529_21) 
);
defparam n529_s15.INIT=4'h8;
  LUT4 n674_s1 (
    .F(n674_4),
    .I0(rx_data_Z[7]),
    .I1(tx_data[7]),
    .I2(DAL_latched[2]),
    .I3(DAL_latched[1]) 
);
defparam n674_s1.INIT=16'hCA00;
  LUT4 n674_s2 (
    .F(n674_5),
    .I0(rx_data_ready_Z),
    .I1(tx_ready_22),
    .I2(DAL_latched[1]),
    .I3(DAL_latched[2]) 
);
defparam n674_s2.INIT=16'h0C0A;
  LUT4 n674_s3 (
    .F(n674_6),
    .I0(mem_lo_0_7[0]),
    .I1(mem_lo_1_7[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n674_s3.INIT=16'h0C0A;
  LUT4 n808_s1 (
    .F(n808_4),
    .I0(n529_19),
    .I1(n529_20),
    .I2(n529_21),
    .I3(n808_6) 
);
defparam n808_s1.INIT=16'h8000;
  LUT3 n808_s2 (
    .F(n808_5),
    .I0(AIO_latched[2]),
    .I1(AIO_latched[3]),
    .I2(AIO_latched[0]) 
);
defparam n808_s2.INIT=8'h10;
  LUT4 n279_s2 (
    .F(n279_5),
    .I0(reset_cnt[0]),
    .I1(reset_cnt[1]),
    .I2(reset_cnt[2]),
    .I3(reset_cnt[3]) 
);
defparam n279_s2.INIT=16'h0001;
  LUT4 n279_s3 (
    .F(n279_6),
    .I0(n279_8),
    .I1(n279_9),
    .I2(n279_10),
    .I3(n279_11) 
);
defparam n279_s3.INIT=16'h8000;
  LUT4 n279_s4 (
    .F(n279_7),
    .I0(reset_cnt[4]),
    .I1(reset_cnt[5]),
    .I2(reset_cnt[6]),
    .I3(reset_cnt[7]) 
);
defparam n279_s4.INIT=16'h4000;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(init_cnt[0]),
    .I1(init_cnt[1]),
    .I2(init_cnt[2]),
    .I3(init_cnt[3]) 
);
defparam n391_s2.INIT=16'h0001;
  LUT4 n391_s3 (
    .F(n391_6),
    .I0(n391_8),
    .I1(n391_9),
    .I2(n391_10),
    .I3(n391_11) 
);
defparam n391_s3.INIT=16'h8000;
  LUT4 n391_s4 (
    .F(n391_7),
    .I0(init_cnt[4]),
    .I1(init_cnt[5]),
    .I2(init_cnt[6]),
    .I3(init_cnt[7]) 
);
defparam n391_s4.INIT=16'h4000;
  LUT4 n666_s3 (
    .F(n666_7),
    .I0(mem_hi_0_7[0]),
    .I1(mem_hi_1_7[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n666_s3.INIT=16'h0C0A;
  LUT4 n667_s3 (
    .F(n667_7),
    .I0(mem_hi_0_6[0]),
    .I1(mem_hi_1_6[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n667_s3.INIT=16'h0C0A;
  LUT4 n668_s3 (
    .F(n668_7),
    .I0(mem_hi_0_5[0]),
    .I1(mem_hi_1_5[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n668_s3.INIT=16'h0C0A;
  LUT4 n669_s3 (
    .F(n669_7),
    .I0(mem_hi_0_4[0]),
    .I1(mem_hi_1_4[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n669_s3.INIT=16'h0C0A;
  LUT4 n670_s3 (
    .F(n670_7),
    .I0(mem_hi_0_3[0]),
    .I1(mem_hi_1_3[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n670_s3.INIT=16'h0C0A;
  LUT4 n671_s3 (
    .F(n671_7),
    .I0(mem_hi_0_2[0]),
    .I1(mem_hi_1_2[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n671_s3.INIT=16'h0C0A;
  LUT4 n672_s3 (
    .F(n672_7),
    .I0(mem_hi_0_1[0]),
    .I1(mem_hi_1_1[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n672_s3.INIT=16'h0305;
  LUT4 n673_s3 (
    .F(n673_7),
    .I0(mem_hi_1_0[0]),
    .I1(mem_hi_0_0[0]),
    .I2(n674_8),
    .I3(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n673_s3.INIT=16'h0A0C;
  LUT4 n675_s3 (
    .F(n675_7),
    .I0(n674_8),
    .I1(n675_9),
    .I2(tx_data[6]),
    .I3(n808_4) 
);
defparam n675_s3.INIT=16'h0FBB;
  LUT4 n675_s4 (
    .F(n675_8),
    .I0(DAL_latched[2]),
    .I1(DAL_latched[1]),
    .I2(n529_17),
    .I3(n529_18) 
);
defparam n675_s4.INIT=16'h7000;
  LUT4 n676_s3 (
    .F(n676_7),
    .I0(n674_8),
    .I1(n676_8),
    .I2(tx_data[5]),
    .I3(n808_4) 
);
defparam n676_s3.INIT=16'h0FBB;
  LUT4 n677_s3 (
    .F(n677_7),
    .I0(n674_8),
    .I1(n677_8),
    .I2(tx_data[4]),
    .I3(n808_4) 
);
defparam n677_s3.INIT=16'h0FBB;
  LUT4 n678_s3 (
    .F(n678_7),
    .I0(n674_8),
    .I1(n678_8),
    .I2(tx_data[3]),
    .I3(n808_4) 
);
defparam n678_s3.INIT=16'h0FBB;
  LUT3 n679_s3 (
    .F(n679_7),
    .I0(n808_4),
    .I1(n674_8),
    .I2(n679_11) 
);
defparam n679_s3.INIT=8'h10;
  LUT4 n679_s4 (
    .F(n679_8),
    .I0(n529_17),
    .I1(n679_12),
    .I2(tx_data[2]),
    .I3(n808_4) 
);
defparam n679_s4.INIT=16'h7077;
  LUT4 n679_s5 (
    .F(n679_9),
    .I0(rx_data_Z[2]),
    .I1(n529_16),
    .I2(n529_17),
    .I3(n529_18) 
);
defparam n679_s5.INIT=16'h8000;
  LUT3 n680_s3 (
    .F(n680_7),
    .I0(n808_4),
    .I1(n674_8),
    .I2(n680_10) 
);
defparam n680_s3.INIT=8'h10;
  LUT4 n680_s4 (
    .F(n680_8),
    .I0(n529_17),
    .I1(n679_12),
    .I2(tx_data[1]),
    .I3(n808_4) 
);
defparam n680_s4.INIT=16'h7077;
  LUT4 n680_s5 (
    .F(n680_9),
    .I0(rx_data_Z[1]),
    .I1(n529_16),
    .I2(n529_17),
    .I3(n529_18) 
);
defparam n680_s5.INIT=16'h8000;
  LUT3 n681_s3 (
    .F(n681_7),
    .I0(n808_4),
    .I1(n674_8),
    .I2(n681_10) 
);
defparam n681_s3.INIT=8'h10;
  LUT4 n681_s4 (
    .F(n681_8),
    .I0(n529_17),
    .I1(n679_12),
    .I2(tx_data[0]),
    .I3(n808_4) 
);
defparam n681_s4.INIT=16'h7077;
  LUT4 n681_s5 (
    .F(n681_9),
    .I0(rx_data_Z[0]),
    .I1(n529_16),
    .I2(n529_17),
    .I3(n529_18) 
);
defparam n681_s5.INIT=16'h8000;
  LUT4 n102_s5 (
    .F(n102_8),
    .I0(cnt_500ms[2]),
    .I1(cnt_500ms[3]),
    .I2(cnt_500ms[4]),
    .I3(cnt_500ms[5]) 
);
defparam n102_s5.INIT=16'h0100;
  LUT4 n102_s6 (
    .F(n102_9),
    .I0(cnt_500ms[20]),
    .I1(cnt_500ms[21]),
    .I2(cnt_500ms[18]),
    .I3(cnt_500ms[19]) 
);
defparam n102_s6.INIT=16'h1000;
  LUT4 n102_s7 (
    .F(n102_10),
    .I0(cnt_500ms[24]),
    .I1(cnt_500ms[25]),
    .I2(cnt_500ms[22]),
    .I3(cnt_500ms[23]) 
);
defparam n102_s7.INIT=16'h1000;
  LUT4 n102_s8 (
    .F(n102_11),
    .I0(cnt_500ms[17]),
    .I1(cnt_500ms[15]),
    .I2(cnt_500ms[16]),
    .I3(cnt_500ms[14]) 
);
defparam n102_s8.INIT=16'h4000;
  LUT4 n529_s16 (
    .F(n529_19),
    .I0(DAL_latched[12]),
    .I1(DAL_latched[13]),
    .I2(DAL_latched[14]),
    .I3(DAL_latched[15]) 
);
defparam n529_s16.INIT=16'h8000;
  LUT4 n529_s17 (
    .F(n529_20),
    .I0(DAL_latched[4]),
    .I1(DAL_latched[9]),
    .I2(DAL_latched[10]),
    .I3(DAL_latched[11]) 
);
defparam n529_s17.INIT=16'h8000;
  LUT4 n529_s18 (
    .F(n529_21),
    .I0(DAL_latched[0]),
    .I1(DAL_latched[7]),
    .I2(DAL_latched[6]),
    .I3(DAL_latched[5]) 
);
defparam n529_s18.INIT=16'h1000;
  LUT3 n674_s5 (
    .F(n674_8),
    .I0(n674_9),
    .I1(n674_10),
    .I2(n674_11) 
);
defparam n674_s5.INIT=8'h80;
  LUT4 n808_s3 (
    .F(n808_6),
    .I0(DAL_latched[3]),
    .I1(DAL_latched[2]),
    .I2(DAL_latched[1]),
    .I3(DAL_latched[8]) 
);
defparam n808_s3.INIT=16'h4000;
  LUT4 n279_s5 (
    .F(n279_8),
    .I0(reset_cnt[8]),
    .I1(reset_cnt[10]),
    .I2(reset_cnt[11]),
    .I3(reset_cnt[9]) 
);
defparam n279_s5.INIT=16'h0100;
  LUT4 n279_s6 (
    .F(n279_9),
    .I0(reset_cnt[17]),
    .I1(reset_cnt[18]),
    .I2(reset_cnt[16]),
    .I3(reset_cnt[19]) 
);
defparam n279_s6.INIT=16'h1000;
  LUT4 n279_s7 (
    .F(n279_10),
    .I0(reset_cnt[20]),
    .I1(reset_cnt[22]),
    .I2(reset_cnt[23]),
    .I3(reset_cnt[21]) 
);
defparam n279_s7.INIT=16'h0100;
  LUT4 n279_s8 (
    .F(n279_11),
    .I0(reset_cnt[14]),
    .I1(reset_cnt[15]),
    .I2(reset_cnt[12]),
    .I3(reset_cnt[13]) 
);
defparam n279_s8.INIT=16'h1000;
  LUT4 n391_s5 (
    .F(n391_8),
    .I0(init_cnt[8]),
    .I1(init_cnt[10]),
    .I2(init_cnt[11]),
    .I3(init_cnt[9]) 
);
defparam n391_s5.INIT=16'h0100;
  LUT4 n391_s6 (
    .F(n391_9),
    .I0(init_cnt[17]),
    .I1(init_cnt[18]),
    .I2(init_cnt[16]),
    .I3(init_cnt[19]) 
);
defparam n391_s6.INIT=16'h1000;
  LUT4 n391_s7 (
    .F(n391_10),
    .I0(init_cnt[20]),
    .I1(init_cnt[22]),
    .I2(init_cnt[23]),
    .I3(init_cnt[21]) 
);
defparam n391_s7.INIT=16'h0100;
  LUT4 n391_s8 (
    .F(n391_11),
    .I0(init_cnt[14]),
    .I1(init_cnt[15]),
    .I2(init_cnt[12]),
    .I3(init_cnt[13]) 
);
defparam n391_s8.INIT=16'h1000;
  LUT3 n675_s5 (
    .F(n675_9),
    .I0(mem_lo_0_6[0]),
    .I1(mem_lo_1_6[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n675_s5.INIT=8'hCA;
  LUT3 n676_s4 (
    .F(n676_8),
    .I0(mem_lo_0_5[0]),
    .I1(mem_lo_1_5[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n676_s4.INIT=8'hCA;
  LUT3 n677_s4 (
    .F(n677_8),
    .I0(mem_lo_0_4[0]),
    .I1(mem_lo_1_4[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n677_s4.INIT=8'hCA;
  LUT3 n678_s4 (
    .F(n678_8),
    .I0(mem_lo_0_3[0]),
    .I1(mem_lo_1_3[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n678_s4.INIT=8'hCA;
  LUT3 n679_s7 (
    .F(n679_11),
    .I0(mem_lo_0_2[0]),
    .I1(mem_lo_1_2[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n679_s7.INIT=8'h35;
  LUT3 n679_s8 (
    .F(n679_12),
    .I0(DAL_latched[2]),
    .I1(DAL_latched[8]),
    .I2(n529_21) 
);
defparam n679_s8.INIT=8'h40;
  LUT3 n680_s6 (
    .F(n680_10),
    .I0(mem_lo_0_1[0]),
    .I1(mem_lo_1_1[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n680_s6.INIT=8'h35;
  LUT3 n681_s6 (
    .F(n681_10),
    .I0(mem_lo_0_0[0]),
    .I1(mem_lo_1_0[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n681_s6.INIT=8'h35;
  LUT4 n674_s6 (
    .F(n674_9),
    .I0(AIO_latched[0]),
    .I1(DAL_latched[4]),
    .I2(AIO_latched[3]),
    .I3(AIO_latched[2]) 
);
defparam n674_s6.INIT=16'h1000;
  LUT4 n674_s7 (
    .F(n674_10),
    .I0(DAL_latched[5]),
    .I1(DAL_latched[6]),
    .I2(DAL_latched[7]),
    .I3(DAL_latched[8]) 
);
defparam n674_s7.INIT=16'h0001;
  LUT4 n674_s8 (
    .F(n674_11),
    .I0(DAL_latched[0]),
    .I1(DAL_latched[2]),
    .I2(DAL_latched[3]),
    .I3(AIO_latched[1]) 
);
defparam n674_s8.INIT=16'h0100;
  LUT4 n1051_s2 (
    .F(n1051_6),
    .I0(tx_ready_22),
    .I1(BUFCTL_n_d),
    .I2(n808_4),
    .I3(n808_5) 
);
defparam n1051_s2.INIT=16'h8000;
  LUT4 n529_s19 (
    .F(n529_23),
    .I0(DAL_latched[2]),
    .I1(DAL_latched[1]),
    .I2(n529_17),
    .I3(n529_18) 
);
defparam n529_s19.INIT=16'h4000;
  LUT4 n679_s9 (
    .F(n679_14),
    .I0(DAL_latched[1]),
    .I1(n529_17),
    .I2(DAL_latched[8]),
    .I3(n529_21) 
);
defparam n679_s9.INIT=16'h4000;
  LUT3 n674_s9 (
    .F(n674_13),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21) 
);
defparam n674_s9.INIT=8'h80;
  LUT4 n253_s3 (
    .F(n253_11),
    .I0(reset_cnt[0]),
    .I1(n279_5),
    .I2(n279_6),
    .I3(n279_7) 
);
defparam n253_s3.INIT=16'h9555;
  LUT3 n228_s2 (
    .F(n228_7),
    .I0(n279_5),
    .I1(n279_6),
    .I2(n279_7) 
);
defparam n228_s2.INIT=8'h7F;
  LUT4 n365_s3 (
    .F(n365_8),
    .I0(init_cnt[0]),
    .I1(n391_5),
    .I2(n391_6),
    .I3(n391_7) 
);
defparam n365_s3.INIT=16'h9555;
  LUT3 n340_s2 (
    .F(n340_7),
    .I0(n391_5),
    .I1(n391_6),
    .I2(n391_7) 
);
defparam n340_s2.INIT=8'h7F;
  LUT4 n666_s4 (
    .F(n666_9),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21),
    .I3(n666_7) 
);
defparam n666_s4.INIT=16'h7F00;
  LUT4 n667_s4 (
    .F(n667_9),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21),
    .I3(n667_7) 
);
defparam n667_s4.INIT=16'h7F00;
  LUT4 n668_s4 (
    .F(n668_9),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21),
    .I3(n668_7) 
);
defparam n668_s4.INIT=16'h7F00;
  LUT4 n669_s4 (
    .F(n669_9),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21),
    .I3(n669_7) 
);
defparam n669_s4.INIT=16'h7F00;
  LUT4 n670_s4 (
    .F(n670_9),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21),
    .I3(n670_7) 
);
defparam n670_s4.INIT=16'h7F00;
  LUT4 n671_s4 (
    .F(n671_9),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21),
    .I3(n671_7) 
);
defparam n671_s4.INIT=16'h7F00;
  LUT4 n672_s4 (
    .F(n672_9),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21),
    .I3(n672_7) 
);
defparam n672_s4.INIT=16'h007F;
  LUT4 n673_s4 (
    .F(n673_9),
    .I0(n529_17),
    .I1(DAL_latched[8]),
    .I2(n529_21),
    .I3(n673_7) 
);
defparam n673_s4.INIT=16'h7F00;
  DFFR cnt_500ms_24_s0 (
    .Q(cnt_500ms[24]),
    .D(n106_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_23_s0 (
    .Q(cnt_500ms[23]),
    .D(n107_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_22_s0 (
    .Q(cnt_500ms[22]),
    .D(n108_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_21_s0 (
    .Q(cnt_500ms[21]),
    .D(n109_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_20_s0 (
    .Q(cnt_500ms[20]),
    .D(n110_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_19_s0 (
    .Q(cnt_500ms[19]),
    .D(n111_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_18_s0 (
    .Q(cnt_500ms[18]),
    .D(n112_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_17_s0 (
    .Q(cnt_500ms[17]),
    .D(n113_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_16_s0 (
    .Q(cnt_500ms[16]),
    .D(n114_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_15_s0 (
    .Q(cnt_500ms[15]),
    .D(n115_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_14_s0 (
    .Q(cnt_500ms[14]),
    .D(n116_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_13_s0 (
    .Q(cnt_500ms[13]),
    .D(n117_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_12_s0 (
    .Q(cnt_500ms[12]),
    .D(n118_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_11_s0 (
    .Q(cnt_500ms[11]),
    .D(n119_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_10_s0 (
    .Q(cnt_500ms[10]),
    .D(n120_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_9_s0 (
    .Q(cnt_500ms[9]),
    .D(n121_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_8_s0 (
    .Q(cnt_500ms[8]),
    .D(n122_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_7_s0 (
    .Q(cnt_500ms[7]),
    .D(n123_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_6_s0 (
    .Q(cnt_500ms[6]),
    .D(n124_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_5_s0 (
    .Q(cnt_500ms[5]),
    .D(n125_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_4_s0 (
    .Q(cnt_500ms[4]),
    .D(n126_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_3_s0 (
    .Q(cnt_500ms[3]),
    .D(n127_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_2_s0 (
    .Q(cnt_500ms[2]),
    .D(n128_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_1_s0 (
    .Q(cnt_500ms[1]),
    .D(n129_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR cnt_500ms_0_s0 (
    .Q(cnt_500ms[0]),
    .D(n130_6),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFR LED_B_4_s0 (
    .Q(LED_B[4]),
    .D(n190_3),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR LED_G_4_s0 (
    .Q(LED_G[4]),
    .D(tx_ready_22),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR LED_R_4_s0 (
    .Q(LED_R[4]),
    .D(rx_data_ready_Z),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR RESET_n_s0 (
    .Q(RESET_n),
    .D(n279_4),
    .CLK(sys_clk_d),
    .RESET(sw1_d) 
);
  DFFRE reset_cnt_23_s0 (
    .Q(reset_cnt[23]),
    .D(n230_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_23_s0.INIT=1'b0;
  DFFRE reset_cnt_22_s0 (
    .Q(reset_cnt[22]),
    .D(n231_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_22_s0.INIT=1'b0;
  DFFRE reset_cnt_21_s0 (
    .Q(reset_cnt[21]),
    .D(n232_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_21_s0.INIT=1'b0;
  DFFRE reset_cnt_20_s0 (
    .Q(reset_cnt[20]),
    .D(n233_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_20_s0.INIT=1'b0;
  DFFRE reset_cnt_19_s0 (
    .Q(reset_cnt[19]),
    .D(n234_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_19_s0.INIT=1'b0;
  DFFRE reset_cnt_18_s0 (
    .Q(reset_cnt[18]),
    .D(n235_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_18_s0.INIT=1'b0;
  DFFRE reset_cnt_17_s0 (
    .Q(reset_cnt[17]),
    .D(n236_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_17_s0.INIT=1'b0;
  DFFRE reset_cnt_16_s0 (
    .Q(reset_cnt[16]),
    .D(n237_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_16_s0.INIT=1'b0;
  DFFRE reset_cnt_15_s0 (
    .Q(reset_cnt[15]),
    .D(n238_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_15_s0.INIT=1'b0;
  DFFRE reset_cnt_14_s0 (
    .Q(reset_cnt[14]),
    .D(n239_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_14_s0.INIT=1'b0;
  DFFRE reset_cnt_13_s0 (
    .Q(reset_cnt[13]),
    .D(n240_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_13_s0.INIT=1'b0;
  DFFRE reset_cnt_12_s0 (
    .Q(reset_cnt[12]),
    .D(n241_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_12_s0.INIT=1'b0;
  DFFRE reset_cnt_11_s0 (
    .Q(reset_cnt[11]),
    .D(n242_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_11_s0.INIT=1'b0;
  DFFRE reset_cnt_10_s0 (
    .Q(reset_cnt[10]),
    .D(n243_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_10_s0.INIT=1'b0;
  DFFRE reset_cnt_9_s0 (
    .Q(reset_cnt[9]),
    .D(n244_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_9_s0.INIT=1'b0;
  DFFRE reset_cnt_8_s0 (
    .Q(reset_cnt[8]),
    .D(n245_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_8_s0.INIT=1'b0;
  DFFRE reset_cnt_7_s0 (
    .Q(reset_cnt[7]),
    .D(n246_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_7_s0.INIT=1'b0;
  DFFRE reset_cnt_6_s0 (
    .Q(reset_cnt[6]),
    .D(n247_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_6_s0.INIT=1'b0;
  DFFRE reset_cnt_5_s0 (
    .Q(reset_cnt[5]),
    .D(n248_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_5_s0.INIT=1'b0;
  DFFRE reset_cnt_4_s0 (
    .Q(reset_cnt[4]),
    .D(n249_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_4_s0.INIT=1'b0;
  DFFRE reset_cnt_3_s0 (
    .Q(reset_cnt[3]),
    .D(n250_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_3_s0.INIT=1'b0;
  DFFRE reset_cnt_2_s0 (
    .Q(reset_cnt[2]),
    .D(n251_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_2_s0.INIT=1'b0;
  DFFRE reset_cnt_1_s0 (
    .Q(reset_cnt[1]),
    .D(n252_1),
    .CLK(sys_clk_d),
    .CE(n228_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_1_s0.INIT=1'b0;
  DFFR reg_INIT_n_s0 (
    .Q(INIT_n_d),
    .D(n391_4),
    .CLK(sys_clk_d),
    .RESET(INIT_SW_d) 
);
  DFFRE init_cnt_23_s0 (
    .Q(init_cnt[23]),
    .D(n342_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_23_s0.INIT=1'b0;
  DFFRE init_cnt_22_s0 (
    .Q(init_cnt[22]),
    .D(n343_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_22_s0.INIT=1'b0;
  DFFRE init_cnt_21_s0 (
    .Q(init_cnt[21]),
    .D(n344_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_21_s0.INIT=1'b0;
  DFFRE init_cnt_20_s0 (
    .Q(init_cnt[20]),
    .D(n345_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_20_s0.INIT=1'b0;
  DFFRE init_cnt_19_s0 (
    .Q(init_cnt[19]),
    .D(n346_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_19_s0.INIT=1'b0;
  DFFRE init_cnt_18_s0 (
    .Q(init_cnt[18]),
    .D(n347_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_18_s0.INIT=1'b0;
  DFFRE init_cnt_17_s0 (
    .Q(init_cnt[17]),
    .D(n348_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_17_s0.INIT=1'b0;
  DFFRE init_cnt_16_s0 (
    .Q(init_cnt[16]),
    .D(n349_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_16_s0.INIT=1'b0;
  DFFRE init_cnt_15_s0 (
    .Q(init_cnt[15]),
    .D(n350_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_15_s0.INIT=1'b0;
  DFFRE init_cnt_14_s0 (
    .Q(init_cnt[14]),
    .D(n351_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_14_s0.INIT=1'b0;
  DFFRE init_cnt_13_s0 (
    .Q(init_cnt[13]),
    .D(n352_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_13_s0.INIT=1'b0;
  DFFRE init_cnt_12_s0 (
    .Q(init_cnt[12]),
    .D(n353_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_12_s0.INIT=1'b0;
  DFFRE init_cnt_11_s0 (
    .Q(init_cnt[11]),
    .D(n354_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_11_s0.INIT=1'b0;
  DFFRE init_cnt_10_s0 (
    .Q(init_cnt[10]),
    .D(n355_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_10_s0.INIT=1'b0;
  DFFRE init_cnt_9_s0 (
    .Q(init_cnt[9]),
    .D(n356_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_9_s0.INIT=1'b0;
  DFFRE init_cnt_8_s0 (
    .Q(init_cnt[8]),
    .D(n357_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_8_s0.INIT=1'b0;
  DFFRE init_cnt_7_s0 (
    .Q(init_cnt[7]),
    .D(n358_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_7_s0.INIT=1'b0;
  DFFRE init_cnt_6_s0 (
    .Q(init_cnt[6]),
    .D(n359_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_6_s0.INIT=1'b0;
  DFFRE init_cnt_5_s0 (
    .Q(init_cnt[5]),
    .D(n360_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_5_s0.INIT=1'b0;
  DFFRE init_cnt_4_s0 (
    .Q(init_cnt[4]),
    .D(n361_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_4_s0.INIT=1'b0;
  DFFRE init_cnt_3_s0 (
    .Q(init_cnt[3]),
    .D(n362_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_3_s0.INIT=1'b0;
  DFFRE init_cnt_2_s0 (
    .Q(init_cnt[2]),
    .D(n363_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_2_s0.INIT=1'b0;
  DFFRE init_cnt_1_s0 (
    .Q(init_cnt[1]),
    .D(n364_1),
    .CLK(sys_clk_d),
    .CE(n340_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_1_s0.INIT=1'b0;
  DFF DAL_latched_15_s0 (
    .Q(DAL_latched[15]),
    .D(DAL_in[15]),
    .CLK(n730_6) 
);
  DFF DAL_latched_14_s0 (
    .Q(DAL_latched[14]),
    .D(DAL_in[14]),
    .CLK(n730_6) 
);
  DFF DAL_latched_13_s0 (
    .Q(DAL_latched[13]),
    .D(DAL_in[13]),
    .CLK(n730_6) 
);
  DFF DAL_latched_12_s0 (
    .Q(DAL_latched[12]),
    .D(DAL_in[12]),
    .CLK(n730_6) 
);
  DFF DAL_latched_11_s0 (
    .Q(DAL_latched[11]),
    .D(DAL_in[11]),
    .CLK(n730_6) 
);
  DFF DAL_latched_10_s0 (
    .Q(DAL_latched[10]),
    .D(DAL_in[10]),
    .CLK(n730_6) 
);
  DFF DAL_latched_9_s0 (
    .Q(DAL_latched[9]),
    .D(DAL_in[9]),
    .CLK(n730_6) 
);
  DFF DAL_latched_8_s0 (
    .Q(DAL_latched[8]),
    .D(DAL_in[8]),
    .CLK(n730_6) 
);
  DFF DAL_latched_7_s0 (
    .Q(DAL_latched[7]),
    .D(DAL_in[7]),
    .CLK(n730_6) 
);
  DFF DAL_latched_6_s0 (
    .Q(DAL_latched[6]),
    .D(DAL_in[6]),
    .CLK(n730_6) 
);
  DFF DAL_latched_5_s0 (
    .Q(DAL_latched[5]),
    .D(DAL_in[5]),
    .CLK(n730_6) 
);
  DFF DAL_latched_4_s0 (
    .Q(DAL_latched[4]),
    .D(DAL_in[4]),
    .CLK(n730_6) 
);
  DFF DAL_latched_3_s0 (
    .Q(DAL_latched[3]),
    .D(DAL_in[3]),
    .CLK(n730_6) 
);
  DFF DAL_latched_2_s0 (
    .Q(DAL_latched[2]),
    .D(DAL_in[2]),
    .CLK(n730_6) 
);
  DFF DAL_latched_1_s0 (
    .Q(DAL_latched[1]),
    .D(DAL_in[1]),
    .CLK(n730_6) 
);
  DFF DAL_latched_0_s0 (
    .Q(DAL_latched[0]),
    .D(DAL_in[0]),
    .CLK(n730_6) 
);
  DFF AIO_latched_3_s0 (
    .Q(AIO_latched[3]),
    .D(AIO_d[3]),
    .CLK(n730_6) 
);
  DFF AIO_latched_2_s0 (
    .Q(AIO_latched[2]),
    .D(AIO_d[2]),
    .CLK(n730_6) 
);
  DFF AIO_latched_1_s0 (
    .Q(AIO_latched[1]),
    .D(AIO_d[1]),
    .CLK(n730_6) 
);
  DFF AIO_latched_0_s0 (
    .Q(AIO_latched[0]),
    .D(AIO_d[0]),
    .CLK(n730_6) 
);
  DFFC rx_clear_s0 (
    .Q(rx_clear),
    .D(n529_23),
    .CLK(n7_6),
    .CLEAR(n774_6) 
);
  DFFC tx_send_s0 (
    .Q(tx_send),
    .D(n808_3),
    .CLK(n790_6),
    .CLEAR(tx_ready_Z) 
);
defparam tx_send_s0.INIT=1'b0;
  DFFE tx_data_7_s0 (
    .Q(tx_data[7]),
    .D(DAL_in[7]),
    .CLK(n790_6),
    .CE(n1051_6) 
);
  DFFE tx_data_6_s0 (
    .Q(tx_data[6]),
    .D(DAL_in[6]),
    .CLK(n790_6),
    .CE(n1051_6) 
);
  DFFE tx_data_5_s0 (
    .Q(tx_data[5]),
    .D(DAL_in[5]),
    .CLK(n790_6),
    .CE(n1051_6) 
);
  DFFE tx_data_4_s0 (
    .Q(tx_data[4]),
    .D(DAL_in[4]),
    .CLK(n790_6),
    .CE(n1051_6) 
);
  DFFE tx_data_3_s0 (
    .Q(tx_data[3]),
    .D(DAL_in[3]),
    .CLK(n790_6),
    .CE(n1051_6) 
);
  DFFE tx_data_2_s0 (
    .Q(tx_data[2]),
    .D(DAL_in[2]),
    .CLK(n790_6),
    .CE(n1051_6) 
);
  DFFE tx_data_1_s0 (
    .Q(tx_data[1]),
    .D(DAL_in[1]),
    .CLK(n790_6),
    .CE(n1051_6) 
);
  DFFE tx_data_0_s0 (
    .Q(tx_data[0]),
    .D(DAL_in[0]),
    .CLK(n790_6),
    .CE(n1051_6) 
);
  DFFR cnt_500ms_25_s0 (
    .Q(cnt_500ms[25]),
    .D(n105_1),
    .CLK(sys_clk_d),
    .RESET(n102_3) 
);
  DFFE clk_1Hz_s1 (
    .Q(clk_1Hz),
    .D(n157_5),
    .CLK(sys_clk_d),
    .CE(n102_3) 
);
defparam clk_1Hz_s1.INIT=1'b0;
  DFF \mem_hi_ADBREG_G[14]_s0  (
    .Q(\mem_hi_ADBREG_G[14]_2 ),
    .D(DAL_in[15]),
    .CLK(n730_6) 
);
  DFFR reset_cnt_0_s1 (
    .Q(reset_cnt[0]),
    .D(n253_11),
    .CLK(sys_clk_d),
    .RESET(sw1_d) 
);
defparam reset_cnt_0_s1.INIT=1'b0;
  DFFR init_cnt_0_s1 (
    .Q(init_cnt[0]),
    .D(n365_8),
    .CLK(sys_clk_d),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_0_s1.INIT=1'b0;
  SDPB mem_hi_mem_hi_0_0_s (
    .DO({DO[31:1],mem_hi_0_0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_0_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_0_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_0_s.INIT_RAM_01=256'h0088000000000803001B97BAE54EA7B7733B9CE66F5DC68DE77F94AE01E9FDB5;
defparam mem_hi_mem_hi_0_0_s.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000000F8CEE200;
defparam mem_hi_mem_hi_0_0_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_0_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_0_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_0_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_1_s (
    .DO({DO_0[31:1],mem_hi_0_1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[9]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_1_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_1_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_1_s.INIT_RAM_01=256'h8888888800000D57000ACAAEB228429546AA96A5D9D553A6C62A03A448003A02;
defparam mem_hi_mem_hi_0_1_s.INIT_RAM_02=256'h000000000000000000000000000000000000000000000000000000005FFE2A98;
defparam mem_hi_mem_hi_0_1_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_1_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_1_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_1_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_2_s (
    .DO({DO_1[31:1],mem_hi_0_2[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[10]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_2_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_2_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_2_s.INIT_RAM_01=256'h0000000000000D13000B99BAE64CC7B75B3BBDEF6D5DC78EE767042C01094C81;
defparam mem_hi_mem_hi_0_2_s.INIT_RAM_02=256'h000000000000000000000000000000000000000000000000000000043AC70454;
defparam mem_hi_mem_hi_0_2_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_2_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_2_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_2_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_3_s (
    .DO({DO_2[31:1],mem_hi_0_3[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[11]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_3_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_3_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_3_s.INIT_RAM_01=256'h00000000000003370003CC3CF30C6386026ED4B449F763C6C63262A609015884;
defparam mem_hi_mem_hi_0_3_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000010864010;
defparam mem_hi_mem_hi_0_3_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_3_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_3_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_3_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_4_s (
    .DO({DO_3[31:1],mem_hi_0_4[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[12]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_4_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_4_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_4_s.INIT_RAM_01=256'h000000000000093300028928A2485384DFFFFFFFFD7FF7EEE726F425D5694AB1;
defparam mem_hi_mem_hi_0_4_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000634B52CCC;
defparam mem_hi_mem_hi_0_4_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_4_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_4_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_4_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_5_s (
    .DO({DO_4[31:1],mem_hi_0_5[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[13]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_5_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_5_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_5_s.INIT_RAM_01=256'h000000000000035300039838E60CC6A6DFFFFFFFFD7FF7EEC663600C00000800;
defparam mem_hi_mem_hi_0_5_s.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000006E003EEDC;
defparam mem_hi_mem_hi_0_5_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_5_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_5_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_5_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_6_s (
    .DO({DO_5[31:1],mem_hi_0_6[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[14]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_6_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_6_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_6_s.INIT_RAM_01=256'h00000000000004C300029828A608C6A4FFFFFFFFFD7FF7EEC663600C00000C00;
defparam mem_hi_mem_hi_0_6_s.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000006FFFFEECC;
defparam mem_hi_mem_hi_0_6_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_6_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_6_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_6_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_7_s (
    .DO({DO_6[31:1],mem_hi_0_7[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[15]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_7_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_7_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_7_s.INIT_RAM_01=256'h0000000000000A6300028828A2084284DFFFFFFFFD7FF7EEC62260A4C0000800;
defparam mem_hi_mem_hi_0_7_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_7_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_7_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_7_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_0_s (
    .DO({DO_7[31:1],mem_hi_1_0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_0_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_0_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_0_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_0_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_0_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_0_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_1_s (
    .DO({DO_8[31:1],mem_hi_1_1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[9]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_1_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_1_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_1_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_1_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_1_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_1_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_2_s (
    .DO({DO_9[31:1],mem_hi_1_2[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[10]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_2_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_2_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_2_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_2_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_2_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_2_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_3_s (
    .DO({DO_10[31:1],mem_hi_1_3[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[11]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_3_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_3_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_3_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_3_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_3_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_3_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_4_s (
    .DO({DO_11[31:1],mem_hi_1_4[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[12]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_4_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_4_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_4_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_4_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_4_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_4_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_5_s (
    .DO({DO_12[31:1],mem_hi_1_5[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[13]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_5_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_5_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_5_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_5_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_5_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_5_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_6_s (
    .DO({DO_13[31:1],mem_hi_1_6[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[14]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_6_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_6_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_6_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_6_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_6_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_6_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_7_s (
    .DO({DO_14[31:1],mem_hi_1_7[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[15]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_7_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_7_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_7_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_7_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_7_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_7_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_0_s (
    .DO({DO_15[31:1],mem_lo_0_0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_0_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_0_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_0_s.INIT_RAM_01=256'h0266000000000A34001944D55114207B19556A5BA4AAB56B69108D021CD82824;
defparam mem_lo_mem_lo_0_0_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000E0E70EEEC;
defparam mem_lo_mem_lo_0_0_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_0_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_0_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_0_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_1_s (
    .DO({DO_16[31:1],mem_lo_0_1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[1]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_1_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_1_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_1_s.INIT_RAM_01=256'hE4E4664400000B720013BD51ED7DF2D6122A94A4495546991CF7791F00308915;
defparam mem_lo_mem_lo_0_1_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000B04334664;
defparam mem_lo_mem_lo_0_1_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_1_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_1_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_1_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_2_s (
    .DO({DO_17[31:1],mem_lo_0_2[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[2]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_2_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_2_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_2_s.INIT_RAM_01=256'h0022002200000C270015577DF77CB2E611154A5227AAA55EBB7DFD4B32FA0935;
defparam mem_lo_mem_lo_0_2_s.INIT_RAM_02=256'h000000000000000000000000000000000000000000000000000000064E621330;
defparam mem_lo_mem_lo_0_2_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_2_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_2_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_2_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_3_s (
    .DO({DO_18[31:1],mem_lo_0_3[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_3_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_3_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_3_s.INIT_RAM_01=256'h8A20A82000000394001E80ABA018428C0200940041504A14C420010000812900;
defparam mem_lo_mem_lo_0_3_s.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000002852A8222;
defparam mem_lo_mem_lo_0_3_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_3_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_3_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_3_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_4_s (
    .DO({DO_19[31:1],mem_lo_0_4[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[4]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_4_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_4_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_4_s.INIT_RAM_01=256'h02002A0000000C930013CCBEF30E2AA7113F5AF22DBEEF5EEF3200021000280C;
defparam mem_lo_mem_lo_0_4_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000F67391754;
defparam mem_lo_mem_lo_0_4_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_4_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_4_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_4_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_5_s (
    .DO({DO_20[31:1],mem_lo_0_5[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[5]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_5_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_5_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_5_s.INIT_RAM_01=256'hC622044000000F930012C56EB1C87AA4033DCED66DEFAFDFBF3471031024A954;
defparam mem_lo_mem_lo_0_5_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000DE003FDFC;
defparam mem_lo_mem_lo_0_5_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_5_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_5_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_5_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_6_s (
    .DO({DO_21[31:1],mem_lo_0_6[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_6_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_6_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_6_s.INIT_RAM_01=256'h200008000000022300139D38E74CE7A652AA9CA6EB7D4B97FF5751AE1121FD9D;
defparam mem_lo_mem_lo_0_6_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000FEF79FFFE;
defparam mem_lo_mem_lo_0_6_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_6_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_6_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_6_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_7_s (
    .DO({DO_22[31:1],mem_lo_0_7[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_7_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_7_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_7_s.INIT_RAM_01=256'h0088000000000BE0001ADFAEB748E6A4222A94A449554A94F77F8D8E085C74E5;
defparam mem_lo_mem_lo_0_7_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_7_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_7_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_7_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_0_s (
    .DO({DO_23[31:1],mem_lo_1_0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_0_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_0_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_0_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_0_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_0_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_0_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_1_s (
    .DO({DO_24[31:1],mem_lo_1_1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[1]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_1_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_1_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_1_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_1_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_1_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_1_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_2_s (
    .DO({DO_25[31:1],mem_lo_1_2[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[2]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_2_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_2_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_2_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_2_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_2_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_2_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_3_s (
    .DO({DO_26[31:1],mem_lo_1_3[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_3_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_3_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_3_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_3_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_3_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_3_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_4_s (
    .DO({DO_27[31:1],mem_lo_1_4[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[4]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_4_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_4_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_4_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_4_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_4_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_4_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_5_s (
    .DO({DO_28[31:1],mem_lo_1_5[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[5]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_5_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_5_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_5_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_5_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_5_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_5_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_6_s (
    .DO({DO_29[31:1],mem_lo_1_6[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_6_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_6_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_6_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_6_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_6_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_6_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_7_s (
    .DO({DO_30[31:1],mem_lo_1_7[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n790_6),
    .CLKB(n730_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_7_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_7_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_7_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_7_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_7_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_7_s.BLK_SEL_1=3'b000;
  ALU n129_s (
    .SUM(n129_1),
    .COUT(n129_2),
    .I0(cnt_500ms[1]),
    .I1(cnt_500ms[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n129_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(cnt_500ms[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n129_2) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(cnt_500ms[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(cnt_500ms[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(cnt_500ms[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(cnt_500ms[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(cnt_500ms[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(cnt_500ms[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(cnt_500ms[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(cnt_500ms[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(cnt_500ms[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(cnt_500ms[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(cnt_500ms[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(cnt_500ms[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(cnt_500ms[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(cnt_500ms[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(cnt_500ms[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(cnt_500ms[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(cnt_500ms[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(cnt_500ms[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(cnt_500ms[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(cnt_500ms[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(cnt_500ms[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(cnt_500ms[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_0_COUT),
    .I0(cnt_500ms[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n252_s (
    .SUM(n252_1),
    .COUT(n252_2),
    .I0(reset_cnt[1]),
    .I1(reset_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n252_s.ALU_MODE=0;
  ALU n251_s (
    .SUM(n251_1),
    .COUT(n251_2),
    .I0(reset_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n252_2) 
);
defparam n251_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(reset_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n251_2) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(reset_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(reset_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(reset_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(reset_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(reset_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(reset_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(reset_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(reset_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(reset_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(reset_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(reset_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(reset_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n237_s (
    .SUM(n237_1),
    .COUT(n237_2),
    .I0(reset_cnt[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n238_2) 
);
defparam n237_s.ALU_MODE=0;
  ALU n236_s (
    .SUM(n236_1),
    .COUT(n236_2),
    .I0(reset_cnt[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n237_2) 
);
defparam n236_s.ALU_MODE=0;
  ALU n235_s (
    .SUM(n235_1),
    .COUT(n235_2),
    .I0(reset_cnt[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n236_2) 
);
defparam n235_s.ALU_MODE=0;
  ALU n234_s (
    .SUM(n234_1),
    .COUT(n234_2),
    .I0(reset_cnt[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n235_2) 
);
defparam n234_s.ALU_MODE=0;
  ALU n233_s (
    .SUM(n233_1),
    .COUT(n233_2),
    .I0(reset_cnt[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n234_2) 
);
defparam n233_s.ALU_MODE=0;
  ALU n232_s (
    .SUM(n232_1),
    .COUT(n232_2),
    .I0(reset_cnt[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n233_2) 
);
defparam n232_s.ALU_MODE=0;
  ALU n231_s (
    .SUM(n231_1),
    .COUT(n231_2),
    .I0(reset_cnt[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n232_2) 
);
defparam n231_s.ALU_MODE=0;
  ALU n230_s (
    .SUM(n230_1),
    .COUT(n230_0_COUT),
    .I0(reset_cnt[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n231_2) 
);
defparam n230_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(init_cnt[1]),
    .I1(init_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(init_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(init_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(init_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(init_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(init_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(init_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(init_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(init_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(init_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(init_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(init_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n352_s (
    .SUM(n352_1),
    .COUT(n352_2),
    .I0(init_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n353_2) 
);
defparam n352_s.ALU_MODE=0;
  ALU n351_s (
    .SUM(n351_1),
    .COUT(n351_2),
    .I0(init_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n352_2) 
);
defparam n351_s.ALU_MODE=0;
  ALU n350_s (
    .SUM(n350_1),
    .COUT(n350_2),
    .I0(init_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n351_2) 
);
defparam n350_s.ALU_MODE=0;
  ALU n349_s (
    .SUM(n349_1),
    .COUT(n349_2),
    .I0(init_cnt[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n350_2) 
);
defparam n349_s.ALU_MODE=0;
  ALU n348_s (
    .SUM(n348_1),
    .COUT(n348_2),
    .I0(init_cnt[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n349_2) 
);
defparam n348_s.ALU_MODE=0;
  ALU n347_s (
    .SUM(n347_1),
    .COUT(n347_2),
    .I0(init_cnt[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n348_2) 
);
defparam n347_s.ALU_MODE=0;
  ALU n346_s (
    .SUM(n346_1),
    .COUT(n346_2),
    .I0(init_cnt[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n347_2) 
);
defparam n346_s.ALU_MODE=0;
  ALU n345_s (
    .SUM(n345_1),
    .COUT(n345_2),
    .I0(init_cnt[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n346_2) 
);
defparam n345_s.ALU_MODE=0;
  ALU n344_s (
    .SUM(n344_1),
    .COUT(n344_2),
    .I0(init_cnt[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n345_2) 
);
defparam n344_s.ALU_MODE=0;
  ALU n343_s (
    .SUM(n343_1),
    .COUT(n343_2),
    .I0(init_cnt[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n344_2) 
);
defparam n343_s.ALU_MODE=0;
  ALU n342_s (
    .SUM(n342_1),
    .COUT(n342_0_COUT),
    .I0(init_cnt[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n343_2) 
);
defparam n342_s.ALU_MODE=0;
  INV n7_s2 (
    .O(n7_6),
    .I(BUFCTL_n_d) 
);
  INV LED_n_d_5_s0 (
    .O(LED_n_d_5_4),
    .I(DAL_latched[6]) 
);
  INV LED_n_d_4_s0 (
    .O(LED_n_d_4_4),
    .I(DAL_latched[5]) 
);
  INV LED_n_d_3_s0 (
    .O(LED_n_d_3_4),
    .I(DAL_latched[4]) 
);
  INV LED_n_d_2_s0 (
    .O(LED_n_d_2_4),
    .I(DAL_latched[3]) 
);
  INV LED_n_d_1_s0 (
    .O(LED_n_d_1_4),
    .I(DAL_latched[2]) 
);
  INV LED_n_d_0_s0 (
    .O(LED_n_d_0_4),
    .I(DAL_latched[1]) 
);
  INV n730_s2 (
    .O(n730_6),
    .I(ALE_n_d) 
);
  INV n790_s2 (
    .O(n790_6),
    .I(SCTL_n_d) 
);
  INV n774_s2 (
    .O(n774_6),
    .I(rx_data_ready_Z) 
);
  INV n157_s2 (
    .O(n157_5),
    .I(clk_1Hz) 
);
  INV n130_s2 (
    .O(n130_6),
    .I(cnt_500ms[0]) 
);
  ws2812 onboard_rgb_led (
    .sys_clk_d(sys_clk_d),
    .LED_G(LED_G[4]),
    .LED_R(LED_R[4]),
    .LED_B(LED_B[4]),
    .LED_RGB_d(LED_RGB_d)
);
  uart_rx uart_rx_inst (
    .sys_clk_d(sys_clk_d),
    .n6_6(n6_6),
    .uart_rx(uart_rx),
    .rx_clear(rx_clear),
    .RESET_n(RESET_n),
    .rx_data_ready_Z(rx_data_ready_Z),
    .rx_data_Z(rx_data_Z[7:0])
);
  uart_tx uart_tx_inst (
    .sys_clk_d(sys_clk_d),
    .tx_send(tx_send),
    .RESET_n(RESET_n),
    .tx_data(tx_data[7:0]),
    .GPIO_TX_d(GPIO_TX_d),
    .tx_ready_22(tx_ready_22),
    .tx_ready_Z(tx_ready_Z),
    .n6_6(n6_6)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top */
