// Seed: 2401886293
module module_0;
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_5 = 32'd43,
    parameter id_8 = 32'd72
) (
    output wire id_0,
    output wire id_1,
    input  wand _id_2,
    output wor  id_3,
    output wand id_4,
    input  wire _id_5
);
  logic [7:0][(  id_2  )  |  id_5] id_7;
  module_0 modCall_1 ();
  wire _id_8;
  wire [1 'b0 : id_8] id_9, id_10, id_11;
  wire id_12;
  final $clog2(18);
  ;
endmodule
module module_2 #(
    parameter id_15 = 32'd36,
    parameter id_2  = 32'd76
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[id_2 : id_15],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  module_0 modCall_1 ();
  output wire id_17;
  input wire id_16;
  output wire _id_15;
  inout wire id_14;
  inout wire id_13;
  output tri1 id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  output supply1 id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  logic id_22;
  wire  id_23;
  wire id_24, id_25;
  logic id_26;
  assign id_13 = id_23;
  assign id_5  = id_24 - id_1[-1'h0][id_2];
endmodule
