{"version":3,"sources":["webpack:///component---src-pages-projects-sta-desc-index-js-95886617a112882540de.js","webpack:///./src/pages/projects/sta/desc/index.js","webpack:///./src/pages/projects/sta/sc-01.png"],"names":["webpackJsonp","58","module","exports","__webpack_require__","_interopRequireDefault","obj","__esModule","default","_sc","_sc2","title","content","links","name","url","img","85","p"],"mappings":"AAAAA,cAAc,iBAERC,GACA,SAAUC,EAAQC,EAASC,GAEhC,YAQA,SAASC,GAAuBC,GAAO,MAAOA,IAAOA,EAAIC,WAAaD,GAAQE,QAASF,GANvFH,EAAQI,YAAa,CCPtB,IAAAE,GAAAL,EAAA,IDWKM,EAAOL,EAAuBI,EAIlCN,GAAQK,SCZRG,MAAO,MACPC,uLAIAC,QAEEC,KAAM,sBACNC,IAAK,kEAGLD,KAAM,kBACNC,IAAK,sEAGPC,eDSAd,EAAOC,QAAUA,EAAiB,SAI7Bc,GACA,SAAUf,EAAQC,EAASC,GEhCjCF,EAAAC,QAAAC,EAAAc,EAAA","file":"component---src-pages-projects-sta-desc-index-js-95886617a112882540de.js","sourcesContent":["webpackJsonp([81852922322886],{\n\n/***/ 58:\n/***/ (function(module, exports, __webpack_require__) {\n\n\t'use strict';\n\t\n\texports.__esModule = true;\n\t\n\tvar _sc = __webpack_require__(85);\n\t\n\tvar _sc2 = _interopRequireDefault(_sc);\n\t\n\tfunction _interopRequireDefault(obj) { return obj && obj.__esModule ? obj : { default: obj }; }\n\t\n\texports.default = {\n\t\ttitle: 'STA',\n\t\tcontent: '\\n      We presented a implementation of static timing Analysis (STA) on digital circuit.\\n\\t\\t\\tThe better STA algorithm, the greater efficiency of VLSI design flow.\\n    ',\n\t\tlinks: [{\n\t\t\tname: 'Problem Description',\n\t\t\turl: 'http://cad-contest-2016.el.cycu.edu.tw/Problem_D/default.html'\n\t\t}, {\n\t\t\tname: 'Analysis Report',\n\t\t\turl: 'https://drive.google.com/file/d/0ByNwzf7aYOQ3VHhSejlSdGduZjg/view'\n\t\t}],\n\t\timg: _sc2.default\n\t};\n\tmodule.exports = exports['default'];\n\n/***/ }),\n\n/***/ 85:\n/***/ (function(module, exports, __webpack_require__) {\n\n\tmodule.exports = __webpack_require__.p + \"static/sc-01.0fd50c86.png\";\n\n/***/ })\n\n});\n\n\n// WEBPACK FOOTER //\n// component---src-pages-projects-sta-desc-index-js-95886617a112882540de.js","import img from '../sc-01.png';\n\nexport default {\n\ttitle: 'STA',\n\tcontent: `\n      We presented a implementation of static timing Analysis (STA) on digital circuit.\n\t\t\tThe better STA algorithm, the greater efficiency of VLSI design flow.\n    `,\n\tlinks: [\n\t\t{\n\t\t\tname: 'Problem Description',\n\t\t\turl: 'http://cad-contest-2016.el.cycu.edu.tw/Problem_D/default.html',\n\t\t},\n\t\t{\n\t\t\tname: 'Analysis Report',\n\t\t\turl: 'https://drive.google.com/file/d/0ByNwzf7aYOQ3VHhSejlSdGduZjg/view',\n\t\t},\n\t],\n\timg,\n};\n\n\n\n// WEBPACK FOOTER //\n// ./src/pages/projects/sta/desc/index.js","module.exports = __webpack_public_path__ + \"static/sc-01.0fd50c86.png\";\n\n\n//////////////////\n// WEBPACK FOOTER\n// ./src/pages/projects/sta/sc-01.png\n// module id = 85\n// module chunks = 81852922322886 88197199937824 213720915766396"],"sourceRoot":""}