
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf5_readInputs42'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:881.1-890.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:896.1-905.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf5_readInputs42
Automatically selected td_fused_top_tdf5_readInputs42 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_readInputs42

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_readInputs42
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 64 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:896$389'.
Found and cleaned up 64 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:881$388'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:337$21'.
Cleaned up 129 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:606$225 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:598$221 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:590$215 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:582$211 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:574$205 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:566$201 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:558$199 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:550$191 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:542$183 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:534$173 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:526$169 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:518$167 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:510$161 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:502$157 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:405$93 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:397$79 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:389$65 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:381$51 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:373$37 in module td_fused_top_tdf5_readInputs42.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:361$28 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:351$25 in module td_fused_top_tdf5_readInputs42.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:337$21 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:327$18 in module td_fused_top_tdf5_readInputs42.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:315$9 in module td_fused_top_tdf5_readInputs42.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:303$5 in module td_fused_top_tdf5_readInputs42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:295$3 in module td_fused_top_tdf5_readInputs42.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 283 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:0$394'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:0$394'.
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:963$393'.
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:896$389'.
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:881$388'.
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:669$276'.
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:606$225'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:598$221'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:590$215'.
     1/1: $1\ifmap_vec_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:582$211'.
     1/1: $1\ifmap_vec_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:574$205'.
     1/1: $1\ifmap_vec_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:566$201'.
     1/1: $1\ifmap_vec_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:558$199'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:550$191'.
     1/1: $1\ap_phi_mux_jj_phi_fu_213_p4[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:542$183'.
     1/1: $1\ap_phi_mux_ii_phi_fu_190_p4[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:534$173'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:526$169'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:518$167'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:510$161'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:502$157'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:496$149'.
     1/1: $0\select_ln19_21_reg_1173[11:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:489$141'.
     1/2: $0\select_ln20_11_reg_1135[1:0]
     2/2: $0\select_ln19_16_reg_1110[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:483$133'.
     1/1: $0\p_mid1_reg_1194[11:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
     1/6: $0\p_mid137_reg_1070[11:0]
     2/6: $0\or_ln23_11_reg_1065[0:0]
     3/6: $0\p_cast_reg_1059[5:0]
     4/6: $0\sext_ln22_reg_1053[17:0]
     5/6: $0\trunc_ln22_reg_1047[11:0]
     6/6: $0\p_cast_i_reg_1041[17:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:463$125'.
     1/4: $0\lshr_ln32_5_reg_1224[63:0]
     2/4: $0\sub_ln32_12_reg_1219[6:1]
     3/4: $0\lshr_ln32_reg_1214[63:0]
     4/4: $0\sub_ln32_9_reg_1209[6:1]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
     1/8: $0\lshr_ln3_reg_1158_pp0_iter1_reg[2:0]
     2/8: $0\trunc_ln32_reg_1152_pp0_iter1_reg[1:0]
     3/8: $0\lshr_ln_reg_1147_pp0_iter1_reg[1:0]
     4/8: $0\or_ln19_reg_1123_pp0_iter1_reg[0:0]
     5/8: $0\icmp_ln19_reg_1092_pp0_iter1_reg[0:0]
     6/8: $0\icmp_ln19_reg_1092[0:0]
     7/8: $0\is_padding_reg_1085[0:0]
     8/8: $0\empty_97_reg_1080[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
     1/9: $0\select_ln20_12_reg_1188_pp0_iter3_reg[0:0]
     2/9: $0\select_ln20_12_reg_1188_pp0_iter2_reg[0:0]
     3/9: $0\add_ln33_reg_1178_pp0_iter3_reg[5:0]
     4/9: $0\add_ln33_reg_1178_pp0_iter2_reg[5:0]
     5/9: $0\lshr_ln3_reg_1158_pp0_iter3_reg[2:0]
     6/9: $0\lshr_ln3_reg_1158_pp0_iter2_reg[2:0]
     7/9: $0\trunc_ln32_reg_1152_pp0_iter2_reg[1:0]
     8/9: $0\icmp_ln19_reg_1092_pp0_iter3_reg[0:0]
     9/9: $0\icmp_ln19_reg_1092_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:427$113'.
     1/4: $0\sub_ln32_reg_1199[12:3]
     2/4: $0\select_ln20_12_reg_1188[0:0]
     3/4: $0\or_ln23_15_reg_1183[0:0]
     4/4: $0\add_ln33_reg_1178[5:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
     1/9: $0\lshr_ln3_reg_1158[2:0]
     2/9: $0\trunc_ln32_reg_1152[1:0]
     3/9: $0\lshr_ln_reg_1147[1:0]
     4/9: $0\add_ln22_4_reg_1141[17:0]
     5/9: $0\add_ln20_reg_1130[1:0]
     6/9: $0\or_ln19_reg_1123[0:0]
     7/9: $0\p_mid113_reg_1117[0:0]
     8/9: $0\icmp_ln20_reg_1101[0:0]
     9/9: $0\add_ln19_reg_1096[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:405$93'.
     1/1: $0\kk_reg_221[4:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:397$79'.
     1/1: $0\jj_reg_209[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:389$65'.
     1/1: $0\indvar_flatten_reg_198[5:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:381$51'.
     1/1: $0\indvar_flatten47_reg_175[6:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:373$37'.
     1/1: $0\ii_reg_186[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:361$28'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:351$25'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:337$21'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:327$18'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:315$9'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:303$5'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:295$3'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\tmp_39_fu_901_p4' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:896$389'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_tvar_int_1' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:896$389'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\tmp_37_fu_800_p4' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:881$388'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_tvar_int_0' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:881$388'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_block_state1' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:669$276'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_NS_fsm' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:606$225'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\in_data_ce0' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:598$221'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ifmap_vec_1_we0' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:590$215'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ifmap_vec_1_ce0' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:582$211'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ifmap_vec_0_we0' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:574$205'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ifmap_vec_0_ce0' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:566$201'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_ready' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:558$199'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_phi_mux_jj_phi_fu_213_p4' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:550$191'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_phi_mux_ii_phi_fu_190_p4' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:542$183'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_idle_pp0' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:534$173'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_idle' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:526$169'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_done' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:518$167'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:510$161'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs42.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:502$157'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf5_readInputs42.\sub_ln32_reg_1199 [2:0]' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:963$393'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\sub_ln32_9_reg_1209 [0]' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:963$393'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\sub_ln32_12_reg_1219 [0]' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:963$393'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\select_ln19_21_reg_1173' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:496$149'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\select_ln19_16_reg_1110' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:489$141'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\select_ln20_11_reg_1135' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:489$141'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\p_mid1_reg_1194' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:483$133'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\p_cast_i_reg_1041' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\trunc_ln22_reg_1047' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\sext_ln22_reg_1053' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\p_cast_reg_1059' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\or_ln23_11_reg_1065' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\p_mid137_reg_1070' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\sub_ln32_9_reg_1209 [6:1]' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:463$125'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\lshr_ln32_reg_1214' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:463$125'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\sub_ln32_12_reg_1219 [6:1]' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:463$125'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\lshr_ln32_5_reg_1224' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:463$125'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\empty_97_reg_1080' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\is_padding_reg_1085' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\icmp_ln19_reg_1092' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\icmp_ln19_reg_1092_pp0_iter1_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\or_ln19_reg_1123_pp0_iter1_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\lshr_ln_reg_1147_pp0_iter1_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\trunc_ln32_reg_1152_pp0_iter1_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\lshr_ln3_reg_1158_pp0_iter1_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\icmp_ln19_reg_1092_pp0_iter2_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\icmp_ln19_reg_1092_pp0_iter3_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\trunc_ln32_reg_1152_pp0_iter2_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\lshr_ln3_reg_1158_pp0_iter2_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\lshr_ln3_reg_1158_pp0_iter3_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\add_ln33_reg_1178_pp0_iter2_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\add_ln33_reg_1178_pp0_iter3_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\select_ln20_12_reg_1188_pp0_iter2_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\select_ln20_12_reg_1188_pp0_iter3_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\add_ln33_reg_1178' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:427$113'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\or_ln23_15_reg_1183' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:427$113'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\select_ln20_12_reg_1188' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:427$113'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\sub_ln32_reg_1199 [12:3]' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:427$113'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\add_ln19_reg_1096' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\icmp_ln20_reg_1101' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\p_mid113_reg_1117' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\or_ln19_reg_1123' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\add_ln20_reg_1130' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\add_ln22_4_reg_1141' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\lshr_ln_reg_1147' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\trunc_ln32_reg_1152' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\lshr_ln3_reg_1158' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\kk_reg_221' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:405$93'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\jj_reg_209' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:397$79'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\indvar_flatten_reg_198' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:389$65'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\indvar_flatten47_reg_175' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:381$51'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\ii_reg_186' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:373$37'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:361$28'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:351$25'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:337$21'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:327$18'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:315$9'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\ap_done_reg' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:303$5'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs42.\ap_CS_fsm' using process `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:295$3'.
  created $dff cell `$procdff$680' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:0$394'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:963$393'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:896$389'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:881$388'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:669$276'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:606$225'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:606$225'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:598$221'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:598$221'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:590$215'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:590$215'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:582$211'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:582$211'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:574$205'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:574$205'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:566$201'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:566$201'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:558$199'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:558$199'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:550$191'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:550$191'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:542$183'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:542$183'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:534$173'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:534$173'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:526$169'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:526$169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:518$167'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:518$167'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:510$161'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:510$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:502$157'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:502$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:496$149'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:496$149'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:489$141'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:489$141'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:483$133'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:483$133'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:472$131'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:463$125'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:463$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:450$121'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:436$119'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:427$113'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:427$113'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:413$107'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:405$93'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:405$93'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:397$79'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:397$79'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:389$65'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:389$65'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:381$51'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:381$51'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:373$37'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:373$37'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:361$28'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:361$28'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:351$25'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:351$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:337$21'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:337$21'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:327$18'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:327$18'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:315$9'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:315$9'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:303$5'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:303$5'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:295$3'.
Removing empty process `td_fused_top_tdf5_readInputs42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:295$3'.
Cleaned up 53 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs42.
<suppressed ~232 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs42.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_readInputs42'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf5_readInputs42..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$577.
    dead port 2/2 on $mux $procmux$577.
    dead port 2/2 on $mux $procmux$418.
    dead port 2/2 on $mux $procmux$410.
    dead port 2/2 on $mux $procmux$403.
    dead port 1/2 on $mux $procmux$401.
Removed 6 multiplexer ports.
<suppressed ~81 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf5_readInputs42.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_readInputs42'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$680 ($dff) from module td_fused_top_tdf5_readInputs42 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$679 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$611_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$678 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$603_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$689 ($sdff) from module td_fused_top_tdf5_readInputs42 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$677 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$598_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$676 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$593_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$673 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$575_Y, Q = \ii_reg_186).
Adding EN signal on $procdff$672 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$570_Y, Q = \indvar_flatten47_reg_175).
Adding EN signal on $procdff$671 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$565_Y, Q = \indvar_flatten_reg_198).
Adding EN signal on $procdff$670 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$560_Y, Q = \jj_reg_209).
Adding EN signal on $procdff$669 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$555_Y, Q = \kk_reg_221).
Adding EN signal on $procdff$667 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:815$365_Y [1:0], Q = \trunc_ln32_reg_1152).
Adding EN signal on $procdff$666 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:815$365_Y [3:2], Q = \lshr_ln_reg_1147).
Adding EN signal on $procdff$665 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:643$269_Y, Q = \add_ln22_4_reg_1141).
Adding EN signal on $procdff$664 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:639$267_Y, Q = \add_ln20_reg_1130).
Adding EN signal on $procdff$663 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:753$317_Y, Q = \or_ln19_reg_1123).
Adding EN signal on $procdff$662 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:777$329_Y, Q = \p_mid113_reg_1117).
Adding EN signal on $procdff$661 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:707$297_Y, Q = \icmp_ln20_reg_1101).
Adding EN signal on $procdff$660 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:635$265_Y, Q = \add_ln19_reg_1096).
Adding EN signal on $procdff$659 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:849$384_Y [12:3], Q = \sub_ln32_reg_1199 [12:3]).
Adding EN signal on $procdff$658 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:807$357_Y, Q = \select_ln20_12_reg_1188).
Adding EN signal on $procdff$657 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:761$321_Y, Q = \or_ln23_15_reg_1183).
Adding EN signal on $procdff$656 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:651$273_Y, Q = \add_ln33_reg_1178).
Adding EN signal on $procdff$646 ($dff) from module td_fused_top_tdf5_readInputs42 (D = \lshr_ln3_reg_1158, Q = \lshr_ln3_reg_1158_pp0_iter1_reg).
Adding EN signal on $procdff$645 ($dff) from module td_fused_top_tdf5_readInputs42 (D = \trunc_ln32_reg_1152, Q = \trunc_ln32_reg_1152_pp0_iter1_reg).
Adding EN signal on $procdff$644 ($dff) from module td_fused_top_tdf5_readInputs42 (D = \lshr_ln_reg_1147, Q = \lshr_ln_reg_1147_pp0_iter1_reg).
Adding EN signal on $procdff$643 ($dff) from module td_fused_top_tdf5_readInputs42 (D = \or_ln19_reg_1123, Q = \or_ln19_reg_1123_pp0_iter1_reg).
Adding EN signal on $procdff$642 ($dff) from module td_fused_top_tdf5_readInputs42 (D = \icmp_ln19_reg_1092, Q = \icmp_ln19_reg_1092_pp0_iter1_reg).
Adding EN signal on $procdff$641 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:705$295_Y, Q = \icmp_ln19_reg_1092).
Adding EN signal on $procdff$640 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:741$312_Y, Q = \is_padding_reg_1085).
Adding EN signal on $procdff$639 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:699$292_Y, Q = \empty_97_reg_1080).
Adding EN signal on $procdff$638 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:747$314_Y, Q = \lshr_ln32_5_reg_1224).
Adding EN signal on $procdff$637 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:841$380_Y [6:1], Q = \sub_ln32_12_reg_1219 [6:1]).
Adding EN signal on $procdff$636 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:751$316_Y, Q = \lshr_ln32_reg_1214).
Adding EN signal on $procdff$635 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:847$383_Y [6:1], Q = \sub_ln32_9_reg_1209 [6:1]).
Adding EN signal on $procdff$634 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:779$330_Y, Q = \p_mid137_reg_1070).
Adding EN signal on $procdff$668 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:815$365_Y [3:1], Q = \lshr_ln3_reg_1158).
Adding SRST signal on $procdff$675 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$585_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$674 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $procmux$580_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$633 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:755$318_Y, Q = \or_ln23_11_reg_1065).
Adding EN signal on $procdff$632 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:771$326_Y, Q = \p_cast_reg_1059).
Adding EN signal on $procdff$631 ($dff) from module td_fused_top_tdf5_readInputs42 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:645$270_Y }, Q = \sext_ln22_reg_1053).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$740 ($dffe) from module td_fused_top_tdf5_readInputs42.
Adding EN signal on $procdff$630 ($dff) from module td_fused_top_tdf5_readInputs42 (D = \j_15 [11:0], Q = \trunc_ln22_reg_1047).
Adding EN signal on $procdff$629 ($dff) from module td_fused_top_tdf5_readInputs42 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:695$289_Y }, Q = \p_cast_i_reg_1041).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$743 ($dffe) from module td_fused_top_tdf5_readInputs42.
Adding EN signal on $procdff$628 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:781$331_Y, Q = \p_mid1_reg_1194).
Adding EN signal on $procdff$627 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:805$355_Y, Q = \select_ln20_11_reg_1135).
Adding EN signal on $procdff$626 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:791$341_Y, Q = \select_ln19_16_reg_1110).
Adding EN signal on $procdff$625 ($dff) from module td_fused_top_tdf5_readInputs42 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v:801$351_Y, Q = \select_ln19_21_reg_1173).
Setting constant 0-bit at position 0 on $procdff$623 ($dff) from module td_fused_top_tdf5_readInputs42.
Setting constant 0-bit at position 0 on $procdff$622 ($dff) from module td_fused_top_tdf5_readInputs42.
Setting constant 0-bit at position 1 on $procdff$622 ($dff) from module td_fused_top_tdf5_readInputs42.
Setting constant 0-bit at position 2 on $procdff$622 ($dff) from module td_fused_top_tdf5_readInputs42.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf5_readInputs42..
Removed 53 unused cells and 715 unused wires.
<suppressed ~57 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs42.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf5_readInputs42..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf5_readInputs42.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_readInputs42'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf5_readInputs42..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs42.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf5_readInputs42..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf5_readInputs42.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_readInputs42'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf5_readInputs42..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs42.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf5_readInputs42 ===

   Number of wires:                291
   Number of wire bits:           2634
   Number of public wires:         230
   Number of public wire bits:    2534
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                214
     $add                          208
     $and                          146
     $dff                           24
     $dffe                         317
     $eq                            22
     $gt                           101
     $mux                          382
     $not                           14
     $or                            23
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $shr                          256
     $sub                           60
     $xor                           14

End of script. Logfile hash: 0cc66a4a9c, CPU: user 0.24s system 0.00s, MEM: 18.56 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 2x read_verilog (0 sec), 24% 5x opt_expr (0 sec), ...
