// Seed: 4220081435
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      id_3, 1, id_1, id_3, 1'h0, 1
  );
  tri id_5 = 1'b0 | 1 | 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  assign id_1 = id_2 || id_2;
  assign id_3[1] = id_2;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
