attr __file__ str ./benchmarks/express/cosine2/cosine2_DFG.0_4.txt
attr __name__ str ./benchmarks/express/cosine2/cosine2_DFG.0_4.txt
vertex __inserted_outport_0.in0
vertex __inserted_inport_6.out0
vertex __inserted_inport_6.in0
vertex __inserted_inport_6
vertex __inserted_inport_5.in0
vertex __inserted_inport_5
vertex __inserted_inport_4.out0
vertex __inserted_inport_3.out0
vertex __inserted_inport_3.in0
vertex __inserted_inport_2.out0
vertex __inserted_inport_2
vertex __inserted_inport_1
vertex __inserted_inport_0.out0
vertex __inserted_inport_0
vertex 53
vertex 53.out0
vertex 52.out0
vertex 32.in1
vertex 46.in1
vertex 44.out0
vertex 33.in0
vertex __inserted_inport_1.out0
vertex 40.out0
vertex 46.in0
vertex 44
vertex 33
vertex 44.in0
vertex __inserted_outport_1.out0
vertex 33.out0
vertex 53.in1
vertex __inserted_inport_2.in0
vertex 53.in0
vertex __inserted_outport_1.in0
vertex __inserted_inport_4.in0
vertex 46.out0
vertex 32.in0
vertex __inserted_outport_0
vertex __inserted_inport_3
vertex 40
vertex __inserted_inport_0.in0
vertex 44.in1
vertex __inserted_inport_4
vertex 52.in0
vertex __inserted_inport_5.out0
vertex 46
vertex 42
vertex __inserted_outport_0.out0
vertex 42.in1
vertex 52.in1
vertex 32
vertex 42.in0
vertex __inserted_inport_1.in0
vertex 42.out0
vertex __inserted_outport_1
vertex 40.in0
vertex 40.in1
vertex 32.out0
vertex 52
net __inserted_outport_0.in0 __inserted_outport_0
net __inserted_inport_6.out0 32.in1
net __inserted_inport_6.in0 __inserted_inport_6
net __inserted_inport_6 __inserted_inport_6.out0
net __inserted_inport_5.in0 __inserted_inport_5
net __inserted_inport_5 __inserted_inport_5.out0
net __inserted_inport_4.out0 40.in1
net __inserted_inport_3.out0 33.in0
net __inserted_inport_3.in0 __inserted_inport_3
net __inserted_inport_2.out0 42.in1
net __inserted_inport_2 __inserted_inport_2.out0
net __inserted_inport_1 __inserted_inport_1.out0
net __inserted_inport_0.out0 44.in1
net __inserted_inport_0 __inserted_inport_0.out0
net 53 53.out0
net 53.out0 __inserted_outport_1.in0
net 52.out0 __inserted_outport_0.in0
net 32.in1 32
net 46.in1 46
net 44.out0 52.in1
net 33.in0 33
net __inserted_inport_1.out0 32.in0
net 40.out0 52.in0
net 46.in0 46
net 44 44.out0
net 33 33.out0
net 44.in0 44
net 33.out0 44.in0
net 33.out0 46.in0
net 53.in1 53
net __inserted_inport_2.in0 __inserted_inport_2
net 53.in0 53
net __inserted_outport_1.in0 __inserted_outport_1
net __inserted_inport_4.in0 __inserted_inport_4
net 46.out0 53.in1
net 32.in0 32
net __inserted_outport_0 __inserted_outport_0.out0
net __inserted_inport_3 __inserted_inport_3.out0
net 40 40.out0
net __inserted_inport_0.in0 __inserted_inport_0
net 44.in1 44
net __inserted_inport_4 __inserted_inport_4.out0
net 52.in0 52
net __inserted_inport_5.out0 46.in1
net 46 46.out0
net 42 42.out0
net 42.in1 42
net 52.in1 52
net 32 32.out0
net 42.in0 42
net __inserted_inport_1.in0 __inserted_inport_1
net 42.out0 53.in0
net __inserted_outport_1 __inserted_outport_1.out0
net 40.in0 40
net 40.in1 40
net 32.out0 40.in0
net 32.out0 42.in0
net 52 52.out0
