module glenn_PISO(
	input in_Clk,
	input [7:0]in_8bitData,
	input in_En,
	output [7:0]out_Serial
	);
	reg [7:0]reg_Q
	always@(posedge in_Clk)
	  begin
			if(in_En)
			reg_Q<=in_8bitData;
			else
			begin
			Q[7]<=1'bX;
			Q[6]<=Q[7]
			Q[5]<=Q[6]
			Q[4]<=Q[5]
			Q[3]<=Q[4]
			Q[2]<=Q[3]
			Q[1]<=Q[2]
			Q[0]<=Q[1]
			end
	  end
	assign out_Serial=Q[0];
endmodule
			
			
			
				