
 .../mips/mach-ath79/include/mach/ar71xx_regs.h | 54 +++++++++++++++++++
 1 file changed, 54 insertions(+)

--- a/arch/mips/mach-ath79/include/mach/ar71xx_regs.h
+++ b/arch/mips/mach-ath79/include/mach/ar71xx_regs.h
@@ -179,6 +179,10 @@
 #define QCA955X_EHCI_SIZE				0x1000
 #define QCA955X_NFC_BASE				0x1b800200
 #define QCA955X_NFC_SIZE				0xb8
+#define QCA955X_SRIF_BASE \
+        (AR71XX_APB_BASE + 0x00116000)
+#define QCA955X_SRIF_SIZE                               0x1000
+
 
 #define QCA956X_PCI_MEM_BASE1				0x12000000
 #define QCA956X_PCI_MEM_SIZE				0x02000000
@@ -285,6 +289,18 @@
 #define QCA953X_DDR_REG_CTL_CONF			0x108
 #define QCA953X_DDR_REG_CONFIG3				0x15c
 
+#define QCA955X_DDR_REG_FLUSH_GE0                       0x9c
+#define QCA955X_DDR_REG_FLUSH_GE1                       0xa0
+#define QCA955X_DDR_REG_FLUSH_USB                       0xa4
+#define QCA955X_DDR_REG_FLUSH_PCIE                      0xa8
+#define QCA955X_DDR_REG_FLUSH_WMAC                      0xac
+#define QCA955X_DDR_REG_DDR2_CONFIG                     0xb8
+#define QCA955X_DDR_REG_BURST                           0xc4
+#define QCA955X_DDR_REG_BURST2                          0xc8
+#define QCA955X_DDR_REG_TIMEOUT_MAX                     0xcc
+#define QCA955X_DDR_REG_CTL_CONF                        0x108
+#define QCA955X_DDR_REG_CONFIG3                         0x15c
+
 #define QCA956X_DDR_REG_TAP_CTRL2			0x24
 #define QCA956X_DDR_REG_TAP_CTRL3			0x28
 #define QCA956X_DDR_REG_DDR2_CONFIG			0xb8
@@ -822,6 +838,7 @@
 #define QCA953X_BOOTSTRAP_DDR1				BIT(0)
 
 #define QCA955X_BOOTSTRAP_REF_CLK_40			BIT(4)
+#define QCA955X_BOOTSTRAP_DDR1                          BIT(0)
 
 #define QCA956X_BOOTSTRAP_REF_CLK_40			BIT(2)
 
@@ -1027,6 +1044,7 @@
 #define QCA955X_GPIO_REG_OUT_FUNC3			0x38
 #define QCA955X_GPIO_REG_OUT_FUNC4			0x3c
 #define QCA955X_GPIO_REG_OUT_FUNC5			0x40
+#define QCA955X_GPIO_REG_IN_ENABLE0			0x44
 #define QCA955X_GPIO_REG_FUNC				0x6c
 
 #define QCA956X_GPIO_REG_OUT_FUNC0			0x2c
@@ -1136,6 +1154,16 @@
 #define QCA953X_GPIO_IN_MUX_UART0_SIN			9
 #define QCA953X_GPIO_IN_MUX_SPI_DATA_IN			8
 
+#define QCA955X_GPIO(x)					BIT(x)
+#define QCA955X_GPIO_MUX_MASK(x)			(0xff << (x))
+#define QCA955X_GPIO_OUT_MUX_SPI_CS0                    9
+#define QCA955X_GPIO_OUT_MUX_SPI_CLK                    8
+#define QCA955X_GPIO_OUT_MUX_SPI_MOSI                   12
+#define QCA955X_GPIO_OUT_MUX_UART0_SOUT                 0x16
+
+#define QCA955X_GPIO_IN_MUX_UART0_SIN  			0x12
+#define QCA955X_GPIO_IN_MUX_SPI_DATA_IN                 8
+
 #define QCA956X_GPIO(x)					BIT(x)
 #define QCA956X_GPIO_MUX_MASK(x)			(0xff << (x))
 #define QCA956X_GPIO_OUT_MUX_GE0_MDO			32
@@ -1220,6 +1248,25 @@
 #define QCA953X_SRIF_DPLL2_OUTDIV_SHIFT			13
 #define QCA953X_SRIF_DPLL2_OUTDIV_MASK			0x7
 
+#define QCA955X_SRIF_BB_DPLL1_REG                       0x180
+#define QCA955X_SRIF_BB_DPLL2_REG                       0x184
+#define QCA955X_SRIF_BB_DPLL3_REG                       0x188
+
+#define QCA955X_SRIF_CPU_DPLL1_REG                      0xf00
+#define QCA955X_SRIF_CPU_DPLL2_REG                      0xf04
+#define QCA955X_SRIF_CPU_DPLL3_REG                      0xf08
+
+#define QCA955X_SRIF_DDR_DPLL1_REG                      0xec0
+#define QCA955X_SRIF_DDR_DPLL2_REG                      0xec4
+#define QCA955X_SRIF_DDR_DPLL3_REG                      0xec8
+
+#define QCA955X_SRIF_PCIE_DPLL1_REG                     0xc80
+#define QCA955X_SRIF_PCIE_DPLL2_REG                     0xc84
+#define QCA955X_SRIF_PCIE_DPLL3_REG                     0xc88
+
+#define QCA955X_SRIF_PMU1_REG                           0xcc0
+#define QCA955X_SRIF_PMU2_REG                           0xcc4
+
 #define QCA956X_SRIF_BB_DPLL1_REG			0x180
 #define QCA956X_SRIF_BB_DPLL2_REG			0x184
 #define QCA956X_SRIF_BB_DPLL3_REG			0x188
