xillybus_ins/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
memory_network_top_module/memory_network_control/en_latch_i_1_bufg_place/O
memory_network_top_module/memory_network_control/addr_dot_product01_out_BUFG_inst/O
memory_network_top_module/memory_network_i/emb_a/done_fwd_path_reg_bufg_place/O
memory_network_top_module/memory_network_i/fc/done_fwd_path_reg_bufg_place/O
clk_wiz_sys_clk/inst/clkout1_buf/O
xillybus_ins/pcie/inst/gt_top_i/bufg_mcap_clk/O
xillybus_ins/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
memory_network_top_module/memory_network_control/reg_sum_exp[31]_i_3_bufg_place/O
clk_wiz_sys_clk/inst/clkf_buf/O
memory_network_top_module/memory_network_i/weighted_mem/en_weighted_sum_reg_bufg_place/O
memory_network_top_module/memory_network_control/rst_n_memn2n_cmd_reg_0_BUFG_inst/O
memory_network_top_module/w_init_controller_i/we_reg_bufg_place/O
memory_network_top_module/memory_network_i/count_hop/genblk6[0].genblk1[25].dout_weighted_sum_buf[0][25][31]_i_1_bufg_place/O
xillybus_ins/pcie/inst/bufg_gt_sysclk/O
memory_network_top_module/w_init_controller_i/count_emb_vec/set_mode_off_i_2_bufg_place/O
memory_network_top_module/memory_network_i/done_fwd_question_reg_bufg_place/O
memory_network_top_module/memory_network_i/count_hop/genblk40[2].genblk1[23].reg_sum_u_q_buf[2][23][31]_i_1_bufg_place/O
memory_network_top_module/memory_network_i/emb_q/done_fwd_path_reg_bufg_place/O
memory_network_top_module/memory_network_i/count_hop/genblk6[2].genblk1[25].dout_weighted_sum_buf[2][25][31]_i_1_bufg_place/O
memory_network_top_module/memory_network_i/emb_c/done_fwd_path_reg_bufg_place/O
memory_network_top_module/memory_network_i/fwd_path_controller/en_fwd_path_sum_u_q_reg_bufg_place/O
memory_network_top_module/memory_network_i/weighted_mem/weighted_sum/en_latch_reg_bufg_place/O
memory_network_top_module/memory_network_i/count_hop/genblk6[1].genblk1[25].dout_weighted_sum_buf[1][25][31]_i_1_bufg_place/O
xillybus_ins/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
