Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 92a7078a1a9b427b82f7aee0773b511c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot EdgeDetector_FSM_tb_behav xil_defaultlib.EdgeDetector_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.EdgeDetector_FSM [\EdgeDetector_FSM(end_count=3)\]
Compiling architecture bench of entity xil_defaultlib.edgedetector_fsm_tb
Built simulation snapshot EdgeDetector_FSM_tb_behav
