# FPGA Signal Generator using Verilog

A basic signal generator module written in Verilog, implemented on an FPGA board. This project was developed as part of an experiential learning course in the ECE department at Cambridge Institute of Technology.

## ğŸ¯ Features
- 3 waveform modes:
  - `00` â†’ Square wave
  - `01` â†’ Rectangular wave (10101010 â†” 01010101)
  - `10` â†’ Triangle wave (ramping counter)
- Clock divider for visible LED display
- Switch-selectable waveform modes
- Synchronous reset functionality

## ğŸ”§ Technical Details
- **Language**: Verilog
- **FPGA Tool**: Xilinx
- **Clock Divider**: 24-bit, slow_clk derived from clk[23]
- **Wave Output**: 8-bit LEDs

## ğŸ–¼ï¸ Demo Output
### RTL Schematic
> ## ğŸ–¼ï¸ RTL Schematic

![RTL Schematic](images/rtl_schematic.png)


### FPGA LED Output
- **Square Wave**: LEDs blink ON/OFF 11111111 â†” 00000000 pattern
- **Rectangular Wave**: Alternating 10101010 â†” 01010101 pattern
- **Triangle Wave**: Incremental LED counts


