Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/M.novin/Desktop/CA Labs/lab-8/tb_ShiftRegister_4bit_isim_beh.exe -prj C:/Users/M.novin/Desktop/CA Labs/lab-8/tb_ShiftRegister_4bit_beh.prj work.tb_ShiftRegister_4bit 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/M.novin/Desktop/CA Labs/lab-8/MUX_2x1.vhd" into library work
Parsing VHDL file "C:/Users/M.novin/Desktop/CA Labs/lab-8/DFF.vhd" into library work
Parsing VHDL file "C:/Users/M.novin/Desktop/CA Labs/lab-8/ShiftRegister_4bit.vhd" into library work
Parsing VHDL file "C:/Users/M.novin/Desktop/CA Labs/lab-8/tb_ShiftRegister_4bit.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity DFF [dff_default]
Compiling architecture behavioral of entity ShiftRegister_4bit [shiftregister_4bit_default]
Compiling architecture behavior of entity tb_shiftregister_4bit
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/Users/M.novin/Desktop/CA Labs/lab-8/tb_ShiftRegister_4bit_isim_beh.exe
Fuse Memory Usage: 27664 KB
Fuse CPU Usage: 342 ms
