Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/ise-vhdl/lab_7_3/tb_top_isim_beh.exe -prj C:/ise-vhdl/lab_7_3/tb_top_beh.prj work.tb_top 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ise-vhdl/lab_7_3/seven_segment.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/lab_7_3/fsm.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/lab_7_3/converter.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/lab_7_3/top.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/lab_7_3/tb_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity converter [converter_default]
Compiling architecture behavior of entity fsm [fsm_default]
Compiling architecture behavioral of entity seven_segment [seven_segment_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity tb_top
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Built simulation executable C:/ise-vhdl/lab_7_3/tb_top_isim_beh.exe
Fuse Memory Usage: 38040 KB
Fuse CPU Usage: 437 ms
