Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 0b847effcb6d485eb3653d9bc3f1b05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUSIM_behav xil_defaultlib.CPUSIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCSelect
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SelectALUDB
Compiling module xil_defaultlib.SelectALUDA
Compiling module xil_defaultlib.SelectDB
Compiling module xil_defaultlib.SelectWriReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUSIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUSIM_behav
