# Design Explorer: Shortcut to "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\SpecializuotasTestas.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile D:/KTU/SkaitmenineLogika/VHDL(Lab4)/KombinacineSchema.vhdl
# Adding file D:\KTU\SkaitmenineLogika\VHDL(Lab4)\KombinacineSchema.vhdl ... Done
addfile D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasRegistras.vhdl
# Adding file D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasRegistras.vhdl ... Done
vlib D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasTestas/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work D:/KTU/SkaitmenineLogika/VHDL(Lab4)/KombinacineSchema.vhdl
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\KombinacineSchema.vhdl
# Compile Entity "decoder"
# Compile Architecture "beh" of Entity "decoder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
vcom -dbg -work work D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasRegistras.vhdl
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasRegistras.vhdl
# Compile Entity "spec_register"
# Compile Architecture "beh2" of Entity "spec_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
entity spec_register
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r spec_register -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6059 kB (elbread=1280 elab2=4628 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\wave.asdb
#  1:26 AM, Wednesday, May 24, 2017
#  Simulation has been initialized
add wave *
# 7 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasTestas/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasRegistras.vhdl" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\..\SpecializuotasRegistras.vhdl
# Compile Entity "spec_register"
# Compile Architecture "beh2" of Entity "spec_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\spec_register_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\TestBench\spec_register_TB.vhd
# Compile Entity "spec_register_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "spec_register_tb"
# Error: COMP96_0019: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (74, 5): Keyword 'process' expected.
# Error: COMP96_0019: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (76, 1): Keyword 'end' expected.
# Error: COMP96_0016: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (76, 15): Design unit declaration expected.
# Error: COMP96_0018: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (79, 8): Identifier expected.
# Error: COMP96_0016: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (79, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  32.0 [ms]
# Error: DO_001 in file D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\TestBench\spec_register_TB_runtest.do line 3
# Error: Cannot run D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\TestBench\spec_register_TB_runtest.do
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasRegistras.vhdl" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\..\SpecializuotasRegistras.vhdl
# Compile Entity "spec_register"
# Compile Architecture "beh2" of Entity "spec_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\spec_register_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\TestBench\spec_register_TB.vhd
# Compile Entity "spec_register_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "spec_register_tb"
# Error: COMP96_0078: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (47, 5): Unknown identifier "reset".
# Error: COMP96_0133: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (47, 5): Cannot find object declaration.
# Error: COMP96_0078: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (49, 5): Unknown identifier "reset".
# Error: COMP96_0133: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (49, 5): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_spec_register"
# Error: COMP96_0209: SpecializuotasTestas/src/TestBench/spec_register_TB.vhd : (77, 6): Unknown architecture name used in configuration declaration.
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
# Error: DO_001 in file D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\TestBench\spec_register_TB_runtest.do line 3
# Error: Cannot run D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\TestBench\spec_register_TB_runtest.do
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasRegistras.vhdl" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\..\SpecializuotasRegistras.vhdl
# Compile Entity "spec_register"
# Compile Architecture "beh2" of Entity "spec_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
comp -include "$dsn\src\TestBench\spec_register_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\TestBench\spec_register_TB.vhd
# Compile Entity "spec_register_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "spec_register_tb"
# Compile Configuration "TESTBENCH_FOR_spec_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_spec_register 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6058 kB (elbread=1280 elab2=4629 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\wave.asdb
#  1:31 AM, Wednesday, May 24, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasTestas/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg rst
wave -noreg A0
wave -noreg A1
wave -noreg Data
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\spec_register_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_spec_register 
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasTestas/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasRegistras.vhdl" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\..\SpecializuotasRegistras.vhdl
# Compile Entity "spec_register"
# Compile Architecture "beh2" of Entity "spec_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\spec_register_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\TestBench\spec_register_TB.vhd
# Compile Entity "spec_register_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "spec_register_tb"
# Compile Configuration "TESTBENCH_FOR_spec_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_spec_register 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6058 kB (elbread=1280 elab2=4629 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasTestas\src\wave.asdb
#  1:43 AM, Wednesday, May 24, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasTestas/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasTestas/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg rst
wave -noreg A0
wave -noreg A1
wave -noreg Data
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\spec_register_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_spec_register 
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/VHDL(Lab4)/SpecializuotasTestas/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
