// Seed: 1877942709
module module_0 (
    id_1
);
  output wand id_1;
  module_2 modCall_1 ();
  assign id_1 = 1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd73,
    parameter id_3 = 32'd28,
    parameter id_7 = 32'd25
) (
    id_1
);
  inout wire id_1;
  parameter id_2 = -1;
  parameter id_3 = "";
  wand [!  id_2 : id_3] id_4, id_5;
  logic id_6;
  ;
  assign #1 id_5 = -1;
  wire _id_7, id_8;
  module_0 modCall_1 (id_4);
  wire id_9;
  logic [id_7 : -1] id_10;
endmodule
module module_2 #(
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd64
);
  wire _id_1, _id_2["" : id_1  <->  id_1  ==  1];
  id_3[id_2*1'b0] ();
  assign module_0.id_1 = 0;
endmodule
