#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct  3 11:08:20 2023
# Process ID: 25132
# Current directory: C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2236 C:\Users\liyon\Desktop\stage_IP_SVM-main\TOP\TOP.xpr
# Log file: C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/vivado.log
# Journal file: C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP\vivado.jou
# Running On: DESKTOP-L6ICV7M, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16520 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/liyon/Desktop/TOP' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/liyon/Desktop/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store'; using path 'C:/Users/liyon/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Board 49-151] The current board 'digilentinc.com::basys3:1.2' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.090 ; gain = 341.648
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Adder_Unsigned_2bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_2bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_16bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_32bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_44bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_44bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_56bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_56bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_8bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Exponential.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Exponential'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Multiplier_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Multiplier_gamma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Negate_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Negate_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Square_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Square_Difference.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_Difference'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Subtractor_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Subtractor_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Twos_Complement_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Twos_Complement_Inv_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/imports/source/Kernel_rbf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Multiplier_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Adder_Unsigned_24bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_24bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Multiplier_Signed_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_Signed_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Twos_Complement_Inv_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Twos_Complement_13bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_13bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Adder_Signed_20bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Signed_20bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Twos_Complement_Inv_13bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_13bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Twos_Complement_20bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_20bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sources_1/new/Convertor_Signed_13to20bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Convertor_Signed_13to20bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_2bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_1bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_1bit_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_44bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_44bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_4bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_4bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_56bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_56bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Exponential_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Exponential_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Kernel_rbf_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Multiplier_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Multiplier_gamma_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Negate_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Negate_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Square_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Square_Difference_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_Difference_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Subtractor_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Subtractor_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Twos_Complement_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/imports/sim/Twos_Complement_Inv_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_24bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_24bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/Multiplier_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_12bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/Twos_Complement_Inv_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_12bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/Multiplier_Signed_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_Signed_12bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/Two_Complement_13bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Two_Complement_13bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/Adder_Signed_20bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Signed_20bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/Convertor_Signed_13to20bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Convertor_Signed_13to20bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.srcs/sim_1/new/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.621 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_28bits [twos_complement_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_Inv_28bits [twos_complement_inv_28bits_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Negate_28bits [negate_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_28bits [adder_unsigned_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Subtractor_28bits [subtractor_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_32bits [adder_unsigned_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_56bits [adder_unsigned_56bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_28bits [multiplier_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Square_28bits [square_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Square_Difference [square_difference_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_44bits [adder_unsigned_44bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_gamma [multiplier_gamma_default]
Compiling architecture behavioral of entity xil_defaultlib.Exponential [exponential_default]
Compiling architecture behavioral of entity xil_defaultlib.Kernel_rbf [kernel_rbf_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_Inv_12bits [twos_complement_inv_12bits_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_24bits [adder_unsigned_24bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_12bits [multiplier_12bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_13bits [twos_complement_13bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_Signed_12bits [multiplier_signed_12bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_Inv_13bits [twos_complement_inv_13bits_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_20bits [twos_complement_20bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Convertor_Signed_13to20bits [convertor_signed_13to20bits_defa...]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Signed_20bits [adder_signed_20bits_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:04:02 . Memory (MB): peak = 1196.254 ; gain = 10.633
INFO: [USF-XSim-69] 'elaborate' step finished in '243' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:05:58 . Memory (MB): peak = 6342.070 ; gain = 0.000
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:06:22 . Memory (MB): peak = 6342.070 ; gain = 5145.816
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:10:33 . Memory (MB): peak = 6342.070 ; gain = 5169.898
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 2893096 KB (Peak: 2893096 KB), Simulation CPU Usage: 221796 ms
suspend_sim: Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 7125.527 ; gain = 783.457
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:06 ; elapsed = 00:05:56 . Memory (MB): peak = 7732.133 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:01:11 ; elapsed = 00:07:29 . Memory (MB): peak = 7732.133 ; gain = 606.605
relaunch_sim: Time (s): cpu = 00:01:47 ; elapsed = 00:08:21 . Memory (MB): peak = 7732.133 ; gain = 1390.062
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 2892300 KB (Peak: 2892300 KB), Simulation CPU Usage: 224156 ms
suspend_sim: Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 8270.355 ; gain = 538.223
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/stage_IP_SVM-main/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:08 ; elapsed = 00:05:42 . Memory (MB): peak = 9030.766 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:02:28 ; elapsed = 00:08:14 . Memory (MB): peak = 9030.766 ; gain = 760.410
relaunch_sim: Time (s): cpu = 00:04:21 ; elapsed = 00:10:16 . Memory (MB): peak = 9030.766 ; gain = 1298.633
close_sim
INFO: xsimkernel Simulation Memory Usage: 2894580 KB (Peak: 2894580 KB), Simulation CPU Usage: 302421 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 9030.766 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 14:27:07 2023...
