# Reading C:/altera/11.0/modelsim_ae/tcl/vsim/pref.tcl 
# do drum_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\11.0\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\11.0\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/ECE5760Projects/drum {C:/ECE5760Projects/drum/drum.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module drum
# -- Compiling module drum_node
# 
# Top level modules:
# 	drum
# vlog -vlog01compat -work work +incdir+C:/ECE5760Projects/drum {C:/ECE5760Projects/drum/m9kblock.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module m9kblock
# 
# Top level modules:
# 	m9kblock
# 
# vlog -vlog01compat -work work +incdir+C:/ECE5760Projects/drum {C:/ECE5760Projects/drum/testbench.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench 
# //  ModelSim ALTERA 6.6d Nov  2 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.testbench
# Loading work.drum
# Loading work.drum_node
# Loading work.m9kblock
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module testbench at C:/ECE5760Projects/drum/testbench.v line 27
# Simulation Breakpoint: Break in Module testbench at C:/ECE5760Projects/drum/testbench.v line 27
# MACRO ./drum_run_msim_rtl_verilog.do PAUSED at line 18
restart
run -all
# Break in Module testbench at C:/ECE5760Projects/drum/testbench.v line 27
