{
  "top" : "clk_buf_primitive_inst",
  "ports" : [
     {
        "name": "clock_input",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "clock_output",
        "direction": "output"
     }
   ]
}
