# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/adder/13.0 {C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/adder/13.0" C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v 
# -- Compiling module alu_dec_1
# 
# Top level modules:
# 	alu_dec_1
# End time: 15:56:09 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:10 on Nov 12,2021
# vlog -reportprogress 300 -work work C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v 
# -- Compiling module alu_dec_1
# 
# Top level modules:
# 	alu_dec_1
# End time: 16:09:10 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:10 on Nov 12,2021
# vlog -reportprogress 300 -work work C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1_tb.v 
# -- Compiling module alu_dec_1_tb
# 
# Top level modules:
# 	alu_dec_1_tb
# End time: 16:09:10 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.alu_dec_1_tb
# vsim work.alu_dec_1_tb 
# Start time: 16:09:17 on Nov 12,2021
# Loading work.alu_dec_1_tb
# Loading work.alu_dec_1
add wave  \
sim:/alu_dec_1_tb/ALUOp \
sim:/alu_dec_1_tb/Funct_cmd \
sim:/alu_dec_1_tb/Funct_s \
sim:/alu_dec_1_tb/ALUControl \
sim:/alu_dec_1_tb/FlagW
run
run
run
run
run
run
run
run
run
run
# End time: 16:27:34 on Nov 12,2021, Elapsed time: 0:18:17
# Errors: 0, Warnings: 0
