{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701237590200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701237590200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 00:59:50 2023 " "Processing started: Wed Nov 29 00:59:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701237590200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237590200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TSD_ADC -c TSD_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TSD_ADC -c TSD_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237590200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701237590815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701237590815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/tsd_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tsd_adc/synthesis/tsd_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSD_ADC-rtl " "Found design unit 1: TSD_ADC-rtl" {  } { { "TSD_ADC/synthesis/TSD_ADC.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/TSD_ADC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600689 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC " "Found entity 1: TSD_ADC" {  } { { "TSD_ADC/synthesis/TSD_ADC.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/TSD_ADC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "TSD_ADC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "TSD_ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0 " "Found entity 1: TSD_ADC_mm_interconnect_0" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: TSD_ADC_mm_interconnect_0_avalon_st_adapter" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: TSD_ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0_rsp_mux " "Found entity 1: TSD_ADC_mm_interconnect_0_rsp_mux" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tsd_adc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600708 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0_rsp_demux " "Found entity 1: TSD_ADC_mm_interconnect_0_rsp_demux" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0_cmd_mux " "Found entity 1: TSD_ADC_mm_interconnect_0_cmd_mux" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0_cmd_demux " "Found entity 1: TSD_ADC_mm_interconnect_0_cmd_demux" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file tsd_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600716 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TSD_ADC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at TSD_ADC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701237600721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TSD_ADC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at TSD_ADC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701237600722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0_router_001_default_decode " "Found entity 1: TSD_ADC_mm_interconnect_0_router_001_default_decode" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600723 ""} { "Info" "ISGN_ENTITY_NAME" "2 TSD_ADC_mm_interconnect_0_router_001 " "Found entity 2: TSD_ADC_mm_interconnect_0_router_001" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TSD_ADC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at TSD_ADC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701237600725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TSD_ADC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at TSD_ADC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701237600725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_mm_interconnect_0_router_default_decode " "Found entity 1: TSD_ADC_mm_interconnect_0_router_default_decode" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600726 ""} { "Info" "ISGN_ENTITY_NAME" "2 TSD_ADC_mm_interconnect_0_router " "Found entity 2: TSD_ADC_mm_interconnect_0_router" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_altpll_0_dffpipe_l2c " "Found entity 1: TSD_ADC_altpll_0_dffpipe_l2c" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600738 ""} { "Info" "ISGN_ENTITY_NAME" "2 TSD_ADC_altpll_0_stdsync_sv6 " "Found entity 2: TSD_ADC_altpll_0_stdsync_sv6" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600738 ""} { "Info" "ISGN_ENTITY_NAME" "3 TSD_ADC_altpll_0_altpll_5q22 " "Found entity 3: TSD_ADC_altpll_0_altpll_5q22" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600738 ""} { "Info" "ISGN_ENTITY_NAME" "4 TSD_ADC_altpll_0 " "Found entity 4: TSD_ADC_altpll_0" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_avalonbridge.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_avalonbridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_AvalonBridge " "Found entity 1: TSD_ADC_AvalonBridge" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_avalonbridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_avalonbridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_AvalonBridge_p2b_adapter " "Found entity 1: TSD_ADC_AvalonBridge_p2b_adapter" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_p2b_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_avalonbridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_avalonbridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_AvalonBridge_b2p_adapter " "Found entity 1: TSD_ADC_AvalonBridge_b2p_adapter" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_b2p_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600747 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600747 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600747 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600747 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600747 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600747 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_avalonbridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_avalonbridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_AvalonBridge_timing_adt " "Found entity 1: TSD_ADC_AvalonBridge_timing_adt" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_timing_adt.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file tsd_adc/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600756 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600756 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "TSD_ADC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/tsd_adc_adc_tsd.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/tsd_adc_adc_tsd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TSD_ADC_ADC_TSD " "Found entity 1: TSD_ADC_ADC_TSD" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_ADC_TSD.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_ADC_TSD.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600785 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701237600789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "TSD_ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "TSD_ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsd_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tsd_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "TSD_ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_tsd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max10_tsd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_TSD " "Found entity 1: MAX10_TSD" {  } { { "MAX10_TSD.bdf" "" { Schematic "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/MAX10_TSD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237600798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237600798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TSD_ADC " "Elaborating entity \"TSD_ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701237600887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_ADC_TSD TSD_ADC_ADC_TSD:adc_tsd " "Elaborating entity \"TSD_ADC_ADC_TSD\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\"" {  } { { "TSD_ADC/synthesis/TSD_ADC.vhd" "adc_tsd" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/TSD_ADC.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237600909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_ADC_TSD.v" "control_internal" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_ADC_TSD.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237600927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237600940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701237600943 "|TSD_ADC|TSD_ADC_ADC_TSD:adc_tsd|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601014 ""}  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701237601014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601198 ""}  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701237601198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237601238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237601238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237601254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237601254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237601276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237601276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237601335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237601335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237601387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237601387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237601446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237601446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "TSD_ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "TSD_ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_ADC_TSD.v" "sequencer_internal" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_ADC_TSD.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_ADC_TSD.v" "sample_store_internal" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_ADC_TSD.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601631 ""}  } { { "TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701237601631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237601686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237601686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"TSD_ADC_ADC_TSD:adc_tsd\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_AvalonBridge TSD_ADC_AvalonBridge:avalonbridge " "Elaborating entity \"TSD_ADC_AvalonBridge\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\"" {  } { { "TSD_ADC/synthesis/TSD_ADC.vhd" "avalonbridge" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/TSD_ADC.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237601773 ""}  } { { "TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701237601773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237601885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237602085 ""}  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701237602085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237602150 ""}  } { { "TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701237602150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_AvalonBridge_timing_adt TSD_ADC_AvalonBridge:avalonbridge\|TSD_ADC_AvalonBridge_timing_adt:timing_adt " "Elaborating entity \"TSD_ADC_AvalonBridge_timing_adt\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|TSD_ADC_AvalonBridge_timing_adt:timing_adt\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "timing_adt" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready TSD_ADC_AvalonBridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at TSD_ADC_AvalonBridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_timing_adt.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701237602236 "|TSD_ADC|TSD_ADC_AvalonBridge:avalonbridge|TSD_ADC_AvalonBridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "b2p" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "p2b" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "transacto" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_AvalonBridge_b2p_adapter TSD_ADC_AvalonBridge:avalonbridge\|TSD_ADC_AvalonBridge_b2p_adapter:b2p_adapter " "Elaborating entity \"TSD_ADC_AvalonBridge_b2p_adapter\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|TSD_ADC_AvalonBridge_b2p_adapter:b2p_adapter\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "b2p_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel TSD_ADC_AvalonBridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at TSD_ADC_AvalonBridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_b2p_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701237602354 "|TSD_ADC|TSD_ADC_AvalonBridge:avalonbridge|TSD_ADC_AvalonBridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 TSD_ADC_AvalonBridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at TSD_ADC_AvalonBridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_b2p_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701237602355 "|TSD_ADC|TSD_ADC_AvalonBridge:avalonbridge|TSD_ADC_AvalonBridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_AvalonBridge_p2b_adapter TSD_ADC_AvalonBridge:avalonbridge\|TSD_ADC_AvalonBridge_p2b_adapter:p2b_adapter " "Elaborating entity \"TSD_ADC_AvalonBridge_p2b_adapter\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|TSD_ADC_AvalonBridge_p2b_adapter:p2b_adapter\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "p2b_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TSD_ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" "rst_controller" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_AvalonBridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TSD_ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "TSD_ADC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TSD_ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TSD_ADC_AvalonBridge:avalonbridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "TSD_ADC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_altpll_0 TSD_ADC_altpll_0:altpll_0 " "Elaborating entity \"TSD_ADC_altpll_0\" for hierarchy \"TSD_ADC_altpll_0:altpll_0\"" {  } { { "TSD_ADC/synthesis/TSD_ADC.vhd" "altpll_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/TSD_ADC.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_altpll_0_stdsync_sv6 TSD_ADC_altpll_0:altpll_0\|TSD_ADC_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"TSD_ADC_altpll_0_stdsync_sv6\" for hierarchy \"TSD_ADC_altpll_0:altpll_0\|TSD_ADC_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" "stdsync2" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_altpll_0_dffpipe_l2c TSD_ADC_altpll_0:altpll_0\|TSD_ADC_altpll_0_stdsync_sv6:stdsync2\|TSD_ADC_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"TSD_ADC_altpll_0_dffpipe_l2c\" for hierarchy \"TSD_ADC_altpll_0:altpll_0\|TSD_ADC_altpll_0_stdsync_sv6:stdsync2\|TSD_ADC_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" "dffpipe3" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_altpll_0_altpll_5q22 TSD_ADC_altpll_0:altpll_0\|TSD_ADC_altpll_0_altpll_5q22:sd1 " "Elaborating entity \"TSD_ADC_altpll_0_altpll_5q22\" for hierarchy \"TSD_ADC_altpll_0:altpll_0\|TSD_ADC_altpll_0_altpll_5q22:sd1\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" "sd1" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_altpll_0.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0 TSD_ADC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"TSD_ADC_mm_interconnect_0\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "TSD_ADC/synthesis/TSD_ADC.vhd" "mm_interconnect_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/TSD_ADC.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonbridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonbridge_master_translator\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "avalonbridge_master_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_tsd_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_tsd_sample_store_csr_translator\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "adc_tsd_sample_store_csr_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_tsd_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_tsd_sequencer_csr_translator\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "adc_tsd_sequencer_csr_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avalonbridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avalonbridge_master_agent\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "avalonbridge_master_agent" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_tsd_sample_store_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_tsd_sample_store_csr_agent\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "adc_tsd_sample_store_csr_agent" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_tsd_sample_store_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_tsd_sample_store_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_tsd_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_tsd_sample_store_csr_agent_rsp_fifo\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "adc_tsd_sample_store_csr_agent_rsp_fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_tsd_sequencer_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_tsd_sequencer_csr_agent_rsp_fifo\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "adc_tsd_sequencer_csr_agent_rsp_fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_router TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_router:router " "Elaborating entity \"TSD_ADC_mm_interconnect_0_router\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_router:router\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "router" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_router_default_decode TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_router:router\|TSD_ADC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"TSD_ADC_mm_interconnect_0_router_default_decode\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_router:router\|TSD_ADC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_router_001 TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"TSD_ADC_mm_interconnect_0_router_001\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_router_001:router_001\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "router_001" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_router_001_default_decode TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_router_001:router_001\|TSD_ADC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"TSD_ADC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_router_001:router_001\|TSD_ADC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avalonbridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avalonbridge_master_limiter\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "avalonbridge_master_limiter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_cmd_demux TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"TSD_ADC_mm_interconnect_0_cmd_demux\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "cmd_demux" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_cmd_mux TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"TSD_ADC_mm_interconnect_0_cmd_mux\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "cmd_mux" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_rsp_demux TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"TSD_ADC_mm_interconnect_0_rsp_demux\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "rsp_demux" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_rsp_mux TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"TSD_ADC_mm_interconnect_0_rsp_mux\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "rsp_mux" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TSD_ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_avalon_st_adapter TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"TSD_ADC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSD_ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TSD_ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"TSD_ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"TSD_ADC_mm_interconnect_0:mm_interconnect_0\|TSD_ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TSD_ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/TSD_ADC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237602917 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701237603429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.29.01:00:07 Progress: Loading sld6fb0b282/alt_sld_fab_wrapper_hw.tcl " "2023.11.29.01:00:07 Progress: Loading sld6fb0b282/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237607302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237610451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237610584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237614817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237614927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237615038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237615173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237615178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237615178 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701237615875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6fb0b282/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6fb0b282/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6fb0b282/alt_sld_fab.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/ip/sld6fb0b282/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237616076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237616076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237616155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237616155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237616157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237616157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237616220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237616220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237616313 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237616313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237616313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/ip/sld6fb0b282/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237616386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237616386 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701237618254 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701237618254 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701237618254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237618289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TSD_ADC_AvalonBridge:avalonbridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701237618289 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701237618289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/db/altsyncram_m4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701237618336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237618336 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701237618577 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TSD_ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "TSD_ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "TSD_ADC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } } { "TSD_ADC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701237618682 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701237618682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237619211 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701237620002 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/output_files/TSD_ADC.map.smsg " "Generated suppressed messages file C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/output_files/TSD_ADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237620378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701237621282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701237621282 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "altpll_0_inclk_interface_reset_reset " "No output dependent on input pin \"altpll_0_inclk_interface_reset_reset\"" {  } { { "TSD_ADC/synthesis/TSD_ADC.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TSD_ADC/TSD_ADC/synthesis/TSD_ADC.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701237621427 "|TSD_ADC|altpll_0_inclk_interface_reset_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701237621427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1373 " "Implemented 1373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701237621427 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701237621427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1326 " "Implemented 1326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701237621427 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701237621427 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701237621427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701237621427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701237621474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 01:00:21 2023 " "Processing ended: Wed Nov 29 01:00:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701237621474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701237621474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701237621474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701237621474 ""}
