

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Tue Mar 28 08:45:23 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  260552193|  260552193|  2.606 sec|  2.606 sec|  260552194|  260552194|     none|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                                                              |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL                                           |  260552192|  260552192|    508891|          -|          -|   512|        no|
        | + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |       7186|       7186|        12|          1|          1|  7176|       yes|
        +--------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 16 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_1 = alloca i32 1"   --->   Operation 82 'alloca' 'conv_bias_buf_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_1 = alloca i32 1"   --->   Operation 83 'alloca' 'conv_bias_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_1 = alloca i32 1"   --->   Operation 84 'alloca' 'conv_bias_buf_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_1 = alloca i32 1"   --->   Operation 85 'alloca' 'conv_bias_buf_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 86 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_18, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_0, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 100 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 101 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 102 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 103 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 104 'alloca' 'conv_in_buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 105 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 106 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_in_buf_V_3 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 107 'alloca' 'conv_in_buf_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv_in_buf_V_4 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 108 'alloca' 'conv_in_buf_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv_in_buf_V_5 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 109 'alloca' 'conv_in_buf_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv_in_buf_V_6 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 110 'alloca' 'conv_in_buf_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_in_buf_V_7 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 111 'alloca' 'conv_in_buf_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_in_buf_V_8 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 112 'alloca' 'conv_in_buf_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_in_buf_V_9 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 113 'alloca' 'conv_in_buf_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_in_buf_V_10 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 114 'alloca' 'conv_in_buf_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_in_buf_V_11 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 115 'alloca' 'conv_in_buf_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv_in_buf_V_12 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 116 'alloca' 'conv_in_buf_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv_in_buf_V_13 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 117 'alloca' 'conv_in_buf_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv_in_buf_V_14 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 118 'alloca' 'conv_in_buf_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv_in_buf_V_15 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 119 'alloca' 'conv_in_buf_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv_in_buf_V_16 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 120 'alloca' 'conv_in_buf_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv_in_buf_V_17 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 121 'alloca' 'conv_in_buf_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_in_buf_V_18 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 122 'alloca' 'conv_in_buf_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv_in_buf_V_19 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 123 'alloca' 'conv_in_buf_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv_in_buf_V_20 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 124 'alloca' 'conv_in_buf_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv_in_buf_V_21 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 125 'alloca' 'conv_in_buf_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv_in_buf_V_22 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 126 'alloca' 'conv_in_buf_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv_in_buf_V_23 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 127 'alloca' 'conv_in_buf_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv_in_buf_V_24 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 128 'alloca' 'conv_in_buf_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv_in_buf_V_25 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 129 'alloca' 'conv_in_buf_V_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv_in_buf_V_26 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 130 'alloca' 'conv_in_buf_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv_in_buf_V_27 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 131 'alloca' 'conv_in_buf_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv_in_buf_V_28 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 132 'alloca' 'conv_in_buf_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_in_buf_V_29 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 133 'alloca' 'conv_in_buf_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv_in_buf_V_30 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 134 'alloca' 'conv_in_buf_V_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_in_buf_V_31 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 135 'alloca' 'conv_in_buf_V_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv_in_buf_V_32 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 136 'alloca' 'conv_in_buf_V_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv_in_buf_V_33 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 137 'alloca' 'conv_in_buf_V_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv_in_buf_V_34 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 138 'alloca' 'conv_in_buf_V_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv_in_buf_V_35 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 139 'alloca' 'conv_in_buf_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv_in_buf_V_36 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 140 'alloca' 'conv_in_buf_V_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv_in_buf_V_37 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 141 'alloca' 'conv_in_buf_V_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv_in_buf_V_38 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 142 'alloca' 'conv_in_buf_V_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv_in_buf_V_39 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 143 'alloca' 'conv_in_buf_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv_in_buf_V_40 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 144 'alloca' 'conv_in_buf_V_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv_in_buf_V_41 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 145 'alloca' 'conv_in_buf_V_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv_in_buf_V_42 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 146 'alloca' 'conv_in_buf_V_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv_in_buf_V_43 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 147 'alloca' 'conv_in_buf_V_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv_in_buf_V_44 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 148 'alloca' 'conv_in_buf_V_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv_in_buf_V_45 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 149 'alloca' 'conv_in_buf_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 150 'alloca' 'conv_wt_buf_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_1 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 151 'alloca' 'conv_wt_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_2 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 152 'alloca' 'conv_wt_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_3 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 153 'alloca' 'conv_wt_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_4 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 154 'alloca' 'conv_wt_buf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_5 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 155 'alloca' 'conv_wt_buf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_6 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 156 'alloca' 'conv_wt_buf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv_out_buf_0_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 157 'alloca' 'conv_out_buf_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv_out_buf_0_V_addr = getelementptr i16 %conv_out_buf_0_V, i64 0, i64 0"   --->   Operation 158 'getelementptr' 'conv_out_buf_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv_out_buf_1_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 159 'alloca' 'conv_out_buf_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_out_buf_2_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 160 'alloca' 'conv_out_buf_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv_out_buf_3_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 161 'alloca' 'conv_out_buf_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln731 = store i16 0, i9 %conv_out_buf_0_V_addr"   --->   Operation 162 'store' 'store_ln731' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 163 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [tiled_conv.cpp:52]   --->   Operation 163 'br' 'br_ln52' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%indvar_flatten95 = phi i10 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i10 %add_ln52_2, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:52]   --->   Operation 164 'phi' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%ti = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %select_ln52_1, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:52]   --->   Operation 165 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tj = phi i6 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln55, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:55]   --->   Operation 166 'phi' 'tj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln52_2 = add i10 %indvar_flatten95, i10 1" [tiled_conv.cpp:52]   --->   Operation 167 'add' 'add_ln52_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (1.77ns)   --->   "%icmp_ln52 = icmp_eq  i10 %indvar_flatten95, i10 512" [tiled_conv.cpp:52]   --->   Operation 168 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split8, void" [tiled_conv.cpp:52]   --->   Operation 169 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.78ns)   --->   "%add_ln52 = add i5 %ti, i5 1" [tiled_conv.cpp:52]   --->   Operation 170 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (1.42ns)   --->   "%icmp_ln55 = icmp_eq  i6 %tj, i6 32" [tiled_conv.cpp:55]   --->   Operation 171 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (1.21ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i5 %add_ln52, i5 %ti" [tiled_conv.cpp:52]   --->   Operation 172 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i5 %select_ln52_1" [tiled_conv.cpp:52]   --->   Operation 173 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [tiled_conv.cpp:104]   --->   Operation 174 'ret' 'ret_ln104' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.26>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_str"   --->   Operation 175 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 176 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.18ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i6 0, i6 %tj" [tiled_conv.cpp:52]   --->   Operation 177 'select' 'select_ln52' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %select_ln52_1" [tiled_conv.cpp:52]   --->   Operation 178 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (3.36ns) (grouped into DSP with root node add_ln52_1)   --->   "%mul_ln52 = mul i11 %zext_ln52, i11 46" [tiled_conv.cpp:52]   --->   Operation 179 'mul' 'mul_ln52' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln52_1 = add i11 %mul_ln52, i11 2045" [tiled_conv.cpp:52]   --->   Operation 180 'add' 'add_ln52_1' <Predicate = true> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [tiled_conv.cpp:55]   --->   Operation 181 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln52" [utils.cpp:28]   --->   Operation 182 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5 0" [utils.cpp:28]   --->   Operation 183 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln28, i3 0" [utils.cpp:28]   --->   Operation 184 'bitconcatenate' 'shl_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %shl_ln28_1" [utils.cpp:28]   --->   Operation 185 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %shl_ln" [utils.cpp:28]   --->   Operation 186 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.73ns)   --->   "%add_ln46_1 = add i11 %zext_ln28_1, i11 %zext_ln28" [utils.cpp:46]   --->   Operation 187 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %add_ln46_1" [utils.cpp:46]   --->   Operation 188 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.88ns)   --->   "%p_mid172 = icmp_ugt  i11 %add_ln52_1, i11 735" [tiled_conv.cpp:52]   --->   Operation 189 'icmp' 'p_mid172' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [utils.cpp:34]   --->   Operation 190 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.19>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%indvar_flatten84 = phi i13 0, void %.split8, i13 %add_ln34_2, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:34]   --->   Operation 191 'phi' 'indvar_flatten84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%c = phi i2 0, void %.split8, i2 %select_ln34_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:34]   --->   Operation 192 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %.split8, i12 %select_ln37_4, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:37]   --->   Operation 193 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.split8, i6 %select_ln37_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:39]   --->   Operation 194 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %.split8, i6 %add_ln42, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 195 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten84, i13 1" [utils.cpp:34]   --->   Operation 196 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i" [utils.cpp:37]   --->   Operation 197 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %add_ln52_1, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 198 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (1.88ns)   --->   "%empty = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 199 'icmp' 'empty' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 200 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten84, i13 7176" [utils.cpp:34]   --->   Operation 201 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split4, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [utils.cpp:34]   --->   Operation 202 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c, i2 1" [utils.cpp:34]   --->   Operation 203 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten, i12 2392" [utils.cpp:37]   --->   Operation 204 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i" [utils.cpp:34]   --->   Operation 205 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c" [utils.cpp:34]   --->   Operation 206 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 207 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j, i6 46" [utils.cpp:42]   --->   Operation 208 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 209 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 210 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 211 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j" [utils.cpp:37]   --->   Operation 212 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 213 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 214 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (1.82ns)   --->   "%add_ln46_2 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 215 'add' 'add_ln46_2' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 216 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten, i12 1" [utils.cpp:37]   --->   Operation 217 'add' 'add_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 218 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 219 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 220 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 221 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid172, i1 %empty" [utils.cpp:34]   --->   Operation 222 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln52_1, i11 %add_ln39" [utils.cpp:34]   --->   Operation 223 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 224 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln52_1, i11 %zext_ln37_1" [utils.cpp:39]   --->   Operation 225 'add' 'add_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (1.88ns)   --->   "%p_mid149 = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 226 'icmp' 'p_mid149' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid149, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 227 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_1, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 228 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 229 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 230 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln47_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 231 'bitconcatenate' 'sext_ln47_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln47_mid2_v_cast = sext i20 %sext_ln47_mid2_v" [utils.cpp:37]   --->   Operation 232 'sext' 'sext_ln47_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_2" [utils.cpp:46]   --->   Operation 233 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %zext_ln46" [utils.cpp:46]   --->   Operation 234 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 235 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 236 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (1.58ns)   --->   "%br_ln46 = br i1 %or_ln46, void, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 237 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 238 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_2" [utils.cpp:49]   --->   Operation 239 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 240 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 241 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln47_mid2_v_cast" [utils.cpp:49]   --->   Operation 241 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %select_ln34_1" [utils.cpp:47]   --->   Operation 242 'zext' 'zext_ln47' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (3.36ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i8 %zext_ln47, i8 52" [utils.cpp:47]   --->   Operation 243 'mul' 'mul_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 244 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 245 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %select_ln37_1" [utils.cpp:47]   --->   Operation 246 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln47 = add i8 %mul_ln47, i8 %zext_ln47_1" [utils.cpp:47]   --->   Operation 247 'add' 'add_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 248 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 249 'add' 'add_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 250 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 251 'sext' 'sext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 252 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (1.48ns)   --->   "%switch_ln47 = switch i6 %select_ln37, void %branch45, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44" [utils.cpp:47]   --->   Operation 253 'switch' 'switch_ln47' <Predicate = true> <Delay = 1.48>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 254 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 254 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 255 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 255 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 256 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 256 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 257 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 257 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 258 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 258 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 259 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 259 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 260 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 260 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 261 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:49]   --->   Operation 261 'read' 'fm_addr_read' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.84>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 262 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 263 'speclooptripcount' 'empty_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 264 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 265 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i8 %add_ln47" [utils.cpp:47]   --->   Operation 266 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 267 'getelementptr' 'conv_in_buf_V_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1_addr = getelementptr i16 %conv_in_buf_V_1, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 268 'getelementptr' 'conv_in_buf_V_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2_addr = getelementptr i16 %conv_in_buf_V_2, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 269 'getelementptr' 'conv_in_buf_V_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%conv_in_buf_V_3_addr = getelementptr i16 %conv_in_buf_V_3, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 270 'getelementptr' 'conv_in_buf_V_3_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%conv_in_buf_V_4_addr = getelementptr i16 %conv_in_buf_V_4, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 271 'getelementptr' 'conv_in_buf_V_4_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%conv_in_buf_V_5_addr = getelementptr i16 %conv_in_buf_V_5, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 272 'getelementptr' 'conv_in_buf_V_5_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%conv_in_buf_V_6_addr = getelementptr i16 %conv_in_buf_V_6, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 273 'getelementptr' 'conv_in_buf_V_6_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%conv_in_buf_V_7_addr = getelementptr i16 %conv_in_buf_V_7, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 274 'getelementptr' 'conv_in_buf_V_7_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%conv_in_buf_V_8_addr = getelementptr i16 %conv_in_buf_V_8, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 275 'getelementptr' 'conv_in_buf_V_8_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%conv_in_buf_V_9_addr = getelementptr i16 %conv_in_buf_V_9, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 276 'getelementptr' 'conv_in_buf_V_9_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%conv_in_buf_V_10_addr = getelementptr i16 %conv_in_buf_V_10, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 277 'getelementptr' 'conv_in_buf_V_10_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%conv_in_buf_V_11_addr = getelementptr i16 %conv_in_buf_V_11, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 278 'getelementptr' 'conv_in_buf_V_11_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%conv_in_buf_V_12_addr = getelementptr i16 %conv_in_buf_V_12, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 279 'getelementptr' 'conv_in_buf_V_12_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%conv_in_buf_V_13_addr = getelementptr i16 %conv_in_buf_V_13, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 280 'getelementptr' 'conv_in_buf_V_13_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%conv_in_buf_V_14_addr = getelementptr i16 %conv_in_buf_V_14, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 281 'getelementptr' 'conv_in_buf_V_14_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%conv_in_buf_V_15_addr = getelementptr i16 %conv_in_buf_V_15, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 282 'getelementptr' 'conv_in_buf_V_15_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%conv_in_buf_V_16_addr = getelementptr i16 %conv_in_buf_V_16, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 283 'getelementptr' 'conv_in_buf_V_16_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%conv_in_buf_V_17_addr = getelementptr i16 %conv_in_buf_V_17, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 284 'getelementptr' 'conv_in_buf_V_17_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%conv_in_buf_V_18_addr = getelementptr i16 %conv_in_buf_V_18, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 285 'getelementptr' 'conv_in_buf_V_18_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%conv_in_buf_V_19_addr = getelementptr i16 %conv_in_buf_V_19, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 286 'getelementptr' 'conv_in_buf_V_19_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%conv_in_buf_V_20_addr = getelementptr i16 %conv_in_buf_V_20, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 287 'getelementptr' 'conv_in_buf_V_20_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%conv_in_buf_V_21_addr = getelementptr i16 %conv_in_buf_V_21, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 288 'getelementptr' 'conv_in_buf_V_21_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%conv_in_buf_V_22_addr = getelementptr i16 %conv_in_buf_V_22, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 289 'getelementptr' 'conv_in_buf_V_22_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%conv_in_buf_V_23_addr = getelementptr i16 %conv_in_buf_V_23, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 290 'getelementptr' 'conv_in_buf_V_23_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%conv_in_buf_V_24_addr = getelementptr i16 %conv_in_buf_V_24, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 291 'getelementptr' 'conv_in_buf_V_24_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%conv_in_buf_V_25_addr = getelementptr i16 %conv_in_buf_V_25, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 292 'getelementptr' 'conv_in_buf_V_25_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%conv_in_buf_V_26_addr = getelementptr i16 %conv_in_buf_V_26, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 293 'getelementptr' 'conv_in_buf_V_26_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%conv_in_buf_V_27_addr = getelementptr i16 %conv_in_buf_V_27, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 294 'getelementptr' 'conv_in_buf_V_27_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%conv_in_buf_V_28_addr = getelementptr i16 %conv_in_buf_V_28, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 295 'getelementptr' 'conv_in_buf_V_28_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%conv_in_buf_V_29_addr = getelementptr i16 %conv_in_buf_V_29, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 296 'getelementptr' 'conv_in_buf_V_29_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%conv_in_buf_V_30_addr = getelementptr i16 %conv_in_buf_V_30, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 297 'getelementptr' 'conv_in_buf_V_30_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%conv_in_buf_V_31_addr = getelementptr i16 %conv_in_buf_V_31, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 298 'getelementptr' 'conv_in_buf_V_31_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%conv_in_buf_V_32_addr = getelementptr i16 %conv_in_buf_V_32, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 299 'getelementptr' 'conv_in_buf_V_32_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%conv_in_buf_V_33_addr = getelementptr i16 %conv_in_buf_V_33, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 300 'getelementptr' 'conv_in_buf_V_33_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%conv_in_buf_V_34_addr = getelementptr i16 %conv_in_buf_V_34, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 301 'getelementptr' 'conv_in_buf_V_34_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%conv_in_buf_V_35_addr = getelementptr i16 %conv_in_buf_V_35, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 302 'getelementptr' 'conv_in_buf_V_35_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%conv_in_buf_V_36_addr = getelementptr i16 %conv_in_buf_V_36, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 303 'getelementptr' 'conv_in_buf_V_36_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%conv_in_buf_V_37_addr = getelementptr i16 %conv_in_buf_V_37, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 304 'getelementptr' 'conv_in_buf_V_37_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%conv_in_buf_V_38_addr = getelementptr i16 %conv_in_buf_V_38, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 305 'getelementptr' 'conv_in_buf_V_38_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%conv_in_buf_V_39_addr = getelementptr i16 %conv_in_buf_V_39, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 306 'getelementptr' 'conv_in_buf_V_39_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%conv_in_buf_V_40_addr = getelementptr i16 %conv_in_buf_V_40, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 307 'getelementptr' 'conv_in_buf_V_40_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%conv_in_buf_V_41_addr = getelementptr i16 %conv_in_buf_V_41, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 308 'getelementptr' 'conv_in_buf_V_41_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%conv_in_buf_V_42_addr = getelementptr i16 %conv_in_buf_V_42, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 309 'getelementptr' 'conv_in_buf_V_42_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%conv_in_buf_V_43_addr = getelementptr i16 %conv_in_buf_V_43, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 310 'getelementptr' 'conv_in_buf_V_43_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%conv_in_buf_V_44_addr = getelementptr i16 %conv_in_buf_V_44, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 311 'getelementptr' 'conv_in_buf_V_44_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%conv_in_buf_V_45_addr = getelementptr i16 %conv_in_buf_V_45, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 312 'getelementptr' 'conv_in_buf_V_45_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 313 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [utils.cpp:42]   --->   Operation 314 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 315 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 315 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 1.58>
ST_15 : Operation 316 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %fm_addr_read, void, i16 0, void %.split4" [utils.cpp:49]   --->   Operation 316 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_44_addr" [utils.cpp:47]   --->   Operation 317 'store' 'store_ln47' <Predicate = (select_ln37 == 44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 318 'br' 'br_ln47' <Predicate = (select_ln37 == 44)> <Delay = 0.00>
ST_15 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_43_addr" [utils.cpp:47]   --->   Operation 319 'store' 'store_ln47' <Predicate = (select_ln37 == 43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 320 'br' 'br_ln47' <Predicate = (select_ln37 == 43)> <Delay = 0.00>
ST_15 : Operation 321 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_42_addr" [utils.cpp:47]   --->   Operation 321 'store' 'store_ln47' <Predicate = (select_ln37 == 42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 322 'br' 'br_ln47' <Predicate = (select_ln37 == 42)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_41_addr" [utils.cpp:47]   --->   Operation 323 'store' 'store_ln47' <Predicate = (select_ln37 == 41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 324 'br' 'br_ln47' <Predicate = (select_ln37 == 41)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_40_addr" [utils.cpp:47]   --->   Operation 325 'store' 'store_ln47' <Predicate = (select_ln37 == 40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 326 'br' 'br_ln47' <Predicate = (select_ln37 == 40)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_39_addr" [utils.cpp:47]   --->   Operation 327 'store' 'store_ln47' <Predicate = (select_ln37 == 39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 328 'br' 'br_ln47' <Predicate = (select_ln37 == 39)> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_38_addr" [utils.cpp:47]   --->   Operation 329 'store' 'store_ln47' <Predicate = (select_ln37 == 38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 330 'br' 'br_ln47' <Predicate = (select_ln37 == 38)> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_37_addr" [utils.cpp:47]   --->   Operation 331 'store' 'store_ln47' <Predicate = (select_ln37 == 37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 332 'br' 'br_ln47' <Predicate = (select_ln37 == 37)> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_36_addr" [utils.cpp:47]   --->   Operation 333 'store' 'store_ln47' <Predicate = (select_ln37 == 36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 334 'br' 'br_ln47' <Predicate = (select_ln37 == 36)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_35_addr" [utils.cpp:47]   --->   Operation 335 'store' 'store_ln47' <Predicate = (select_ln37 == 35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 336 'br' 'br_ln47' <Predicate = (select_ln37 == 35)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_34_addr" [utils.cpp:47]   --->   Operation 337 'store' 'store_ln47' <Predicate = (select_ln37 == 34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 338 'br' 'br_ln47' <Predicate = (select_ln37 == 34)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_33_addr" [utils.cpp:47]   --->   Operation 339 'store' 'store_ln47' <Predicate = (select_ln37 == 33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 340 'br' 'br_ln47' <Predicate = (select_ln37 == 33)> <Delay = 0.00>
ST_15 : Operation 341 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_32_addr" [utils.cpp:47]   --->   Operation 341 'store' 'store_ln47' <Predicate = (select_ln37 == 32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 342 'br' 'br_ln47' <Predicate = (select_ln37 == 32)> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_31_addr" [utils.cpp:47]   --->   Operation 343 'store' 'store_ln47' <Predicate = (select_ln37 == 31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 344 'br' 'br_ln47' <Predicate = (select_ln37 == 31)> <Delay = 0.00>
ST_15 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_30_addr" [utils.cpp:47]   --->   Operation 345 'store' 'store_ln47' <Predicate = (select_ln37 == 30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 346 'br' 'br_ln47' <Predicate = (select_ln37 == 30)> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_29_addr" [utils.cpp:47]   --->   Operation 347 'store' 'store_ln47' <Predicate = (select_ln37 == 29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 348 'br' 'br_ln47' <Predicate = (select_ln37 == 29)> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_28_addr" [utils.cpp:47]   --->   Operation 349 'store' 'store_ln47' <Predicate = (select_ln37 == 28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 350 'br' 'br_ln47' <Predicate = (select_ln37 == 28)> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_27_addr" [utils.cpp:47]   --->   Operation 351 'store' 'store_ln47' <Predicate = (select_ln37 == 27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 352 'br' 'br_ln47' <Predicate = (select_ln37 == 27)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_26_addr" [utils.cpp:47]   --->   Operation 353 'store' 'store_ln47' <Predicate = (select_ln37 == 26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 354 'br' 'br_ln47' <Predicate = (select_ln37 == 26)> <Delay = 0.00>
ST_15 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_25_addr" [utils.cpp:47]   --->   Operation 355 'store' 'store_ln47' <Predicate = (select_ln37 == 25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 356 'br' 'br_ln47' <Predicate = (select_ln37 == 25)> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_24_addr" [utils.cpp:47]   --->   Operation 357 'store' 'store_ln47' <Predicate = (select_ln37 == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 358 'br' 'br_ln47' <Predicate = (select_ln37 == 24)> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_23_addr" [utils.cpp:47]   --->   Operation 359 'store' 'store_ln47' <Predicate = (select_ln37 == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 360 'br' 'br_ln47' <Predicate = (select_ln37 == 23)> <Delay = 0.00>
ST_15 : Operation 361 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_22_addr" [utils.cpp:47]   --->   Operation 361 'store' 'store_ln47' <Predicate = (select_ln37 == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 362 'br' 'br_ln47' <Predicate = (select_ln37 == 22)> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_21_addr" [utils.cpp:47]   --->   Operation 363 'store' 'store_ln47' <Predicate = (select_ln37 == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 364 'br' 'br_ln47' <Predicate = (select_ln37 == 21)> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_20_addr" [utils.cpp:47]   --->   Operation 365 'store' 'store_ln47' <Predicate = (select_ln37 == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 366 'br' 'br_ln47' <Predicate = (select_ln37 == 20)> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_19_addr" [utils.cpp:47]   --->   Operation 367 'store' 'store_ln47' <Predicate = (select_ln37 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 368 'br' 'br_ln47' <Predicate = (select_ln37 == 19)> <Delay = 0.00>
ST_15 : Operation 369 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_18_addr" [utils.cpp:47]   --->   Operation 369 'store' 'store_ln47' <Predicate = (select_ln37 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 370 'br' 'br_ln47' <Predicate = (select_ln37 == 18)> <Delay = 0.00>
ST_15 : Operation 371 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_17_addr" [utils.cpp:47]   --->   Operation 371 'store' 'store_ln47' <Predicate = (select_ln37 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 372 'br' 'br_ln47' <Predicate = (select_ln37 == 17)> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_16_addr" [utils.cpp:47]   --->   Operation 373 'store' 'store_ln47' <Predicate = (select_ln37 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 374 'br' 'br_ln47' <Predicate = (select_ln37 == 16)> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_15_addr" [utils.cpp:47]   --->   Operation 375 'store' 'store_ln47' <Predicate = (select_ln37 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 376 'br' 'br_ln47' <Predicate = (select_ln37 == 15)> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_14_addr" [utils.cpp:47]   --->   Operation 377 'store' 'store_ln47' <Predicate = (select_ln37 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 378 'br' 'br_ln47' <Predicate = (select_ln37 == 14)> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_13_addr" [utils.cpp:47]   --->   Operation 379 'store' 'store_ln47' <Predicate = (select_ln37 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 380 'br' 'br_ln47' <Predicate = (select_ln37 == 13)> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_12_addr" [utils.cpp:47]   --->   Operation 381 'store' 'store_ln47' <Predicate = (select_ln37 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 382 'br' 'br_ln47' <Predicate = (select_ln37 == 12)> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_11_addr" [utils.cpp:47]   --->   Operation 383 'store' 'store_ln47' <Predicate = (select_ln37 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 384 'br' 'br_ln47' <Predicate = (select_ln37 == 11)> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_10_addr" [utils.cpp:47]   --->   Operation 385 'store' 'store_ln47' <Predicate = (select_ln37 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 386 'br' 'br_ln47' <Predicate = (select_ln37 == 10)> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_9_addr" [utils.cpp:47]   --->   Operation 387 'store' 'store_ln47' <Predicate = (select_ln37 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 388 'br' 'br_ln47' <Predicate = (select_ln37 == 9)> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_8_addr" [utils.cpp:47]   --->   Operation 389 'store' 'store_ln47' <Predicate = (select_ln37 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 390 'br' 'br_ln47' <Predicate = (select_ln37 == 8)> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_7_addr" [utils.cpp:47]   --->   Operation 391 'store' 'store_ln47' <Predicate = (select_ln37 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 392 'br' 'br_ln47' <Predicate = (select_ln37 == 7)> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_6_addr" [utils.cpp:47]   --->   Operation 393 'store' 'store_ln47' <Predicate = (select_ln37 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 394 'br' 'br_ln47' <Predicate = (select_ln37 == 6)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_5_addr" [utils.cpp:47]   --->   Operation 395 'store' 'store_ln47' <Predicate = (select_ln37 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 396 'br' 'br_ln47' <Predicate = (select_ln37 == 5)> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_4_addr" [utils.cpp:47]   --->   Operation 397 'store' 'store_ln47' <Predicate = (select_ln37 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 398 'br' 'br_ln47' <Predicate = (select_ln37 == 4)> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_3_addr" [utils.cpp:47]   --->   Operation 399 'store' 'store_ln47' <Predicate = (select_ln37 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 400 'br' 'br_ln47' <Predicate = (select_ln37 == 3)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_2_addr" [utils.cpp:47]   --->   Operation 401 'store' 'store_ln47' <Predicate = (select_ln37 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 402 'br' 'br_ln47' <Predicate = (select_ln37 == 2)> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_1_addr" [utils.cpp:47]   --->   Operation 403 'store' 'store_ln47' <Predicate = (select_ln37 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 404 'br' 'br_ln47' <Predicate = (select_ln37 == 1)> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_0_addr" [utils.cpp:47]   --->   Operation 405 'store' 'store_ln47' <Predicate = (select_ln37 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 406 'br' 'br_ln47' <Predicate = (select_ln37 == 0)> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i8 %conv_in_buf_V_45_addr" [utils.cpp:47]   --->   Operation 407 'store' 'store_ln47' <Predicate = (select_ln37 == 63) | (select_ln37 == 62) | (select_ln37 == 61) | (select_ln37 == 60) | (select_ln37 == 59) | (select_ln37 == 58) | (select_ln37 == 57) | (select_ln37 == 56) | (select_ln37 == 55) | (select_ln37 == 54) | (select_ln37 == 53) | (select_ln37 == 52) | (select_ln37 == 51) | (select_ln37 == 50) | (select_ln37 == 49) | (select_ln37 == 48) | (select_ln37 == 47) | (select_ln37 == 46) | (select_ln37 == 45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i154" [utils.cpp:47]   --->   Operation 408 'br' 'br_ln47' <Predicate = (select_ln37 == 63) | (select_ln37 == 62) | (select_ln37 == 61) | (select_ln37 == 60) | (select_ln37 == 59) | (select_ln37 == 58) | (select_ln37 == 57) | (select_ln37 == 56) | (select_ln37 == 55) | (select_ln37 == 54) | (select_ln37 == 53) | (select_ln37 == 52) | (select_ln37 == 51) | (select_ln37 == 50) | (select_ln37 == 49) | (select_ln37 == 48) | (select_ln37 == 47) | (select_ln37 == 46) | (select_ln37 == 45)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 6.58>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_1_load = load i16 %conv_bias_buf_V_0_1" [tiled_conv.cpp:77]   --->   Operation 409 'load' 'conv_bias_buf_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_1_load = load i16 %conv_bias_buf_V_1_1" [tiled_conv.cpp:77]   --->   Operation 410 'load' 'conv_bias_buf_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_1_load = load i16 %conv_bias_buf_V_2_1" [tiled_conv.cpp:77]   --->   Operation 411 'load' 'conv_bias_buf_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_1_load = load i16 %conv_bias_buf_V_3_1" [tiled_conv.cpp:77]   --->   Operation 412 'load' 'conv_bias_buf_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 413 [2/2] (6.58ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_1_load, i16 %conv_bias_buf_V_1_1_load, i16 %conv_bias_buf_V_2_1_load, i16 %conv_bias_buf_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 413 'call' 'call_ret' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 414 [1/1] (1.82ns)   --->   "%add_ln55 = add i6 %select_ln52, i6 1" [tiled_conv.cpp:55]   --->   Operation 414 'add' 'add_ln55' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 0.80>
ST_17 : Operation 415 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_1_load, i16 %conv_bias_buf_V_1_1_load, i16 %conv_bias_buf_V_2_1_load, i16 %conv_bias_buf_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 415 'call' 'call_ret' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 416 'extractvalue' 'conv_bias_buf_V_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 417 'extractvalue' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 418 'extractvalue' 'conv_bias_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 419 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 419 'extractvalue' 'conv_bias_buf_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 2.06>
ST_18 : Operation 420 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 420 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 421 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 421 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 422 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 0" [tiled_conv.cpp:94]   --->   Operation 422 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 423 [2/2] (6.58ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 423 'call' 'call_ret1' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.80>
ST_21 : Operation 424 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 0" [tiled_conv.cpp:94]   --->   Operation 424 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 425 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 425 'call' 'call_ret1' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 426 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 426 'extractvalue' 'conv_bias_buf_V_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 427 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 427 'extractvalue' 'conv_bias_buf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 428 'extractvalue' 'conv_bias_buf_V_2_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 429 'extractvalue' 'conv_bias_buf_V_3_2' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 2.06>
ST_22 : Operation 430 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2" [tiled_conv.cpp:86]   --->   Operation 430 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 11> <Delay = 0.00>
ST_23 : Operation 431 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2" [tiled_conv.cpp:86]   --->   Operation 431 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 432 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 1" [tiled_conv.cpp:94]   --->   Operation 432 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 433 [2/2] (6.58ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 433 'call' 'call_ret2' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 13> <Delay = 0.80>
ST_25 : Operation 434 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 1" [tiled_conv.cpp:94]   --->   Operation 434 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 435 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 435 'call' 'call_ret2' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 436 'extractvalue' 'conv_bias_buf_V_0_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 437 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 437 'extractvalue' 'conv_bias_buf_V_1_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 438 'extractvalue' 'conv_bias_buf_V_2_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 439 'extractvalue' 'conv_bias_buf_V_3_3' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 2.06>
ST_26 : Operation 440 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3" [tiled_conv.cpp:86]   --->   Operation 440 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 15> <Delay = 0.00>
ST_27 : Operation 441 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3" [tiled_conv.cpp:86]   --->   Operation 441 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 442 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 2" [tiled_conv.cpp:94]   --->   Operation 442 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 443 [2/2] (6.58ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 443 'call' 'call_ret3' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 17> <Delay = 0.80>
ST_29 : Operation 444 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 2" [tiled_conv.cpp:94]   --->   Operation 444 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 445 [1/2] (0.80ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 445 'call' 'call_ret3' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 446 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 446 'extractvalue' 'conv_bias_buf_V_0_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 447 'extractvalue' 'conv_bias_buf_V_1_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 448 'extractvalue' 'conv_bias_buf_V_2_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_4 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 449 'extractvalue' 'conv_bias_buf_V_3_4' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 2.06>
ST_30 : Operation 450 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4" [tiled_conv.cpp:86]   --->   Operation 450 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 19> <Delay = 0.00>
ST_31 : Operation 451 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4" [tiled_conv.cpp:86]   --->   Operation 451 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 20> <Delay = 7.30>
ST_32 : Operation 452 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 3" [tiled_conv.cpp:94]   --->   Operation 452 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 453 [2/2] (6.58ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 453 'call' 'call_ret4' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 21> <Delay = 0.80>
ST_33 : Operation 454 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 3" [tiled_conv.cpp:94]   --->   Operation 454 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 455 [1/2] (0.80ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 455 'call' 'call_ret4' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 456 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 456 'extractvalue' 'conv_bias_buf_V_0_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 457 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 457 'extractvalue' 'conv_bias_buf_V_1_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 458 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 458 'extractvalue' 'conv_bias_buf_V_2_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 459 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_5 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 459 'extractvalue' 'conv_bias_buf_V_3_5' <Predicate = true> <Delay = 0.00>

State 34 <SV = 22> <Delay = 2.06>
ST_34 : Operation 460 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5" [tiled_conv.cpp:86]   --->   Operation 460 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 23> <Delay = 0.00>
ST_35 : Operation 461 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5" [tiled_conv.cpp:86]   --->   Operation 461 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 24> <Delay = 7.30>
ST_36 : Operation 462 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 4" [tiled_conv.cpp:94]   --->   Operation 462 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 463 [2/2] (6.58ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 463 'call' 'call_ret5' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 25> <Delay = 0.80>
ST_37 : Operation 464 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 4" [tiled_conv.cpp:94]   --->   Operation 464 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 465 [1/2] (0.80ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 465 'call' 'call_ret5' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 466 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 466 'extractvalue' 'conv_bias_buf_V_0_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 467 'extractvalue' 'conv_bias_buf_V_1_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 468 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 468 'extractvalue' 'conv_bias_buf_V_2_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 469 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_6 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 469 'extractvalue' 'conv_bias_buf_V_3_6' <Predicate = true> <Delay = 0.00>

State 38 <SV = 26> <Delay = 2.06>
ST_38 : Operation 470 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6" [tiled_conv.cpp:86]   --->   Operation 470 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 27> <Delay = 0.00>
ST_39 : Operation 471 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6" [tiled_conv.cpp:86]   --->   Operation 471 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 28> <Delay = 7.30>
ST_40 : Operation 472 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 5" [tiled_conv.cpp:94]   --->   Operation 472 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 473 [2/2] (6.58ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 473 'call' 'call_ret6' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 29> <Delay = 0.80>
ST_41 : Operation 474 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 5" [tiled_conv.cpp:94]   --->   Operation 474 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 475 [1/2] (0.80ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 475 'call' 'call_ret6' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 476 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 476 'extractvalue' 'conv_bias_buf_V_0_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 477 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 477 'extractvalue' 'conv_bias_buf_V_1_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 478 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 478 'extractvalue' 'conv_bias_buf_V_2_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 479 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_7 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 479 'extractvalue' 'conv_bias_buf_V_3_7' <Predicate = true> <Delay = 0.00>

State 42 <SV = 30> <Delay = 2.06>
ST_42 : Operation 480 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7" [tiled_conv.cpp:86]   --->   Operation 480 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 31> <Delay = 0.00>
ST_43 : Operation 481 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7" [tiled_conv.cpp:86]   --->   Operation 481 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 32> <Delay = 7.30>
ST_44 : Operation 482 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 6" [tiled_conv.cpp:94]   --->   Operation 482 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 483 [2/2] (6.58ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 483 'call' 'call_ret7' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 33> <Delay = 0.80>
ST_45 : Operation 484 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 6" [tiled_conv.cpp:94]   --->   Operation 484 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 485 [1/2] (0.80ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 485 'call' 'call_ret7' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 486 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 486 'extractvalue' 'conv_bias_buf_V_0_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 487 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 487 'extractvalue' 'conv_bias_buf_V_1_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 488 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 488 'extractvalue' 'conv_bias_buf_V_2_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 489 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_8 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 489 'extractvalue' 'conv_bias_buf_V_3_8' <Predicate = true> <Delay = 0.00>

State 46 <SV = 34> <Delay = 2.06>
ST_46 : Operation 490 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8" [tiled_conv.cpp:86]   --->   Operation 490 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 35> <Delay = 0.00>
ST_47 : Operation 491 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8" [tiled_conv.cpp:86]   --->   Operation 491 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 36> <Delay = 7.30>
ST_48 : Operation 492 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 7" [tiled_conv.cpp:94]   --->   Operation 492 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 493 [2/2] (6.58ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 493 'call' 'call_ret8' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 37> <Delay = 0.80>
ST_49 : Operation 494 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 7" [tiled_conv.cpp:94]   --->   Operation 494 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 495 [1/2] (0.80ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 495 'call' 'call_ret8' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 496 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 496 'extractvalue' 'conv_bias_buf_V_0_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 497 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 497 'extractvalue' 'conv_bias_buf_V_1_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 498 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 498 'extractvalue' 'conv_bias_buf_V_2_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 499 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_9 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 499 'extractvalue' 'conv_bias_buf_V_3_9' <Predicate = true> <Delay = 0.00>

State 50 <SV = 38> <Delay = 2.06>
ST_50 : Operation 500 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9" [tiled_conv.cpp:86]   --->   Operation 500 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 39> <Delay = 0.00>
ST_51 : Operation 501 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9" [tiled_conv.cpp:86]   --->   Operation 501 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 40> <Delay = 7.30>
ST_52 : Operation 502 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 8" [tiled_conv.cpp:94]   --->   Operation 502 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 503 [2/2] (6.58ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 503 'call' 'call_ret9' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 41> <Delay = 0.80>
ST_53 : Operation 504 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 8" [tiled_conv.cpp:94]   --->   Operation 504 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 505 [1/2] (0.80ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 505 'call' 'call_ret9' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 506 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 506 'extractvalue' 'conv_bias_buf_V_0_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 507 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 507 'extractvalue' 'conv_bias_buf_V_1_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 508 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 508 'extractvalue' 'conv_bias_buf_V_2_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 509 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_10 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 509 'extractvalue' 'conv_bias_buf_V_3_10' <Predicate = true> <Delay = 0.00>

State 54 <SV = 42> <Delay = 2.06>
ST_54 : Operation 510 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10" [tiled_conv.cpp:86]   --->   Operation 510 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 43> <Delay = 0.00>
ST_55 : Operation 511 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10" [tiled_conv.cpp:86]   --->   Operation 511 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 44> <Delay = 7.30>
ST_56 : Operation 512 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 9" [tiled_conv.cpp:94]   --->   Operation 512 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 513 [2/2] (6.58ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 513 'call' 'call_ret10' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 45> <Delay = 0.80>
ST_57 : Operation 514 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 9" [tiled_conv.cpp:94]   --->   Operation 514 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 515 [1/2] (0.80ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 515 'call' 'call_ret10' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 516 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 516 'extractvalue' 'conv_bias_buf_V_0_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 517 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 517 'extractvalue' 'conv_bias_buf_V_1_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 518 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 518 'extractvalue' 'conv_bias_buf_V_2_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 519 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_11 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 519 'extractvalue' 'conv_bias_buf_V_3_11' <Predicate = true> <Delay = 0.00>

State 58 <SV = 46> <Delay = 2.06>
ST_58 : Operation 520 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11" [tiled_conv.cpp:86]   --->   Operation 520 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 47> <Delay = 0.00>
ST_59 : Operation 521 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11" [tiled_conv.cpp:86]   --->   Operation 521 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 48> <Delay = 7.30>
ST_60 : Operation 522 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 10" [tiled_conv.cpp:94]   --->   Operation 522 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 523 [2/2] (6.58ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 523 'call' 'call_ret11' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 49> <Delay = 0.80>
ST_61 : Operation 524 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 10" [tiled_conv.cpp:94]   --->   Operation 524 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 525 [1/2] (0.80ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 525 'call' 'call_ret11' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 526 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 526 'extractvalue' 'conv_bias_buf_V_0_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 527 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 527 'extractvalue' 'conv_bias_buf_V_1_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 528 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 528 'extractvalue' 'conv_bias_buf_V_2_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 529 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_12 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 529 'extractvalue' 'conv_bias_buf_V_3_12' <Predicate = true> <Delay = 0.00>

State 62 <SV = 50> <Delay = 2.06>
ST_62 : Operation 530 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12" [tiled_conv.cpp:86]   --->   Operation 530 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 51> <Delay = 0.00>
ST_63 : Operation 531 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12" [tiled_conv.cpp:86]   --->   Operation 531 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 52> <Delay = 7.30>
ST_64 : Operation 532 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 11" [tiled_conv.cpp:94]   --->   Operation 532 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 533 [2/2] (6.58ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 533 'call' 'call_ret12' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 53> <Delay = 0.80>
ST_65 : Operation 534 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 11" [tiled_conv.cpp:94]   --->   Operation 534 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 535 [1/2] (0.80ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 535 'call' 'call_ret12' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 536 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 536 'extractvalue' 'conv_bias_buf_V_0_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 537 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 537 'extractvalue' 'conv_bias_buf_V_1_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 538 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 538 'extractvalue' 'conv_bias_buf_V_2_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 539 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_13 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 539 'extractvalue' 'conv_bias_buf_V_3_13' <Predicate = true> <Delay = 0.00>

State 66 <SV = 54> <Delay = 2.06>
ST_66 : Operation 540 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13" [tiled_conv.cpp:86]   --->   Operation 540 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 55> <Delay = 0.00>
ST_67 : Operation 541 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13" [tiled_conv.cpp:86]   --->   Operation 541 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 56> <Delay = 7.30>
ST_68 : Operation 542 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 12" [tiled_conv.cpp:94]   --->   Operation 542 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 543 [2/2] (6.58ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 543 'call' 'call_ret13' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 57> <Delay = 0.80>
ST_69 : Operation 544 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 12" [tiled_conv.cpp:94]   --->   Operation 544 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 545 [1/2] (0.80ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 545 'call' 'call_ret13' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 546 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 546 'extractvalue' 'conv_bias_buf_V_0_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 547 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 547 'extractvalue' 'conv_bias_buf_V_1_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 548 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 548 'extractvalue' 'conv_bias_buf_V_2_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 549 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_14 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 549 'extractvalue' 'conv_bias_buf_V_3_14' <Predicate = true> <Delay = 0.00>

State 70 <SV = 58> <Delay = 2.06>
ST_70 : Operation 550 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14" [tiled_conv.cpp:86]   --->   Operation 550 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 59> <Delay = 0.00>
ST_71 : Operation 551 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14" [tiled_conv.cpp:86]   --->   Operation 551 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 60> <Delay = 7.30>
ST_72 : Operation 552 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 13" [tiled_conv.cpp:94]   --->   Operation 552 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 553 [2/2] (6.58ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 553 'call' 'call_ret14' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 61> <Delay = 0.80>
ST_73 : Operation 554 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 13" [tiled_conv.cpp:94]   --->   Operation 554 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 555 [1/2] (0.80ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 555 'call' 'call_ret14' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 556 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 556 'extractvalue' 'conv_bias_buf_V_0_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 557 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 557 'extractvalue' 'conv_bias_buf_V_1_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 558 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 558 'extractvalue' 'conv_bias_buf_V_2_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 559 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_15 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 559 'extractvalue' 'conv_bias_buf_V_3_15' <Predicate = true> <Delay = 0.00>

State 74 <SV = 62> <Delay = 2.06>
ST_74 : Operation 560 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15" [tiled_conv.cpp:86]   --->   Operation 560 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 63> <Delay = 0.00>
ST_75 : Operation 561 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15" [tiled_conv.cpp:86]   --->   Operation 561 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 64> <Delay = 7.30>
ST_76 : Operation 562 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 14" [tiled_conv.cpp:94]   --->   Operation 562 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 563 [2/2] (6.58ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 563 'call' 'call_ret15' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 65> <Delay = 0.80>
ST_77 : Operation 564 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 14" [tiled_conv.cpp:94]   --->   Operation 564 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 565 [1/2] (0.80ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 565 'call' 'call_ret15' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 566 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 566 'extractvalue' 'conv_bias_buf_V_0_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 567 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 567 'extractvalue' 'conv_bias_buf_V_1_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 568 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 568 'extractvalue' 'conv_bias_buf_V_2_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 569 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_16 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 569 'extractvalue' 'conv_bias_buf_V_3_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 570 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_3_16, i16 %conv_bias_buf_V_3_1" [tiled_conv.cpp:77]   --->   Operation 570 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 571 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_2_1" [tiled_conv.cpp:77]   --->   Operation 571 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 572 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_1_1" [tiled_conv.cpp:77]   --->   Operation 572 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 573 [1/1] (0.00ns)   --->   "%store_ln77 = store i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_0_1" [tiled_conv.cpp:77]   --->   Operation 573 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>

State 78 <SV = 66> <Delay = 2.06>
ST_78 : Operation 574 [2/2] (2.06ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_3_16" [tiled_conv.cpp:86]   --->   Operation 574 'call' 'call_ln86' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 67> <Delay = 0.00>
ST_79 : Operation 575 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_V_45, i16 %conv_wt_buf_V_0, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_3_16" [tiled_conv.cpp:86]   --->   Operation 575 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 68> <Delay = 7.30>
ST_80 : Operation 576 [2/2] (7.30ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 15" [tiled_conv.cpp:94]   --->   Operation 576 'call' 'call_ln94' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 69> <Delay = 0.00>
ST_81 : Operation 577 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 15" [tiled_conv.cpp:94]   --->   Operation 577 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 578 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('conv_out_buf[0].V', tiled_conv.cpp:37) [82]  (0 ns)
	'getelementptr' operation ('conv_out_buf_0_V_addr') [83]  (0 ns)
	'store' operation ('store_ln731') of constant 0 on array 'conv_out_buf[0].V', tiled_conv.cpp:37 [87]  (3.25 ns)

 <State 2>: 3ns
The critical path consists of the following:
	'phi' operation ('ti', tiled_conv.cpp:52) with incoming values : ('select_ln52_1', tiled_conv.cpp:52) [91]  (0 ns)
	'add' operation ('add_ln52', tiled_conv.cpp:52) [97]  (1.78 ns)
	'select' operation ('select_ln52_1', tiled_conv.cpp:52) [102]  (1.22 ns)

 <State 3>: 8.26ns
The critical path consists of the following:
	'mul' operation of DSP[106] ('mul_ln52', tiled_conv.cpp:52) [105]  (3.36 ns)
	'add' operation of DSP[106] ('add_ln52_1', tiled_conv.cpp:52) [106]  (3.02 ns)
	'icmp' operation ('p_mid172', tiled_conv.cpp:52) [115]  (1.88 ns)

 <State 4>: 6.19ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', utils.cpp:37) with incoming values : ('select_ln37_4', utils.cpp:37) [120]  (0 ns)
	'icmp' operation ('icmp_ln37', utils.cpp:37) [134]  (1.99 ns)
	'select' operation ('select_ln34', utils.cpp:34) [135]  (1.19 ns)
	'add' operation ('add_ln37', utils.cpp:37) [149]  (1.83 ns)
	'select' operation ('select_ln37_1', utils.cpp:37) [153]  (1.19 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'add' operation ('add_ln39_1', utils.cpp:39) [204]  (1.64 ns)
	'select' operation ('select_ln37_3', utils.cpp:37) [207]  (0.692 ns)
	'add' operation ('add_ln49', utils.cpp:49) [224]  (0 ns)
	'add' operation ('add_ln49_1', utils.cpp:49) [225]  (4.11 ns)

 <State 6>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln34_1', utils.cpp:34) [142]  (3.52 ns)
	'add' operation ('add_ln49_2', utils.cpp:49) [227]  (3.52 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [231]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [231]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [231]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [231]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [231]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [231]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [231]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read on port 'fm' (utils.cpp:49) [232]  (7.3 ns)

 <State 15>: 4.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', utils.cpp:49) with incoming values : ('fm_addr_read', utils.cpp:49) [235]  (1.59 ns)
	'phi' operation ('storemerge', utils.cpp:49) with incoming values : ('fm_addr_read', utils.cpp:49) [235]  (0 ns)
	'store' operation ('store_ln47', utils.cpp:47) of variable 'storemerge', utils.cpp:49 on array 'conv_in_buf.V[44]', tiled_conv.cpp:34 [238]  (3.25 ns)

 <State 16>: 6.58ns
The critical path consists of the following:
	'load' operation ('conv_bias_buf_V_0_1_load', tiled_conv.cpp:77) on local variable 'conv_bias_buf.V[0]' [381]  (0 ns)
	'call' operation ('call_ret', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [385]  (6.58 ns)

 <State 17>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [385]  (0.805 ns)

 <State 18>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [390]  (2.06 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [391]  (7.3 ns)

 <State 21>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret1', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [392]  (0.805 ns)

 <State 22>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [397]  (2.06 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [398]  (7.3 ns)

 <State 25>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret2', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [399]  (0.805 ns)

 <State 26>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [404]  (2.06 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [405]  (7.3 ns)

 <State 29>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret3', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [406]  (0.805 ns)

 <State 30>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [411]  (2.06 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [412]  (7.3 ns)

 <State 33>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret4', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [413]  (0.805 ns)

 <State 34>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [418]  (2.06 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [419]  (7.3 ns)

 <State 37>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret5', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [420]  (0.805 ns)

 <State 38>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [425]  (2.06 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [426]  (7.3 ns)

 <State 41>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret6', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [427]  (0.805 ns)

 <State 42>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [432]  (2.06 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [433]  (7.3 ns)

 <State 45>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret7', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [434]  (0.805 ns)

 <State 46>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [439]  (2.06 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [440]  (7.3 ns)

 <State 49>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret8', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [441]  (0.805 ns)

 <State 50>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [446]  (2.06 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [447]  (7.3 ns)

 <State 53>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret9', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [448]  (0.805 ns)

 <State 54>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [453]  (2.06 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [454]  (7.3 ns)

 <State 57>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret10', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [455]  (0.805 ns)

 <State 58>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [460]  (2.06 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [461]  (7.3 ns)

 <State 61>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret11', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [462]  (0.805 ns)

 <State 62>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [467]  (2.06 ns)

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [468]  (7.3 ns)

 <State 65>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret12', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [469]  (0.805 ns)

 <State 66>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [474]  (2.06 ns)

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [475]  (7.3 ns)

 <State 69>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret13', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [476]  (0.805 ns)

 <State 70>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [481]  (2.06 ns)

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [482]  (7.3 ns)

 <State 73>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret14', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [483]  (0.805 ns)

 <State 74>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [488]  (2.06 ns)

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [489]  (7.3 ns)

 <State 77>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret15', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [490]  (0.805 ns)

 <State 78>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [495]  (2.06 ns)

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [496]  (7.3 ns)

 <State 81>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
