
*** Running vivado
    with args -log Signal_Generator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Signal_Generator.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Signal_Generator.tcl -notrace
Command: synth_design -top Signal_Generator -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 985.727 ; gain = 236.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Signal_Generator' [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Signal_Generator.v:25]
INFO: [Synth 8-6157] synthesizing module 'Key' [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Key.v:24]
	Parameter C bound to: 20'b11110100001000111111 
WARNING: [Synth 8-3848] Net key_o in module/entity Key does not have driver. [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Key.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Key' (1#1) [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Key.v:24]
INFO: [Synth 8-6157] synthesizing module 'Encoder' [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Encoder.v:24]
	Parameter C bound to: 20'b11110100001000111111 
INFO: [Synth 8-6155] done synthesizing module 'Encoder' (2#1) [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Encoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (3#1) [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Synthesis' [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Synthesis.v:23]
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_0' [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.runs/synth_1/.Xil/Vivado-17240-DESKTOP-3TNG4C4/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_0' (4#1) [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.runs/synth_1/.Xil/Vivado-17240-DESKTOP-3TNG4C4/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Synthesis.v:52]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Synthesis.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Synthesis' (5#1) [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Synthesis.v:23]
INFO: [Synth 8-6157] synthesizing module 'DAC7512' [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/DAC7512.v:24]
	Parameter IDLE bound to: 2'b00 
	Parameter PRE bound to: 2'b10 
	Parameter DATA bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'DAC7512' (6#1) [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/DAC7512.v:24]
WARNING: [Synth 8-689] width (12) of port connection 'val' does not match port width (1) of module 'DAC7512' [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Signal_Generator.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Signal_Generator' (7#1) [D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/new/Signal_Generator.v:25]
WARNING: [Synth 8-3331] design Control has unconnected port clk
WARNING: [Synth 8-3331] design Key has unconnected port key_o
WARNING: [Synth 8-3331] design Key has unconnected port clk
WARNING: [Synth 8-3331] design Key has unconnected port rst
WARNING: [Synth 8-3331] design Key has unconnected port key_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.406 ; gain = 309.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.406 ; gain = 309.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.406 ; gain = 309.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1059.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'dac_in/sin_wave'
Finished Parsing XDC File [d:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'dac_in/sin_wave'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1175.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dac_in/sin_wave. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'DAC7512'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                     PRE |                              010 |                               10
                    DATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'DAC7512'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Encoder 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
Module Synthesis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
Module DAC7512 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Signal_Generator has unconnected port KEY_1
WARNING: [Synth 8-3331] design Signal_Generator has unconnected port KEY_2
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dds_compiler_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dds_compiler_0 |     1|
|2     |BUFG           |     3|
|3     |CARRY4         |    26|
|4     |LUT1           |     4|
|5     |LUT2           |    21|
|6     |LUT3           |   131|
|7     |LUT4           |    17|
|8     |LUT5           |    73|
|9     |LUT6           |    25|
|10    |FDCE           |   104|
|11    |FDPE           |    33|
|12    |LDC            |    32|
|13    |IBUF           |     6|
|14    |OBUF           |     3|
+------+---------------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |   511|
|2     |  ctrl_dds   |Control   |   238|
|3     |  dac_driver |DAC7512   |    58|
|4     |  dac_in     |Synthesis |    37|
|5     |  enc_freq   |Encoder   |    83|
|6     |  enc_phas   |Encoder_0 |    83|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.695 ; gain = 426.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.695 ; gain = 309.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.695 ; gain = 426.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1175.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1186.570 ; gain = 732.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.570 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.runs/synth_1/Signal_Generator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Signal_Generator_utilization_synth.rpt -pb Signal_Generator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 20 19:19:47 2020...
