/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_xq_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 5:52p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_vice2_xq_0.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 5:52p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_XQ_0_H__
#define BCHP_VICE2_XQ_0_H__

/***************************************************************************
 *VICE2_XQ_0 - Transform (X) and Quantization (Q)Registers 0
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_FW_CONTROL               0x00704000 /* XQ FW control */
#define BCHP_VICE2_XQ_0_CONFIG                   0x00704004 /* XQ control */
#define BCHP_VICE2_XQ_0_PICTURE_SIZE             0x00704008 /* Current picture size */
#define BCHP_VICE2_XQ_0_SCRATCH                  0x00706160 /* XQ scratch register */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE             0x00706164 /* XQ Error status enable */
#define BCHP_VICE2_XQ_0_ERROR_STATUS             0x00706168 /* XQ Error status */
#define BCHP_VICE2_XQ_0_STATUS                   0x00706180 /* XQ status */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA            0x00706184 /* DINO Debug Register (XQ to HA) */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG            0x00706188 /* DINO Debug Register (XQ to SG) */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK          0x0070618c /* DINO Debug Register (XQ to DBLK) */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC            0x00706190 /* DINO Debug Register (MC to XQ) */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS         0x00706194 /* DINO Debug Register (ARCSS to XQ) */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD           0x00706198 /* DINO Debug Register (XQ to IMD) */

/***************************************************************************
 *FW_CONTROL - XQ FW control
 ***************************************************************************/
/* VICE2_XQ_0 :: FW_CONTROL :: reserved0 [31:01] */
#define BCHP_VICE2_XQ_0_FW_CONTROL_reserved0_MASK                  0xfffffffe
#define BCHP_VICE2_XQ_0_FW_CONTROL_reserved0_SHIFT                 1

/* VICE2_XQ_0 :: FW_CONTROL :: DONE_WRITING [00:00] */
#define BCHP_VICE2_XQ_0_FW_CONTROL_DONE_WRITING_MASK               0x00000001
#define BCHP_VICE2_XQ_0_FW_CONTROL_DONE_WRITING_SHIFT              0
#define BCHP_VICE2_XQ_0_FW_CONTROL_DONE_WRITING_DEFAULT            0x00000000

/***************************************************************************
 *CONFIG - XQ control
 ***************************************************************************/
/* VICE2_XQ_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_XQ_0_CONFIG_AUTO_SHUTOFF_MASK                   0x80000000
#define BCHP_VICE2_XQ_0_CONFIG_AUTO_SHUTOFF_SHIFT                  31
#define BCHP_VICE2_XQ_0_CONFIG_AUTO_SHUTOFF_DEFAULT                0x00000001
#define BCHP_VICE2_XQ_0_CONFIG_AUTO_SHUTOFF_DISABLE                0
#define BCHP_VICE2_XQ_0_CONFIG_AUTO_SHUTOFF_ENABLE                 1

/* VICE2_XQ_0 :: CONFIG :: reserved0 [30:25] */
#define BCHP_VICE2_XQ_0_CONFIG_reserved0_MASK                      0x7e000000
#define BCHP_VICE2_XQ_0_CONFIG_reserved0_SHIFT                     25

/* VICE2_XQ_0 :: CONFIG :: XQ_TO_IMD_ENABLE [24:24] */
#define BCHP_VICE2_XQ_0_CONFIG_XQ_TO_IMD_ENABLE_MASK               0x01000000
#define BCHP_VICE2_XQ_0_CONFIG_XQ_TO_IMD_ENABLE_SHIFT              24
#define BCHP_VICE2_XQ_0_CONFIG_XQ_TO_IMD_ENABLE_DEFAULT            0x00000000
#define BCHP_VICE2_XQ_0_CONFIG_XQ_TO_IMD_ENABLE_DISABLE            0
#define BCHP_VICE2_XQ_0_CONFIG_XQ_TO_IMD_ENABLE_ENABLE             1

/* VICE2_XQ_0 :: CONFIG :: FIELD_SCAN [23:23] */
#define BCHP_VICE2_XQ_0_CONFIG_FIELD_SCAN_MASK                     0x00800000
#define BCHP_VICE2_XQ_0_CONFIG_FIELD_SCAN_SHIFT                    23
#define BCHP_VICE2_XQ_0_CONFIG_FIELD_SCAN_DEFAULT                  0x00000000
#define BCHP_VICE2_XQ_0_CONFIG_FIELD_SCAN_ZIG_ZAG                  0
#define BCHP_VICE2_XQ_0_CONFIG_FIELD_SCAN_FIELD_ALT                1

/* VICE2_XQ_0 :: CONFIG :: QP_CR_OFFSET [22:18] */
#define BCHP_VICE2_XQ_0_CONFIG_QP_CR_OFFSET_MASK                   0x007c0000
#define BCHP_VICE2_XQ_0_CONFIG_QP_CR_OFFSET_SHIFT                  18
#define BCHP_VICE2_XQ_0_CONFIG_QP_CR_OFFSET_DEFAULT                0x00000005

/* VICE2_XQ_0 :: CONFIG :: QP_CB_OFFSET [17:13] */
#define BCHP_VICE2_XQ_0_CONFIG_QP_CB_OFFSET_MASK                   0x0003e000
#define BCHP_VICE2_XQ_0_CONFIG_QP_CB_OFFSET_SHIFT                  13
#define BCHP_VICE2_XQ_0_CONFIG_QP_CB_OFFSET_DEFAULT                0x00000005

/* VICE2_XQ_0 :: CONFIG :: HALF_QP [12:12] */
#define BCHP_VICE2_XQ_0_CONFIG_HALF_QP_MASK                        0x00001000
#define BCHP_VICE2_XQ_0_CONFIG_HALF_QP_SHIFT                       12
#define BCHP_VICE2_XQ_0_CONFIG_HALF_QP_DEFAULT                     0x00000000
#define BCHP_VICE2_XQ_0_CONFIG_HALF_QP_DISABLE                     0
#define BCHP_VICE2_XQ_0_CONFIG_HALF_QP_ENABLE                      1

/* VICE2_XQ_0 :: CONFIG :: PICTURE_TYPE [11:10] */
#define BCHP_VICE2_XQ_0_CONFIG_PICTURE_TYPE_MASK                   0x00000c00
#define BCHP_VICE2_XQ_0_CONFIG_PICTURE_TYPE_SHIFT                  10
#define BCHP_VICE2_XQ_0_CONFIG_PICTURE_TYPE_DEFAULT                0x00000000
#define BCHP_VICE2_XQ_0_CONFIG_PICTURE_TYPE_I                      0
#define BCHP_VICE2_XQ_0_CONFIG_PICTURE_TYPE_P                      1
#define BCHP_VICE2_XQ_0_CONFIG_PICTURE_TYPE_B                      2

/* VICE2_XQ_0 :: CONFIG :: ENTROPY_MODE [09:09] */
#define BCHP_VICE2_XQ_0_CONFIG_ENTROPY_MODE_MASK                   0x00000200
#define BCHP_VICE2_XQ_0_CONFIG_ENTROPY_MODE_SHIFT                  9
#define BCHP_VICE2_XQ_0_CONFIG_ENTROPY_MODE_DEFAULT                0x00000001
#define BCHP_VICE2_XQ_0_CONFIG_ENTROPY_MODE_CAVLC                  0
#define BCHP_VICE2_XQ_0_CONFIG_ENTROPY_MODE_CABAC                  1

/* VICE2_XQ_0 :: CONFIG :: VC1_ESC_LEVEL_SIZE [08:05] */
#define BCHP_VICE2_XQ_0_CONFIG_VC1_ESC_LEVEL_SIZE_MASK             0x000001e0
#define BCHP_VICE2_XQ_0_CONFIG_VC1_ESC_LEVEL_SIZE_SHIFT            5
#define BCHP_VICE2_XQ_0_CONFIG_VC1_ESC_LEVEL_SIZE_DEFAULT          0x0000000b

/* VICE2_XQ_0 :: CONFIG :: NON_LINEAR_QUANT [04:04] */
#define BCHP_VICE2_XQ_0_CONFIG_NON_LINEAR_QUANT_MASK               0x00000010
#define BCHP_VICE2_XQ_0_CONFIG_NON_LINEAR_QUANT_SHIFT              4
#define BCHP_VICE2_XQ_0_CONFIG_NON_LINEAR_QUANT_DEFAULT            0x00000000
#define BCHP_VICE2_XQ_0_CONFIG_NON_LINEAR_QUANT_DISABLE            0
#define BCHP_VICE2_XQ_0_CONFIG_NON_LINEAR_QUANT_ENABLE             1

/* VICE2_XQ_0 :: CONFIG :: INTRA_DC_PRECISION [03:02] */
#define BCHP_VICE2_XQ_0_CONFIG_INTRA_DC_PRECISION_MASK             0x0000000c
#define BCHP_VICE2_XQ_0_CONFIG_INTRA_DC_PRECISION_SHIFT            2
#define BCHP_VICE2_XQ_0_CONFIG_INTRA_DC_PRECISION_DEFAULT          0x00000000

/* VICE2_XQ_0 :: CONFIG :: CODEC [01:00] */
#define BCHP_VICE2_XQ_0_CONFIG_CODEC_MASK                          0x00000003
#define BCHP_VICE2_XQ_0_CONFIG_CODEC_SHIFT                         0
#define BCHP_VICE2_XQ_0_CONFIG_CODEC_DEFAULT                       0x00000000
#define BCHP_VICE2_XQ_0_CONFIG_CODEC_AVC                           0
#define BCHP_VICE2_XQ_0_CONFIG_CODEC_MPEG2                         1
#define BCHP_VICE2_XQ_0_CONFIG_CODEC_MPEG4                         2
#define BCHP_VICE2_XQ_0_CONFIG_CODEC_VC1                           3

/***************************************************************************
 *PICTURE_SIZE - Current picture size
 ***************************************************************************/
/* VICE2_XQ_0 :: PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_reserved0_MASK                0xffff8000
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_reserved0_SHIFT               15

/* VICE2_XQ_0 :: PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_HSIZE_MB_MASK                 0x00007f00
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_HSIZE_MB_SHIFT                8
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_HSIZE_MB_DEFAULT              0x00000028

/* VICE2_XQ_0 :: PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_reserved1_MASK                0x00000080
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_reserved1_SHIFT               7

/* VICE2_XQ_0 :: PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_VSIZE_MB_MASK                 0x0000007f
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_VSIZE_MB_SHIFT                0
#define BCHP_VICE2_XQ_0_PICTURE_SIZE_VSIZE_MB_DEFAULT              0x0000001e

/***************************************************************************
 *AVC_44_QSCALE%i - AVC 4X4 Quantization Scale factor
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_AVC_44_QSCALEi_ARRAY_BASE                  0x00704010
#define BCHP_VICE2_XQ_0_AVC_44_QSCALEi_ARRAY_START                 0
#define BCHP_VICE2_XQ_0_AVC_44_QSCALEi_ARRAY_END                   191
#define BCHP_VICE2_XQ_0_AVC_44_QSCALEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *AVC_44_QSCALE%i - AVC 4X4 Quantization Scale factor
 ***************************************************************************/
/* VICE2_XQ_0 :: AVC_44_QSCALEi :: DATA [31:00] */
#define BCHP_VICE2_XQ_0_AVC_44_QSCALEi_DATA_MASK                   0xffffffff
#define BCHP_VICE2_XQ_0_AVC_44_QSCALEi_DATA_SHIFT                  0


/***************************************************************************
 *AVC_44_IQSCALE%i - AVC 4X4 Inverse Quantization Scale factor
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_AVC_44_IQSCALEi_ARRAY_BASE                 0x00704310
#define BCHP_VICE2_XQ_0_AVC_44_IQSCALEi_ARRAY_START                0
#define BCHP_VICE2_XQ_0_AVC_44_IQSCALEi_ARRAY_END                  191
#define BCHP_VICE2_XQ_0_AVC_44_IQSCALEi_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *AVC_44_IQSCALE%i - AVC 4X4 Inverse Quantization Scale factor
 ***************************************************************************/
/* VICE2_XQ_0 :: AVC_44_IQSCALEi :: DATA [31:00] */
#define BCHP_VICE2_XQ_0_AVC_44_IQSCALEi_DATA_MASK                  0xffffffff
#define BCHP_VICE2_XQ_0_AVC_44_IQSCALEi_DATA_SHIFT                 0


/***************************************************************************
 *AVC_88_QSCALE%i - AVC 8X8 Quantization Scale factor
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_AVC_88_QSCALEi_ARRAY_BASE                  0x00704610
#define BCHP_VICE2_XQ_0_AVC_88_QSCALEi_ARRAY_START                 0
#define BCHP_VICE2_XQ_0_AVC_88_QSCALEi_ARRAY_END                   383
#define BCHP_VICE2_XQ_0_AVC_88_QSCALEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *AVC_88_QSCALE%i - AVC 8X8 Quantization Scale factor
 ***************************************************************************/
/* VICE2_XQ_0 :: AVC_88_QSCALEi :: DATA [31:00] */
#define BCHP_VICE2_XQ_0_AVC_88_QSCALEi_DATA_MASK                   0xffffffff
#define BCHP_VICE2_XQ_0_AVC_88_QSCALEi_DATA_SHIFT                  0


/***************************************************************************
 *AVC_88_IQSCALE%i - AVC 8X8 Inverse Quantization Scale factor
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_AVC_88_IQSCALEi_ARRAY_BASE                 0x00704c10
#define BCHP_VICE2_XQ_0_AVC_88_IQSCALEi_ARRAY_START                0
#define BCHP_VICE2_XQ_0_AVC_88_IQSCALEi_ARRAY_END                  383
#define BCHP_VICE2_XQ_0_AVC_88_IQSCALEi_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *AVC_88_IQSCALE%i - AVC 8X8 Inverse Quantization Scale factor
 ***************************************************************************/
/* VICE2_XQ_0 :: AVC_88_IQSCALEi :: DATA [31:00] */
#define BCHP_VICE2_XQ_0_AVC_88_IQSCALEi_DATA_MASK                  0xffffffff
#define BCHP_VICE2_XQ_0_AVC_88_IQSCALEi_DATA_SHIFT                 0


/***************************************************************************
 *AVC_88_ZERO_MAT%i - AVC 8X8 zero matrix ID
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_AVC_88_ZERO_MATi_ARRAY_BASE                0x00705210
#define BCHP_VICE2_XQ_0_AVC_88_ZERO_MATi_ARRAY_START               0
#define BCHP_VICE2_XQ_0_AVC_88_ZERO_MATi_ARRAY_END                 575
#define BCHP_VICE2_XQ_0_AVC_88_ZERO_MATi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *AVC_88_ZERO_MAT%i - AVC 8X8 zero matrix ID
 ***************************************************************************/
/* VICE2_XQ_0 :: AVC_88_ZERO_MATi :: DATA [31:00] */
#define BCHP_VICE2_XQ_0_AVC_88_ZERO_MATi_DATA_MASK                 0xffffffff
#define BCHP_VICE2_XQ_0_AVC_88_ZERO_MATi_DATA_SHIFT                0


/***************************************************************************
 *AVC_44_ZERO_MAT%i - AVC 4X4 zero matrix ID
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_AVC_44_ZERO_MATi_ARRAY_BASE                0x00705b10
#define BCHP_VICE2_XQ_0_AVC_44_ZERO_MATi_ARRAY_START               0
#define BCHP_VICE2_XQ_0_AVC_44_ZERO_MATi_ARRAY_END                 143
#define BCHP_VICE2_XQ_0_AVC_44_ZERO_MATi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *AVC_44_ZERO_MAT%i - AVC 4X4 zero matrix ID
 ***************************************************************************/
/* VICE2_XQ_0 :: AVC_44_ZERO_MATi :: DATA [31:00] */
#define BCHP_VICE2_XQ_0_AVC_44_ZERO_MATi_DATA_MASK                 0xffffffff
#define BCHP_VICE2_XQ_0_AVC_44_ZERO_MATi_DATA_SHIFT                0


/***************************************************************************
 *ZIG_ZAG_TABLE%i - Zig zag table
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_ZIG_ZAG_TABLEi_ARRAY_BASE                  0x00705d50
#define BCHP_VICE2_XQ_0_ZIG_ZAG_TABLEi_ARRAY_START                 0
#define BCHP_VICE2_XQ_0_ZIG_ZAG_TABLEi_ARRAY_END                   51
#define BCHP_VICE2_XQ_0_ZIG_ZAG_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *ZIG_ZAG_TABLE%i - Zig zag table
 ***************************************************************************/
/* VICE2_XQ_0 :: ZIG_ZAG_TABLEi :: DATA [31:00] */
#define BCHP_VICE2_XQ_0_ZIG_ZAG_TABLEi_DATA_MASK                   0xffffffff
#define BCHP_VICE2_XQ_0_ZIG_ZAG_TABLEi_DATA_SHIFT                  0


/***************************************************************************
 *AVC_RND_MAT%i - AVC rounding matrix ID
 ***************************************************************************/
#define BCHP_VICE2_XQ_0_AVC_RND_MATi_ARRAY_BASE                    0x00705e20
#define BCHP_VICE2_XQ_0_AVC_RND_MATi_ARRAY_START                   0
#define BCHP_VICE2_XQ_0_AVC_RND_MATi_ARRAY_END                     207
#define BCHP_VICE2_XQ_0_AVC_RND_MATi_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *AVC_RND_MAT%i - AVC rounding matrix ID
 ***************************************************************************/
/* VICE2_XQ_0 :: AVC_RND_MATi :: DATA [31:00] */
#define BCHP_VICE2_XQ_0_AVC_RND_MATi_DATA_MASK                     0xffffffff
#define BCHP_VICE2_XQ_0_AVC_RND_MATi_DATA_SHIFT                    0


/***************************************************************************
 *SCRATCH - XQ scratch register
 ***************************************************************************/
/* VICE2_XQ_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_XQ_0_SCRATCH_VALUE_MASK                         0xffffffff
#define BCHP_VICE2_XQ_0_SCRATCH_VALUE_SHIFT                        0
#define BCHP_VICE2_XQ_0_SCRATCH_VALUE_DEFAULT                      0x00000000

/***************************************************************************
 *ERROR_ENABLE - XQ Error status enable
 ***************************************************************************/
/* VICE2_XQ_0 :: ERROR_ENABLE :: reserved0 [31:08] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_reserved0_MASK                0xffffff00
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_reserved0_SHIFT               8

/* VICE2_XQ_0 :: ERROR_ENABLE :: IMD_DINO_FIFO_FULL [07:07] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_IMD_DINO_FIFO_FULL_MASK       0x00000080
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_IMD_DINO_FIFO_FULL_SHIFT      7
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_IMD_DINO_FIFO_FULL_DEFAULT    0x00000000
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_IMD_DINO_FIFO_FULL_DISABLE    0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_IMD_DINO_FIFO_FULL_ENABLE     1

/* VICE2_XQ_0 :: ERROR_ENABLE :: ARCSS_DINO_ERR [06:06] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_ERR_MASK           0x00000040
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_ERR_SHIFT          6
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_ERR_DEFAULT        0x00000000
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_ERR_DISABLE        0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_ERR_ENABLE         1

/* VICE2_XQ_0 :: ERROR_ENABLE :: MC_DINO_ERR [05:05] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_ERR_MASK              0x00000020
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_ERR_SHIFT             5
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_ERR_DEFAULT           0x00000000
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_ERR_DISABLE           0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_ERR_ENABLE            1

/* VICE2_XQ_0 :: ERROR_ENABLE :: ARCSS_DINO_FIFO_FULL [04:04] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_FIFO_FULL_MASK     0x00000010
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_FIFO_FULL_SHIFT    4
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_FIFO_FULL_DEFAULT  0x00000000
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_FIFO_FULL_DISABLE  0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_ARCSS_DINO_FIFO_FULL_ENABLE   1

/* VICE2_XQ_0 :: ERROR_ENABLE :: MC_DINO_FIFO_FULL [03:03] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_FIFO_FULL_MASK        0x00000008
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_FIFO_FULL_SHIFT       3
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_FIFO_FULL_DEFAULT     0x00000000
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_FIFO_FULL_DISABLE     0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_MC_DINO_FIFO_FULL_ENABLE      1

/* VICE2_XQ_0 :: ERROR_ENABLE :: HA_DINO_FIFO_FULL [02:02] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_HA_DINO_FIFO_FULL_MASK        0x00000004
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_HA_DINO_FIFO_FULL_SHIFT       2
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_HA_DINO_FIFO_FULL_DEFAULT     0x00000000
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_HA_DINO_FIFO_FULL_DISABLE     0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_HA_DINO_FIFO_FULL_ENABLE      1

/* VICE2_XQ_0 :: ERROR_ENABLE :: SG_DINO_FIFO_FULL [01:01] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_SG_DINO_FIFO_FULL_MASK        0x00000002
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_SG_DINO_FIFO_FULL_SHIFT       1
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_SG_DINO_FIFO_FULL_DEFAULT     0x00000000
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_SG_DINO_FIFO_FULL_DISABLE     0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_SG_DINO_FIFO_FULL_ENABLE      1

/* VICE2_XQ_0 :: ERROR_ENABLE :: DBLK_DINO_FIFO_FULL [00:00] */
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_DBLK_DINO_FIFO_FULL_MASK      0x00000001
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_DBLK_DINO_FIFO_FULL_SHIFT     0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_DBLK_DINO_FIFO_FULL_DEFAULT   0x00000000
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_DBLK_DINO_FIFO_FULL_DISABLE   0
#define BCHP_VICE2_XQ_0_ERROR_ENABLE_DBLK_DINO_FIFO_FULL_ENABLE    1

/***************************************************************************
 *ERROR_STATUS - XQ Error status
 ***************************************************************************/
/* VICE2_XQ_0 :: ERROR_STATUS :: reserved0 [31:08] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_reserved0_MASK                0xffffff00
#define BCHP_VICE2_XQ_0_ERROR_STATUS_reserved0_SHIFT               8

/* VICE2_XQ_0 :: ERROR_STATUS :: IMD_DINO_FIFO_FULL [07:07] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_IMD_DINO_FIFO_FULL_MASK       0x00000080
#define BCHP_VICE2_XQ_0_ERROR_STATUS_IMD_DINO_FIFO_FULL_SHIFT      7
#define BCHP_VICE2_XQ_0_ERROR_STATUS_IMD_DINO_FIFO_FULL_DEFAULT    0x00000000

/* VICE2_XQ_0 :: ERROR_STATUS :: ARCSS_DINO_ERR [06:06] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_ARCSS_DINO_ERR_MASK           0x00000040
#define BCHP_VICE2_XQ_0_ERROR_STATUS_ARCSS_DINO_ERR_SHIFT          6
#define BCHP_VICE2_XQ_0_ERROR_STATUS_ARCSS_DINO_ERR_DEFAULT        0x00000000

/* VICE2_XQ_0 :: ERROR_STATUS :: MC_DINO_ERR [05:05] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_MC_DINO_ERR_MASK              0x00000020
#define BCHP_VICE2_XQ_0_ERROR_STATUS_MC_DINO_ERR_SHIFT             5
#define BCHP_VICE2_XQ_0_ERROR_STATUS_MC_DINO_ERR_DEFAULT           0x00000000

/* VICE2_XQ_0 :: ERROR_STATUS :: ARCSS_DINO_FIFO_FULL [04:04] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_ARCSS_DINO_FIFO_FULL_MASK     0x00000010
#define BCHP_VICE2_XQ_0_ERROR_STATUS_ARCSS_DINO_FIFO_FULL_SHIFT    4
#define BCHP_VICE2_XQ_0_ERROR_STATUS_ARCSS_DINO_FIFO_FULL_DEFAULT  0x00000000

/* VICE2_XQ_0 :: ERROR_STATUS :: MC_DINO_FIFO_FULL [03:03] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_MC_DINO_FIFO_FULL_MASK        0x00000008
#define BCHP_VICE2_XQ_0_ERROR_STATUS_MC_DINO_FIFO_FULL_SHIFT       3
#define BCHP_VICE2_XQ_0_ERROR_STATUS_MC_DINO_FIFO_FULL_DEFAULT     0x00000000

/* VICE2_XQ_0 :: ERROR_STATUS :: HA_DINO_FIFO_FULL [02:02] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_HA_DINO_FIFO_FULL_MASK        0x00000004
#define BCHP_VICE2_XQ_0_ERROR_STATUS_HA_DINO_FIFO_FULL_SHIFT       2
#define BCHP_VICE2_XQ_0_ERROR_STATUS_HA_DINO_FIFO_FULL_DEFAULT     0x00000000

/* VICE2_XQ_0 :: ERROR_STATUS :: SG_DINO_FIFO_FULL [01:01] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_SG_DINO_FIFO_FULL_MASK        0x00000002
#define BCHP_VICE2_XQ_0_ERROR_STATUS_SG_DINO_FIFO_FULL_SHIFT       1
#define BCHP_VICE2_XQ_0_ERROR_STATUS_SG_DINO_FIFO_FULL_DEFAULT     0x00000000

/* VICE2_XQ_0 :: ERROR_STATUS :: DBLK_DINO_FIFO_FULL [00:00] */
#define BCHP_VICE2_XQ_0_ERROR_STATUS_DBLK_DINO_FIFO_FULL_MASK      0x00000001
#define BCHP_VICE2_XQ_0_ERROR_STATUS_DBLK_DINO_FIFO_FULL_SHIFT     0
#define BCHP_VICE2_XQ_0_ERROR_STATUS_DBLK_DINO_FIFO_FULL_DEFAULT   0x00000000

/***************************************************************************
 *STATUS - XQ status
 ***************************************************************************/
/* VICE2_XQ_0 :: STATUS :: reserved0 [31:02] */
#define BCHP_VICE2_XQ_0_STATUS_reserved0_MASK                      0xfffffffc
#define BCHP_VICE2_XQ_0_STATUS_reserved0_SHIFT                     2

/* VICE2_XQ_0 :: STATUS :: SHADOW_REGS [01:01] */
#define BCHP_VICE2_XQ_0_STATUS_SHADOW_REGS_MASK                    0x00000002
#define BCHP_VICE2_XQ_0_STATUS_SHADOW_REGS_SHIFT                   1
#define BCHP_VICE2_XQ_0_STATUS_SHADOW_REGS_DEFAULT                 0x00000001
#define BCHP_VICE2_XQ_0_STATUS_SHADOW_REGS_UNAVAILABLE             0
#define BCHP_VICE2_XQ_0_STATUS_SHADOW_REGS_AVAILABLE               1

/* VICE2_XQ_0 :: STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE2_XQ_0_STATUS_PROCESSING_STATUS_MASK              0x00000001
#define BCHP_VICE2_XQ_0_STATUS_PROCESSING_STATUS_SHIFT             0
#define BCHP_VICE2_XQ_0_STATUS_PROCESSING_STATUS_DEFAULT           0x00000000
#define BCHP_VICE2_XQ_0_STATUS_PROCESSING_STATUS_IDLE              0
#define BCHP_VICE2_XQ_0_STATUS_PROCESSING_STATUS_BUSY              1

/***************************************************************************
 *DINO_DEBUG_HA - DINO Debug Register (XQ to HA)
 ***************************************************************************/
/* VICE2_XQ_0 :: DINO_DEBUG_HA :: reserved0 [31:15] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_reserved0_MASK               0xffff8000
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_reserved0_SHIFT              15

/* VICE2_XQ_0 :: DINO_DEBUG_HA :: MBCNT_X [14:08] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_MBCNT_X_MASK                 0x00007f00
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_MBCNT_X_SHIFT                8
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_MBCNT_X_DEFAULT              0x00000000

/* VICE2_XQ_0 :: DINO_DEBUG_HA :: reserved1 [07:07] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_reserved1_MASK               0x00000080
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_reserved1_SHIFT              7

/* VICE2_XQ_0 :: DINO_DEBUG_HA :: MBCNT_Y [06:00] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_MBCNT_Y_MASK                 0x0000007f
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_MBCNT_Y_SHIFT                0
#define BCHP_VICE2_XQ_0_DINO_DEBUG_HA_MBCNT_Y_DEFAULT              0x00000000

/***************************************************************************
 *DINO_DEBUG_SG - DINO Debug Register (XQ to SG)
 ***************************************************************************/
/* VICE2_XQ_0 :: DINO_DEBUG_SG :: reserved0 [31:15] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_reserved0_MASK               0xffff8000
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_reserved0_SHIFT              15

/* VICE2_XQ_0 :: DINO_DEBUG_SG :: MBCNT_X [14:08] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_MBCNT_X_MASK                 0x00007f00
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_MBCNT_X_SHIFT                8
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_MBCNT_X_DEFAULT              0x00000000

/* VICE2_XQ_0 :: DINO_DEBUG_SG :: reserved1 [07:07] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_reserved1_MASK               0x00000080
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_reserved1_SHIFT              7

/* VICE2_XQ_0 :: DINO_DEBUG_SG :: MBCNT_Y [06:00] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_MBCNT_Y_MASK                 0x0000007f
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_MBCNT_Y_SHIFT                0
#define BCHP_VICE2_XQ_0_DINO_DEBUG_SG_MBCNT_Y_DEFAULT              0x00000000

/***************************************************************************
 *DINO_DEBUG_DBLK - DINO Debug Register (XQ to DBLK)
 ***************************************************************************/
/* VICE2_XQ_0 :: DINO_DEBUG_DBLK :: reserved0 [31:15] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_reserved0_MASK             0xffff8000
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_reserved0_SHIFT            15

/* VICE2_XQ_0 :: DINO_DEBUG_DBLK :: MBCNT_X [14:08] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_MBCNT_X_MASK               0x00007f00
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_MBCNT_X_SHIFT              8
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_MBCNT_X_DEFAULT            0x00000000

/* VICE2_XQ_0 :: DINO_DEBUG_DBLK :: reserved1 [07:07] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_reserved1_MASK             0x00000080
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_reserved1_SHIFT            7

/* VICE2_XQ_0 :: DINO_DEBUG_DBLK :: MBCNT_Y [06:00] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_MBCNT_Y_MASK               0x0000007f
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_MBCNT_Y_SHIFT              0
#define BCHP_VICE2_XQ_0_DINO_DEBUG_DBLK_MBCNT_Y_DEFAULT            0x00000000

/***************************************************************************
 *DINO_DEBUG_MC - DINO Debug Register (MC to XQ)
 ***************************************************************************/
/* VICE2_XQ_0 :: DINO_DEBUG_MC :: reserved0 [31:15] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_reserved0_MASK               0xffff8000
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_reserved0_SHIFT              15

/* VICE2_XQ_0 :: DINO_DEBUG_MC :: MBCNT_X [14:08] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_MBCNT_X_MASK                 0x00007f00
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_MBCNT_X_SHIFT                8
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_MBCNT_X_DEFAULT              0x00000000

/* VICE2_XQ_0 :: DINO_DEBUG_MC :: reserved1 [07:07] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_reserved1_MASK               0x00000080
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_reserved1_SHIFT              7

/* VICE2_XQ_0 :: DINO_DEBUG_MC :: MBCNT_Y [06:00] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_MBCNT_Y_MASK                 0x0000007f
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_MBCNT_Y_SHIFT                0
#define BCHP_VICE2_XQ_0_DINO_DEBUG_MC_MBCNT_Y_DEFAULT              0x00000000

/***************************************************************************
 *DINO_DEBUG_ARCSS - DINO Debug Register (ARCSS to XQ)
 ***************************************************************************/
/* VICE2_XQ_0 :: DINO_DEBUG_ARCSS :: reserved0 [31:15] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_reserved0_MASK            0xffff8000
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_reserved0_SHIFT           15

/* VICE2_XQ_0 :: DINO_DEBUG_ARCSS :: MBCNT_X [14:08] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_MBCNT_X_MASK              0x00007f00
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_MBCNT_X_SHIFT             8
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_MBCNT_X_DEFAULT           0x00000000

/* VICE2_XQ_0 :: DINO_DEBUG_ARCSS :: reserved1 [07:07] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_reserved1_MASK            0x00000080
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_reserved1_SHIFT           7

/* VICE2_XQ_0 :: DINO_DEBUG_ARCSS :: MBCNT_Y [06:00] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_MBCNT_Y_MASK              0x0000007f
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_MBCNT_Y_SHIFT             0
#define BCHP_VICE2_XQ_0_DINO_DEBUG_ARCSS_MBCNT_Y_DEFAULT           0x00000000

/***************************************************************************
 *DINO_DEBUG_IMD - DINO Debug Register (XQ to IMD)
 ***************************************************************************/
/* VICE2_XQ_0 :: DINO_DEBUG_IMD :: reserved0 [31:15] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_reserved0_MASK              0xffff8000
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_reserved0_SHIFT             15

/* VICE2_XQ_0 :: DINO_DEBUG_IMD :: MBCNT_X [14:08] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_MBCNT_X_MASK                0x00007f00
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_MBCNT_X_SHIFT               8
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_MBCNT_X_DEFAULT             0x00000000

/* VICE2_XQ_0 :: DINO_DEBUG_IMD :: reserved1 [07:07] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_reserved1_MASK              0x00000080
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_reserved1_SHIFT             7

/* VICE2_XQ_0 :: DINO_DEBUG_IMD :: MBCNT_Y [06:00] */
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_MBCNT_Y_MASK                0x0000007f
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_MBCNT_Y_SHIFT               0
#define BCHP_VICE2_XQ_0_DINO_DEBUG_IMD_MBCNT_Y_DEFAULT             0x00000000

#endif /* #ifndef BCHP_VICE2_XQ_0_H__ */

/* End of File */
