// Seed: 2968549189
module module_0 (
    output wor id_0
    , id_7,
    input tri0 id_1
    , id_8,
    input uwire id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5
);
  assign id_0 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd32,
    parameter id_9 = 32'd90
) (
    input tri id_0,
    input supply0 _id_1,
    output wire id_2,
    output supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    input tri id_6,
    input wor id_7
);
  wire _id_9;
  logic [-1 : 1] id_10;
  wire id_11;
  logic [id_1 : -1  &&  id_9  -  1] id_12;
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_7,
      id_7,
      id_4
  );
  assign id_12 = -1;
  parameter id_13 = 1;
  logic id_14;
endmodule
