

================================================================
== Vitis HLS Report for 'outer_product'
================================================================
* Date:           Fri Dec 13 11:12:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446469|   446469|  4.465 ms|  4.465 ms|  446469|  446469|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUTER_OUTER_OUTER_INNER  |   446467|   446467|         5|          1|          1|  446464|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     6|        -|        -|    -|
|Expression           |        -|     -|        0|       48|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       29|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|       29|      129|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_18s_18s_36_4_1_U78  |mul_mul_18s_18s_36_4_1  |    i0 * i0|
    |mul_mul_18s_18s_36_4_1_U79  |mul_mul_18s_18s_36_4_1  |    i0 * i0|
    |mul_mul_18s_18s_36_4_1_U80  |mul_mul_18s_18s_36_4_1  |    i0 * i0|
    |mul_mul_18s_18s_36_4_1_U81  |mul_mul_18s_18s_36_4_1  |    i0 * i1|
    |mul_mul_18s_18s_36_4_1_U82  |mul_mul_18s_18s_36_4_1  |    i0 * i1|
    |mul_mul_18s_18s_36_4_1_U83  |mul_mul_18s_18s_36_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln238_fu_107_p2               |         +|   0|  0|  26|          19|           1|
    |ap_condition_145                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln238_fu_101_p2              |      icmp|   0|  0|  14|          19|          18|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  48|          42|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   19|         38|
    |filtered_gradient_x_V_blk_n           |   9|          2|    1|          2|
    |filtered_gradient_y_V_blk_n           |   9|          2|    1|          2|
    |filtered_gradient_z_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_fu_64                  |   9|          2|   19|         38|
    |out_product_blk_n                     |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   45|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_64              |  19|   0|   19|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  29|   0|   29|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|          outer_product|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|          outer_product|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|          outer_product|  return value|
|start_full_n                          |   in|    1|  ap_ctrl_hs|          outer_product|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|          outer_product|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|          outer_product|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|          outer_product|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|          outer_product|  return value|
|start_out                             |  out|    1|  ap_ctrl_hs|          outer_product|  return value|
|start_write                           |  out|    1|  ap_ctrl_hs|          outer_product|  return value|
|filtered_gradient_x_V_dout            |   in|   32|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_x_V_num_data_valid  |   in|   11|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_x_V_fifo_cap        |   in|   11|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_x_V_empty_n         |   in|    1|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_x_V_read            |  out|    1|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_y_V_dout            |   in|   32|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_y_V_num_data_valid  |   in|   11|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_y_V_fifo_cap        |   in|   11|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_y_V_empty_n         |   in|    1|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_y_V_read            |  out|    1|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_z_V_dout            |   in|   32|     ap_fifo|  filtered_gradient_z_V|       pointer|
|filtered_gradient_z_V_num_data_valid  |   in|   11|     ap_fifo|  filtered_gradient_z_V|       pointer|
|filtered_gradient_z_V_fifo_cap        |   in|   11|     ap_fifo|  filtered_gradient_z_V|       pointer|
|filtered_gradient_z_V_empty_n         |   in|    1|     ap_fifo|  filtered_gradient_z_V|       pointer|
|filtered_gradient_z_V_read            |  out|    1|     ap_fifo|  filtered_gradient_z_V|       pointer|
|out_product_din                       |  out|  192|     ap_fifo|            out_product|       pointer|
|out_product_num_data_valid            |   in|   11|     ap_fifo|            out_product|       pointer|
|out_product_fifo_cap                  |   in|   11|     ap_fifo|            out_product|       pointer|
|out_product_full_n                    |   in|    1|     ap_fifo|            out_product|       pointer|
|out_product_write                     |  out|    1|     ap_fifo|            out_product|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln238 = store i19 0, i19 %indvar_flatten" [optical_flow.cpp:238]   --->   Operation 25 'store' 'store_ln238' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body4.i" [optical_flow.cpp:238]   --->   Operation 26 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:238]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%icmp_ln238 = icmp_eq  i19 %indvar_flatten_load, i19 446464" [optical_flow.cpp:238]   --->   Operation 28 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%add_ln238 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:238]   --->   Operation 29 'add' 'add_ln238' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void %for.inc36.i, void %outer_product.exit" [optical_flow.cpp:238]   --->   Operation 30 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln240 = store i19 %add_ln238, i19 %indvar_flatten" [optical_flow.cpp:240]   --->   Operation 31 'store' 'store_ln240' <Predicate = (!icmp_ln238)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 32 [1/1] (1.19ns)   --->   "%grad_x_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_x_V" [optical_flow.cpp:243]   --->   Operation 32 'read' 'grad_x_V' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 33 [1/1] (1.19ns)   --->   "%grad_y_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_y_V" [optical_flow.cpp:243]   --->   Operation 33 'read' 'grad_y_V' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 34 [1/1] (1.19ns)   --->   "%grad_z_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_z_V" [optical_flow.cpp:243]   --->   Operation 34 'read' 'grad_z_V' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%r_V = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %grad_x_V, i32 14, i32 31"   --->   Operation 35 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_96 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %grad_y_V, i32 14, i32 31"   --->   Operation 36 'partselect' 'r_V_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %grad_z_V, i32 14, i32 31"   --->   Operation 37 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i18 %r_V"   --->   Operation 38 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_95 = mul i36 %sext_ln1270, i36 %sext_ln1270"   --->   Operation 39 'mul' 'r_V_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1270_35 = sext i18 %r_V_96"   --->   Operation 40 'sext' 'sext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_97 = mul i36 %sext_ln1270_35, i36 %sext_ln1270_35"   --->   Operation 41 'mul' 'r_V_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1270_36 = sext i18 %r_V_1"   --->   Operation 42 'sext' 'sext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_98 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_36"   --->   Operation 43 'mul' 'r_V_98' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_99 = mul i36 %sext_ln1270_35, i36 %sext_ln1270"   --->   Operation 44 'mul' 'r_V_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_100 = mul i36 %sext_ln1270_36, i36 %sext_ln1270"   --->   Operation 45 'mul' 'r_V_100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_101 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_35"   --->   Operation 46 'mul' 'r_V_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 47 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_95 = mul i36 %sext_ln1270, i36 %sext_ln1270"   --->   Operation 47 'mul' 'r_V_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_97 = mul i36 %sext_ln1270_35, i36 %sext_ln1270_35"   --->   Operation 48 'mul' 'r_V_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_98 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_36"   --->   Operation 49 'mul' 'r_V_98' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_99 = mul i36 %sext_ln1270_35, i36 %sext_ln1270"   --->   Operation 50 'mul' 'r_V_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_100 = mul i36 %sext_ln1270_36, i36 %sext_ln1270"   --->   Operation 51 'mul' 'r_V_100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_101 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_35"   --->   Operation 52 'mul' 'r_V_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 53 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_95 = mul i36 %sext_ln1270, i36 %sext_ln1270"   --->   Operation 53 'mul' 'r_V_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_97 = mul i36 %sext_ln1270_35, i36 %sext_ln1270_35"   --->   Operation 54 'mul' 'r_V_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_98 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_36"   --->   Operation 55 'mul' 'r_V_98' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_99 = mul i36 %sext_ln1270_35, i36 %sext_ln1270"   --->   Operation 56 'mul' 'r_V_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_100 = mul i36 %sext_ln1270_36, i36 %sext_ln1270"   --->   Operation 57 'mul' 'r_V_100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_101 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_35"   --->   Operation 58 'mul' 'r_V_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.98>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_OUTER_OUTER_INNER_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 446464, i64 446464, i64 446464"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln242 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:242]   --->   Operation 61 'specpipeline' 'specpipeline_ln242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [optical_flow.cpp:240]   --->   Operation 62 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_95 = mul i36 %sext_ln1270, i36 %sext_ln1270"   --->   Operation 63 'mul' 'r_V_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%out_val_V = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_95, i32 5, i32 35"   --->   Operation 64 'partselect' 'out_val_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i31 %out_val_V"   --->   Operation 65 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_97 = mul i36 %sext_ln1270_35, i36 %sext_ln1270_35"   --->   Operation 66 'mul' 'r_V_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%out_val_V_1 = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_97, i32 5, i32 35"   --->   Operation 67 'partselect' 'out_val_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i31 %out_val_V_1"   --->   Operation 68 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_98 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_36"   --->   Operation 69 'mul' 'r_V_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_99 = mul i36 %sext_ln1270_35, i36 %sext_ln1270"   --->   Operation 70 'mul' 'r_V_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%out_val_V_2 = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_99, i32 5, i32 35"   --->   Operation 71 'partselect' 'out_val_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i31 %out_val_V_2"   --->   Operation 72 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_100 = mul i36 %sext_ln1270_36, i36 %sext_ln1270"   --->   Operation 73 'mul' 'r_V_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_101 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_35"   --->   Operation 74 'mul' 'r_V_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_101, i32 5, i32 35"   --->   Operation 75 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V_98, i32 5" [optical_flow.cpp:254]   --->   Operation 76 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i36.i32.i32, i36 %r_V_98, i32 6, i32 35" [optical_flow.cpp:254]   --->   Operation 77 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i30 %tmp_1" [optical_flow.cpp:254]   --->   Operation 78 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_100, i32 5, i32 35" [optical_flow.cpp:254]   --->   Operation 79 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i159 @_ssdm_op_BitConcatenate.i159.i31.i32.i31.i1.i32.i32, i31 %tmp_s, i32 %sext_ln818_2, i31 %sext_ln254, i1 %tmp, i32 %sext_ln818_1, i32 %sext_ln818" [optical_flow.cpp:254]   --->   Operation 80 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln254_1 = sext i159 %tmp_3" [optical_flow.cpp:254]   --->   Operation 81 'sext' 'sext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i191 @_ssdm_op_BitConcatenate.i191.i31.i160, i31 %trunc_ln818_4, i160 %sext_ln254_1" [optical_flow.cpp:254]   --->   Operation 82 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln254_2 = sext i191 %tmp_4" [optical_flow.cpp:254]   --->   Operation 83 'sext' 'sext_ln254_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.98ns)   --->   "%write_ln254 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %out_product, i192 %sext_ln254_2" [optical_flow.cpp:254]   --->   Operation 84 'write' 'write_ln254' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1024> <FIFO>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.body4.i" [optical_flow.cpp:240]   --->   Operation 85 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filtered_gradient_x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_product]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten      (alloca           ) [ 010000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
store_ln238         (store            ) [ 000000]
br_ln238            (br               ) [ 000000]
indvar_flatten_load (load             ) [ 000000]
icmp_ln238          (icmp             ) [ 011110]
add_ln238           (add              ) [ 000000]
br_ln238            (br               ) [ 000000]
store_ln240         (store            ) [ 000000]
grad_x_V            (read             ) [ 000000]
grad_y_V            (read             ) [ 000000]
grad_z_V            (read             ) [ 000000]
r_V                 (partselect       ) [ 000000]
r_V_96              (partselect       ) [ 000000]
r_V_1               (partselect       ) [ 000000]
sext_ln1270         (sext             ) [ 010111]
sext_ln1270_35      (sext             ) [ 010111]
sext_ln1270_36      (sext             ) [ 010111]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
specpipeline_ln242  (specpipeline     ) [ 000000]
specloopname_ln240  (specloopname     ) [ 000000]
r_V_95              (mul              ) [ 000000]
out_val_V           (partselect       ) [ 000000]
sext_ln818          (sext             ) [ 000000]
r_V_97              (mul              ) [ 000000]
out_val_V_1         (partselect       ) [ 000000]
sext_ln818_1        (sext             ) [ 000000]
r_V_98              (mul              ) [ 000000]
r_V_99              (mul              ) [ 000000]
out_val_V_2         (partselect       ) [ 000000]
sext_ln818_2        (sext             ) [ 000000]
r_V_100             (mul              ) [ 000000]
r_V_101             (mul              ) [ 000000]
trunc_ln818_4       (partselect       ) [ 000000]
tmp                 (bitselect        ) [ 000000]
tmp_1               (partselect       ) [ 000000]
sext_ln254          (sext             ) [ 000000]
tmp_s               (partselect       ) [ 000000]
tmp_3               (bitconcatenate   ) [ 000000]
sext_ln254_1        (sext             ) [ 000000]
tmp_4               (bitconcatenate   ) [ 000000]
sext_ln254_2        (sext             ) [ 000000]
write_ln254         (write            ) [ 000000]
br_ln240            (br               ) [ 000000]
ret_ln0             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filtered_gradient_x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filtered_gradient_y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filtered_gradient_z_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_z_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_product">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_product"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTER_OUTER_OUTER_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i159.i31.i32.i31.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i191.i31.i160"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grad_x_V_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_x_V/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grad_y_V_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_y_V/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grad_z_V_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_z_V/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln254_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="192" slack="0"/>
<pin id="89" dir="0" index="2" bw="191" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln254/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln238_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="19" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="19" slack="0"/>
<pin id="100" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln238_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="19" slack="0"/>
<pin id="103" dir="0" index="1" bw="19" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln238_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="19" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln240_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="19" slack="0"/>
<pin id="115" dir="0" index="1" bw="19" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="r_V_96_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="18" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="0" index="3" bw="6" slack="0"/>
<pin id="133" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_96/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="r_V_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="18" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="0" index="3" bw="6" slack="0"/>
<pin id="143" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln1270_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln1270_35_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="18" slack="0"/>
<pin id="154" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_35/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln1270_36_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="18" slack="0"/>
<pin id="158" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_36/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_val_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="36" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_val_V/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln818_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_val_V_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="0" index="1" bw="36" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_val_V_1/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln818_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_1/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="out_val_V_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="36" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="0" index="3" bw="7" slack="0"/>
<pin id="191" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_val_V_2/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln818_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_2/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln818_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="0" index="1" bw="36" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="0" index="3" bw="7" slack="0"/>
<pin id="204" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_4/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="36" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="30" slack="0"/>
<pin id="217" dir="0" index="1" bw="36" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="0" index="3" bw="7" slack="0"/>
<pin id="220" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln254_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="30" slack="0"/>
<pin id="226" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln254/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="36" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="159" slack="0"/>
<pin id="239" dir="0" index="1" bw="31" slack="0"/>
<pin id="240" dir="0" index="2" bw="31" slack="0"/>
<pin id="241" dir="0" index="3" bw="30" slack="0"/>
<pin id="242" dir="0" index="4" bw="1" slack="0"/>
<pin id="243" dir="0" index="5" bw="31" slack="0"/>
<pin id="244" dir="0" index="6" bw="31" slack="0"/>
<pin id="245" dir="1" index="7" bw="159" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln254_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="159" slack="0"/>
<pin id="255" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln254_1/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="191" slack="0"/>
<pin id="259" dir="0" index="1" bw="31" slack="0"/>
<pin id="260" dir="0" index="2" bw="159" slack="0"/>
<pin id="261" dir="1" index="3" bw="191" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln254_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="191" slack="0"/>
<pin id="267" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln254_2/5 "/>
</bind>
</comp>

<comp id="270" class="1007" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="18" slack="0"/>
<pin id="272" dir="0" index="1" bw="18" slack="0"/>
<pin id="273" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_95/2 "/>
</bind>
</comp>

<comp id="277" class="1007" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="18" slack="0"/>
<pin id="279" dir="0" index="1" bw="18" slack="0"/>
<pin id="280" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_97/2 "/>
</bind>
</comp>

<comp id="284" class="1007" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="18" slack="0"/>
<pin id="286" dir="0" index="1" bw="18" slack="0"/>
<pin id="287" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_98/2 "/>
</bind>
</comp>

<comp id="292" class="1007" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="18" slack="0"/>
<pin id="294" dir="0" index="1" bw="18" slack="0"/>
<pin id="295" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_99/2 "/>
</bind>
</comp>

<comp id="299" class="1007" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="18" slack="0"/>
<pin id="301" dir="0" index="1" bw="18" slack="0"/>
<pin id="302" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_100/2 "/>
</bind>
</comp>

<comp id="306" class="1007" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="18" slack="0"/>
<pin id="308" dir="0" index="1" bw="18" slack="0"/>
<pin id="309" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_101/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="indvar_flatten_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="19" slack="0"/>
<pin id="315" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln238_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="3"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln238 "/>
</bind>
</comp>

<comp id="324" class="1005" name="sext_ln1270_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="36" slack="1"/>
<pin id="326" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="332" class="1005" name="sext_ln1270_35_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="36" slack="1"/>
<pin id="334" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270_35 "/>
</bind>
</comp>

<comp id="340" class="1005" name="sext_ln1270_36_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="36" slack="1"/>
<pin id="342" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="62" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="74" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="80" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="118" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="128" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="138" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="172"><net_src comp="160" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="185"><net_src comp="173" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="198"><net_src comp="186" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="227"><net_src comp="215" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="228" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="195" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="224" pin="1"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="208" pin="3"/><net_sink comp="237" pin=4"/></net>

<net id="251"><net_src comp="182" pin="1"/><net_sink comp="237" pin=5"/></net>

<net id="252"><net_src comp="169" pin="1"/><net_sink comp="237" pin=6"/></net>

<net id="256"><net_src comp="237" pin="7"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="199" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="274"><net_src comp="148" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="148" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="281"><net_src comp="152" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="152" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="288"><net_src comp="156" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="156" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="291"><net_src comp="284" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="296"><net_src comp="152" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="148" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="303"><net_src comp="156" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="148" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="310"><net_src comp="156" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="152" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="316"><net_src comp="64" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="323"><net_src comp="101" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="148" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="335"><net_src comp="152" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="343"><net_src comp="156" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="306" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filtered_gradient_x_V | {}
	Port: filtered_gradient_y_V | {}
	Port: filtered_gradient_z_V | {}
	Port: out_product | {5 }
 - Input state : 
	Port: outer_product : filtered_gradient_x_V | {2 }
	Port: outer_product : filtered_gradient_y_V | {2 }
	Port: outer_product : filtered_gradient_z_V | {2 }
	Port: outer_product : out_product | {}
  - Chain level:
	State 1
		store_ln238 : 1
		indvar_flatten_load : 1
		icmp_ln238 : 2
		add_ln238 : 2
		br_ln238 : 3
		store_ln240 : 3
	State 2
		sext_ln1270 : 1
		r_V_95 : 2
		sext_ln1270_35 : 1
		r_V_97 : 2
		sext_ln1270_36 : 1
		r_V_98 : 2
		r_V_99 : 2
		r_V_100 : 2
		r_V_101 : 2
	State 3
	State 4
	State 5
		out_val_V : 1
		sext_ln818 : 2
		out_val_V_1 : 1
		sext_ln818_1 : 2
		out_val_V_2 : 1
		sext_ln818_2 : 2
		trunc_ln818_4 : 1
		tmp : 1
		tmp_1 : 1
		sext_ln254 : 2
		tmp_s : 1
		tmp_3 : 3
		sext_ln254_1 : 4
		tmp_4 : 5
		sext_ln254_2 : 6
		write_ln254 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln238_fu_107    |    0    |    0    |    26   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln238_fu_101    |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_270       |    1    |    0    |    0    |
|          |        grp_fu_277       |    1    |    0    |    0    |
|    mul   |        grp_fu_284       |    1    |    0    |    0    |
|          |        grp_fu_292       |    1    |    0    |    0    |
|          |        grp_fu_299       |    1    |    0    |    0    |
|          |        grp_fu_306       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   grad_x_V_read_fu_68   |    0    |    0    |    0    |
|   read   |   grad_y_V_read_fu_74   |    0    |    0    |    0    |
|          |   grad_z_V_read_fu_80   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln254_write_fu_86 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        r_V_fu_118       |    0    |    0    |    0    |
|          |      r_V_96_fu_128      |    0    |    0    |    0    |
|          |       r_V_1_fu_138      |    0    |    0    |    0    |
|          |     out_val_V_fu_160    |    0    |    0    |    0    |
|partselect|    out_val_V_1_fu_173   |    0    |    0    |    0    |
|          |    out_val_V_2_fu_186   |    0    |    0    |    0    |
|          |   trunc_ln818_4_fu_199  |    0    |    0    |    0    |
|          |       tmp_1_fu_215      |    0    |    0    |    0    |
|          |       tmp_s_fu_228      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1270_fu_148   |    0    |    0    |    0    |
|          |  sext_ln1270_35_fu_152  |    0    |    0    |    0    |
|          |  sext_ln1270_36_fu_156  |    0    |    0    |    0    |
|          |    sext_ln818_fu_169    |    0    |    0    |    0    |
|   sext   |   sext_ln818_1_fu_182   |    0    |    0    |    0    |
|          |   sext_ln818_2_fu_195   |    0    |    0    |    0    |
|          |    sext_ln254_fu_224    |    0    |    0    |    0    |
|          |   sext_ln254_1_fu_253   |    0    |    0    |    0    |
|          |   sext_ln254_2_fu_265   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_208       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_3_fu_237      |    0    |    0    |    0    |
|          |       tmp_4_fu_257      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |    0    |    40   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln238_reg_320  |    1   |
|indvar_flatten_reg_313|   19   |
|sext_ln1270_35_reg_332|   36   |
|sext_ln1270_36_reg_340|   36   |
|  sext_ln1270_reg_324 |   36   |
+----------------------+--------+
|         Total        |   128  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_270 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_270 |  p1  |   2  |  18  |   36   ||    9    |
| grp_fu_277 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_277 |  p1  |   2  |  18  |   36   ||    9    |
| grp_fu_284 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_284 |  p1  |   2  |  18  |   36   ||    9    |
| grp_fu_292 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_292 |  p1  |   2  |  18  |   36   ||    9    |
| grp_fu_299 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_299 |  p1  |   2  |  18  |   36   ||    9    |
| grp_fu_306 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_306 |  p1  |   2  |  18  |   36   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   432  ||  4.644  ||   108   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   108  |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   128  |   148  |
+-----------+--------+--------+--------+--------+
