$comment
	File created using the following command:
		vcd file PBL2.msim.vcd -direction
$end
$date
	Wed Nov 29 01:13:14 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mux_display_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " D1 $end
$var wire 1 # D2 $end
$var wire 1 $ D3 $end
$var wire 1 % D4 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 * dp $end
$var wire 1 + e $end
$var wire 1 , f $end
$var wire 1 - g $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 clk~combout $end
$var wire 1 5 did_f|dff0|q~regout $end
$var wire 1 6 did_f|dff1|q~regout $end
$var wire 1 7 did_f|dff2|q~regout $end
$var wire 1 8 did_f|dff3|q~regout $end
$var wire 1 9 did_f|dff4|q~regout $end
$var wire 1 : did_f|dff5|q~regout $end
$var wire 1 ; did_f|dff6|q~regout $end
$var wire 1 < did_f|dff7|q~regout $end
$var wire 1 = did_f|dff8|q~regout $end
$var wire 1 > did_f|dff9|q~regout $end
$var wire 1 ? did_f|dff10|q~regout $end
$var wire 1 @ did_f|dff11|q~regout $end
$var wire 1 A did_f|dff12|q~regout $end
$var wire 1 B did_f|dff13|q~regout $end
$var wire 1 C did_f|dff14|q~regout $end
$var wire 1 D did_f|dff15|q~regout $end
$var wire 1 E cont_2|dff0|q~regout $end
$var wire 1 F cont_2|dff1|q~regout $end
$var wire 1 G demux2|digito2~0_combout $end
$var wire 1 H demux2|digito2~1_combout $end
$var wire 1 I demux2|digito2~2_combout $end
$var wire 1 J dec_7|digito4~combout $end
$var wire 1 K dec_7|defA~0_combout $end
$var wire 1 L dec_7|defF~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0%
0&
1'
1(
0)
1*
0+
0,
1-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
1L
$end
#480000
1!
14
15
16
17
18
19
1:
1;
1<
1=
1>
1?
1@
1A
1B
1C
1D
#960000
0!
04
#1000000
