<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages">
<ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition</li><li class="info_message">Info: Processing started: Sun Oct 19 01:32:41 2025</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final</li><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file all.bdf<ul><li class="info_message">Info (12023): Found entity 1: ALL</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd<ul><li class="info_message">Info (12022): Found design unit 1: UART-MAIN File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/UART.vhd Line: 17</li><li class="info_message">Info (12023): Found entity 1: UART File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/UART.vhd Line: 5</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file tx.vhd<ul><li class="info_message">Info (12022): Found design unit 1: TX-arch_TX File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/TX.vhd Line: 14</li><li class="info_message">Info (12023): Found entity 1: TX File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/TX.vhd Line: 6</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file rx.vhd<ul><li class="info_message">Info (12022): Found design unit 1: RX-atch_RX File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/RX.vhd Line: 13</li><li class="info_message">Info (12023): Found entity 1: RX File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/RX.vhd Line: 5</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file /users/iamkr/documents/part-4-project/final/systolic array/npu_wrapper.vhd<ul><li class="info_message">Info (12022): Found design unit 1: npu_wrapper-rtl File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd Line: 30</li><li class="info_message">Info (12023): Found entity 1: npu_wrapper File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd Line: 6</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file /users/iamkr/documents/part-4-project/final/systolic array/top_level_systolic_array.vhd<ul><li class="info_message">Info (12022): Found design unit 1: top_level_systolic_array-structure File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/top_level_systolic_array.vhd Line: 28</li><li class="info_message">Info (12023): Found entity 1: top_level_systolic_array File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/top_level_systolic_array.vhd Line: 7</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file /users/iamkr/documents/part-4-project/final/systolic array/systolic_array.vhd<ul><li class="info_message">Info (12022): Found design unit 1: systolic_array-behaviour File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/systolic_array.vhd Line: 25</li><li class="info_message">Info (12023): Found entity 1: systolic_array File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/systolic_array.vhd Line: 8</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file /users/iamkr/documents/part-4-project/final/systolic array/processing_element.vhd<ul><li class="info_message">Info (12022): Found design unit 1: processing_element-behaviour File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/processing_element.vhd Line: 27</li><li class="info_message">Info (12023): Found entity 1: processing_element File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/processing_element.vhd Line: 10</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 0 entities, in source file /users/iamkr/documents/part-4-project/final/systolic array/custom_types.vhd<ul><li class="info_message">Info (12022): Found design unit 1: custom_types File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/custom_types.vhd Line: 6</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file /users/iamkr/documents/part-4-project/final/systolic array/control_unit.vhd<ul><li class="info_message">Info (12022): Found design unit 1: control_unit-behaviour File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/control_unit.vhd Line: 30</li><li class="info_message">Info (12023): Found entity 1: control_unit File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/control_unit.vhd Line: 8</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file data_rom.vhd<ul><li class="info_message">Info (12022): Found design unit 1: data_rom-SYN File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/data_rom.vhd Line: 52</li><li class="info_message">Info (12023): Found entity 1: data_rom File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/data_rom.vhd Line: 42</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file weight_rom.vhd<ul><li class="info_message">Info (12022): Found design unit 1: weight_rom-SYN File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/weight_rom.vhd Line: 52</li><li class="info_message">Info (12023): Found entity 1: weight_rom File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/weight_rom.vhd Line: 42</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_top.vhd<ul><li class="info_message">Info (12022): Found design unit 1: de1_soc_top-Behavioral File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 20</li><li class="info_message">Info (12023): Found entity 1: de1_soc_top File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 9</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd<ul><li class="info_message">Info (12022): Found design unit 1: debouncer-rtl File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/debouncer.vhd Line: 21</li><li class="info_message">Info (12023): Found entity 1: debouncer File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/debouncer.vhd Line: 8</li></ul></li><li class="info_message">Info (12127): Elaborating entity &quot;de1_soc_top&quot; for the top level hierarchy</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at de1_soc_top.vhd(76): object &quot;data_reg&quot; assigned a value but never read File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 76</li><li class="warning_message">Warning (10540): VHDL Signal Declaration warning at de1_soc_top.vhd(88): used explicit default value for signal &quot;npu_read_address&quot; because signal was never assigned a value File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 88</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at de1_soc_top.vhd(89): object &quot;npu_read_data&quot; assigned a value but never read File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 89</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at de1_soc_top.vhd(90): object &quot;npu_ready_to_read&quot; assigned a value but never read File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 90</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at de1_soc_top.vhd(91): object &quot;npu_active_m&quot; assigned a value but never read File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 91</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at de1_soc_top.vhd(92): object &quot;npu_active_n&quot; assigned a value but never read File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 92</li><li class="warning_message">Warning (10873): Using initial value X (don&apos;t care) for net &quot;LEDR[9..8]&quot; at de1_soc_top.vhd(14) File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 14</li><li class="info_message">Info (12128): Elaborating entity &quot;UART&quot; for hierarchy &quot;UART:UART_inst&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 121</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at UART.vhd(23): object &quot;LAST_RX&quot; assigned a value but never read File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/UART.vhd Line: 23</li><li class="info_message">Info (12128): Elaborating entity &quot;TX&quot; for hierarchy &quot;UART:UART_inst|TX:C1&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/UART.vhd Line: 43</li><li class="info_message">Info (12128): Elaborating entity &quot;RX&quot; for hierarchy &quot;UART:UART_inst|RX:C2&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/UART.vhd Line: 44</li><li class="info_message">Info (12128): Elaborating entity &quot;debouncer&quot; for hierarchy &quot;debouncer:debounce_inst&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 133</li><li class="info_message">Info (12128): Elaborating entity &quot;npu_wrapper&quot; for hierarchy &quot;npu_wrapper:npu_i&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 142</li><li class="warning_message">Warning (10541): VHDL Signal Declaration warning at npu_wrapper.vhd(17): used implicit default value for signal &quot;active_m&quot; because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd Line: 17</li><li class="warning_message">Warning (10541): VHDL Signal Declaration warning at npu_wrapper.vhd(18): used implicit default value for signal &quot;active_n&quot; because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd Line: 18</li><li class="warning_message">Warning (10492): VHDL Process Statement warning at npu_wrapper.vhd(208): signal &quot;sa_result_internal&quot; is read inside the Process Statement but isn&apos;t in the Process Statement&apos;s sensitivity list File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd Line: 208</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_data_buffer&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_weight_buffer&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;internal_result_matrix&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;sa_result_internal&quot; into its bus</li><li class="info_message">Info (12128): Elaborating entity &quot;data_rom&quot; for hierarchy &quot;npu_wrapper:npu_i|data_rom:data_rom_inst&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd Line: 92</li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/data_rom.vhd Line: 59</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/data_rom.vhd Line: 59</li><li class="info_message">Info (12133): Instantiated megafunction &quot;npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component&quot; with the following parameter: File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/data_rom.vhd Line: 59<ul><li class="info_message">Info (12134): Parameter &quot;address_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;byte_size&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;byteena_aclr_a&quot; = &quot;UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;byteena_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;byteena_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_core_a&quot; = &quot;USE_INPUT_CLKEN&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_core_b&quot; = &quot;USE_INPUT_CLKEN&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_input_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_input_b&quot; = &quot;NORMAL&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_output_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_output_b&quot; = &quot;NORMAL&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone V&quot;</li><li class="info_message">Info (12134): Parameter &quot;ecc_pipeline_stage_enabled&quot; = &quot;FALSE&quot;</li><li class="info_message">Info (12134): Parameter &quot;enable_ecc&quot; = &quot;FALSE&quot;</li><li class="info_message">Info (12134): Parameter &quot;implement_in_les&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_aclr_a&quot; = &quot;UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;init_file&quot; = &quot;C:/Users/iamkr/Documents/part-4-project/Final/testing/v2_alexnet/run_2/tile_5/stripped_activation.mif&quot;</li><li class="info_message">Info (12134): Parameter &quot;init_file_layout&quot; = &quot;PORT_A&quot;</li><li class="info_message">Info (12134): Parameter &quot;maximum_depth&quot; = &quot;0&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_a&quot; = &quot;128&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_b&quot; = &quot;0&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;ROM&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_a&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_b&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;power_up_uninitialized&quot; = &quot;FALSE&quot;</li><li class="info_message">Info (12134): Parameter &quot;ram_block_type&quot; = &quot;AUTO&quot;</li><li class="info_message">Info (12134): Parameter &quot;rdcontrol_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;rdcontrol_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;read_during_write_mode_mixed_ports&quot; = &quot;DONT_CARE&quot;</li><li class="info_message">Info (12134): Parameter &quot;read_during_write_mode_port_a&quot; = &quot;NEW_DATA_NO_NBE_READ&quot;</li><li class="info_message">Info (12134): Parameter &quot;read_during_write_mode_port_b&quot; = &quot;NEW_DATA_NO_NBE_READ&quot;</li><li class="info_message">Info (12134): Parameter &quot;stratixiv_m144k_allow_dual_clocks&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_a&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_b&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_a&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_b&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_eccstatus&quot; = &quot;3&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_a&quot; = &quot;7&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_b&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_aclr_a&quot; = &quot;UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_wraddress_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_hint&quot; = &quot;ENABLE_RUNTIME_MOD=NO&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altsyncram&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b0a4.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_b0a4 File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_b0a4.tdf Line: 27</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_b0a4&quot; for hierarchy &quot;npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated&quot; File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791</li><li class="info_message">Info (12128): Elaborating entity &quot;weight_rom&quot; for hierarchy &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd Line: 99</li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/weight_rom.vhd Line: 59</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/weight_rom.vhd Line: 59</li><li class="info_message">Info (12133): Instantiated megafunction &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component&quot; with the following parameter: File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/weight_rom.vhd Line: 59<ul><li class="info_message">Info (12134): Parameter &quot;address_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;address_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;byte_size&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;byteena_aclr_a&quot; = &quot;UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;byteena_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;byteena_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_core_a&quot; = &quot;USE_INPUT_CLKEN&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_core_b&quot; = &quot;USE_INPUT_CLKEN&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_input_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_input_b&quot; = &quot;NORMAL&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_output_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info (12134): Parameter &quot;clock_enable_output_b&quot; = &quot;NORMAL&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone V&quot;</li><li class="info_message">Info (12134): Parameter &quot;ecc_pipeline_stage_enabled&quot; = &quot;FALSE&quot;</li><li class="info_message">Info (12134): Parameter &quot;enable_ecc&quot; = &quot;FALSE&quot;</li><li class="info_message">Info (12134): Parameter &quot;implement_in_les&quot; = &quot;OFF&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_aclr_a&quot; = &quot;UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;indata_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;init_file&quot; = &quot;C:/Users/iamkr/Documents/part-4-project/Final/testing/v2_alexnet/run_2/tile_5/stripped_weight.mif&quot;</li><li class="info_message">Info (12134): Parameter &quot;init_file_layout&quot; = &quot;PORT_A&quot;</li><li class="info_message">Info (12134): Parameter &quot;maximum_depth&quot; = &quot;0&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_a&quot; = &quot;128&quot;</li><li class="info_message">Info (12134): Parameter &quot;numwords_b&quot; = &quot;0&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;ROM&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_a&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;outdata_reg_b&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;power_up_uninitialized&quot; = &quot;FALSE&quot;</li><li class="info_message">Info (12134): Parameter &quot;ram_block_type&quot; = &quot;AUTO&quot;</li><li class="info_message">Info (12134): Parameter &quot;rdcontrol_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;rdcontrol_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;read_during_write_mode_mixed_ports&quot; = &quot;DONT_CARE&quot;</li><li class="info_message">Info (12134): Parameter &quot;read_during_write_mode_port_a&quot; = &quot;NEW_DATA_NO_NBE_READ&quot;</li><li class="info_message">Info (12134): Parameter &quot;read_during_write_mode_port_b&quot; = &quot;NEW_DATA_NO_NBE_READ&quot;</li><li class="info_message">Info (12134): Parameter &quot;stratixiv_m144k_allow_dual_clocks&quot; = &quot;ON&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_a&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_b&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_a&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_byteena_b&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;width_eccstatus&quot; = &quot;3&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_a&quot; = &quot;7&quot;</li><li class="info_message">Info (12134): Parameter &quot;widthad_b&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_aclr_a&quot; = &quot;UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_aclr_b&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;wrcontrol_wraddress_reg_b&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_hint&quot; = &quot;ENABLE_RUNTIME_MOD=NO&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altsyncram&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1j94.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_1j94 File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 27</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_1j94&quot; for hierarchy &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated&quot; File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791</li><li class="info_message">Info (12128): Elaborating entity &quot;top_level_systolic_array&quot; for hierarchy &quot;npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd Line: 107</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_data&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_weight&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;output&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_data&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_weight&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;output&quot; into its bus</li><li class="info_message">Info (12128): Elaborating entity &quot;control_unit&quot; for hierarchy &quot;npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/top_level_systolic_array.vhd Line: 38</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_data&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_weight&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_data&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;matrix_weight&quot; into its bus</li><li class="info_message">Info (12128): Elaborating entity &quot;systolic_array&quot; for hierarchy &quot;npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|systolic_array:systolic_array&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/top_level_systolic_array.vhd Line: 56</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;output&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;data_bus&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;weight_bus&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;results&quot; into its bus</li><li class="info_message">Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array &quot;output&quot; into its bus</li><li class="info_message">Info (12128): Elaborating entity &quot;processing_element&quot; for hierarchy &quot;npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|systolic_array:systolic_array|processing_element:\gen_PE_array:0:pe_col:0:PE_inst&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/systolic_array.vhd Line: 50</li><li class="warning_message">Warning (14284): Synthesized away the following node(s):<ul><li class="warning_message">Warning (14285): Synthesized away the following RAM node(s):<ul><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated|q_a[0]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 34</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated|q_a[1]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 57</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated|q_a[2]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 80</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated|q_a[3]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 103</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated|q_a[4]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 126</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated|q_a[5]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 149</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated|q_a[6]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 172</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|weight_rom:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_1j94:auto_generated|q_a[7]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_1j94.tdf Line: 195</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|q_a[4]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_b0a4.tdf Line: 126</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|q_a[5]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_b0a4.tdf Line: 149</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|q_a[6]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_b0a4.tdf Line: 172</li><li class="warning_message">Warning (14320): Synthesized away node &quot;npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|q_a[7]&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_b0a4.tdf Line: 195</li></ul></li></ul></li><li class="warning_message">Warning (13024): Output pins are stuck at VCC or GND<ul><li class="warning_message">Warning (13410): Pin &quot;LEDR[5]&quot; is stuck at GND File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 14</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[6]&quot; is stuck at GND File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 14</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[7]&quot; is stuck at GND File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 14</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[8]&quot; is stuck at GND File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 14</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[9]&quot; is stuck at GND File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 14</li></ul></li><li class="info_message">Info (286030): Timing-Driven Synthesis is running</li><li class="info_message">Info (16010): Generating hard_block partition &quot;hard_block:auto_generated_inst&quot;<ul><li class="info_message">Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL</li></ul></li><li class="warning_message">Warning (21074): Design contains 1 input pin(s) that do not drive logic<ul><li class="warning_message">Warning (15610): No output dependent on input pin &quot;FPGA_UART_RX&quot; File: C:/Users/iamkr/Documents/part-4-project/Final/quartus/de1_soc_top.vhd Line: 15</li></ul></li><li class="info_message">Info (21057): Implemented 169 device resources after synthesis - the final resource count might be different<ul><li class="info_message">Info (21058): Implemented 4 input pins</li><li class="info_message">Info (21059): Implemented 11 output pins</li><li class="info_message">Info (21061): Implemented 150 logic cells</li><li class="info_message">Info (21064): Implemented 4 RAM segments</li></ul></li><li class="info_message">Info: Quartus Prime Analysis &amp; Synthesis was successful. 0 errors, 34 warnings<ul><li class="info_message">Info: Peak virtual memory: 4950 megabytes</li><li class="info_message">Info: Processing ended: Sun Oct 19 01:32:57 2025</li><li class="info_message">Info: Elapsed time: 00:00:16</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:34</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
