* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Jul 30 2021 02:40:48

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: /home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer  /home/dave/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P01.dev  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/netlist/oadb-ball_absolute_mv_vga_top  --package  VQ100  --outdir  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer  --translator  /home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl  --src_sdc_file  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/placer/ball_absolute_mv_vga_top_pl.sdc  --dst_sdc_file  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/sbt/outputs/packer/ball_absolute_mv_vga_top_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: ball_absolute_mv_vga_top
Used Logic Cell: 223/1280
Used Logic Tile: 42/160
Used IO Cell:    15/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_clk_c_g
Clock Source: i_clk 
Clock Driver: i_clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 81
Fanout to Tile: 32


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 1 0 5 8 7 0 0 0 0 0 0   
 7|   3 5 0 5 8 8 2 0 0 0 0 0   
 6|   5 1 0 3 7 8 2 0 0 0 0 0   
 5|   1 8 0 8 8 6 2 0 0 0 0 0   
 4|   8 8 0 2 6 8 0 0 0 0 0 0   
 3|   5 5 0 3 7 4 0 0 0 0 0 0   
 2|   6 6 0 1 1 8 0 0 0 0 0 0   
 1|   8 8 0 8 8 2 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.31

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  2  0 14 20 15  0  0  0  0  0  0    
 7|     7  5  0 10 22 18  8  0  0  0  0  0    
 6|    10  3  0  9 15 18  5  0  0  0  0  0    
 5|     3 18  0 19 16 15  2  0  0  0  0  0    
 4|    18 19  0  3 18 20  0  0  0  0  0  0    
 3|     8 14  0  5 19  8  0  0  0  0  0  0    
 2|    14 15  0  2  2 24  0  0  0  0  0  0    
 1|    24 17  0 16 17  8  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 12.50

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  2  0 18 31 22  0  0  0  0  0  0    
 7|    10  5  0 15 30 27  8  0  0  0  0  0    
 6|    14  3  0 10 25 30  6  0  0  0  0  0    
 5|     3 30  0 30 27 21  2  0  0  0  0  0    
 4|    30 28  0  5 21 23  0  0  0  0  0  0    
 3|    11 15  0  7 20  8  0  0  0  0  0  0    
 2|    14 17  0  2  2 24  0  0  0  0  0  0    
 1|    24 24  0 16 23  8  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 16.45

***** Run Time Info *****
Run Time:  1
