Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jun  1 17:31:01 2023
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file tmSe_leader_control_sets_placed.rpt
| Design       : tmSe_leader
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           25 |
| No           | No                    | Yes                    |              47 |           14 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              24 |           17 |
| Yes          | No                    | Yes                    |              99 |           26 |
| Yes          | Yes                   | No                     |              15 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------+-----------------------------+------------------+----------------+--------------+
|        Clock Signal       |           Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------------------+-----------------------------+------------------+----------------+--------------+
|  SPI_SCLK_OBUF_BUFG       | SPI_WX_DAC/txstate_reg_n_0       | LA_COL_RESET_OBUF           |                1 |              1 |         1.00 |
| ~LA_COL_CLK_OBUF_BUFG     | CLK_SEQ/ROW_DAT_IN0              |                             |                1 |              1 |         1.00 |
| ~LA_COL_CLK_OBUF_BUFG     | CLK_SEQ/LA_ROW_SHIFT_BUF_i_1_n_0 | LA_COL_RESET_OBUF           |                1 |              1 |         1.00 |
| ~LA_COL_CLK_OBUF_BUFG     | CLK_SEQ/LA_COL_SHIFT_BUF         | LA_COL_RESET_OBUF           |                1 |              1 |         1.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/p_0_in[0]            |                             |                1 |              1 |         1.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/p_0_in[2]            |                             |                1 |              1 |         1.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/p_0_in[3]            |                             |                1 |              1 |         1.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/p_0_in[4]            |                             |                1 |              1 |         1.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/p_0_in[5]            |                             |                1 |              1 |         1.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/p_0_in[6]            |                             |                1 |              1 |         1.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/p_0_in[7]            |                             |                1 |              1 |         1.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/p_0_in[1]            |                             |                1 |              1 |         1.00 |
| ~LA_COL_CLK_OBUF_BUFG     | CLK_SEQ/COL_DAT_IN0              |                             |                1 |              1 |         1.00 |
| ~LA_COL_CLK_OBUF_BUFG     |                                  | LA_COL_RESET_OBUF           |                1 |              3 |         3.00 |
|  INTERN_CLK_IBUF_BUFG     |                                  | LA_COL_RESET_OBUF           |                1 |              4 |         4.00 |
| ~INTERN_CLK_IBUF_BUFG     |                                  | LA_COL_RESET_OBUF           |                2 |              6 |         3.00 |
| ~LA_COL_CLK_OBUF_BUFG     | CLK_SEQ/ROW_ADDR0                | CLK_SEQ/ROW_ADDR[6]_i_1_n_0 |                3 |              7 |         2.33 |
| ~INTERN_CLK_IBUF_BUFG     | DAC_DAT_REG[24]                  | LA_COL_RESET_OBUF           |                3 |              8 |         2.67 |
| ~INTERN_CLK_IBUF_BUFG     | DAC_DAT_REG[0]                   | LA_COL_RESET_OBUF           |                3 |              8 |         2.67 |
| ~INTERN_CLK_IBUF_BUFG     | DAC_DAT_REG[8]                   | LA_COL_RESET_OBUF           |                2 |              8 |         4.00 |
| ~INTERN_CLK_IBUF_BUFG     | DAC_DAT_REG[16]                  | LA_COL_RESET_OBUF           |                1 |              8 |         8.00 |
| ~LA_COL_CLK_OBUF_BUFG     | CLK_SEQ/COL_ADDR0                | CLK_SEQ/COL_ADDR[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  INTERN_CLK_IBUF_BUFG     |                                  |                             |                5 |              8 |         1.60 |
| ~LA_COL_CLK_OBUF_BUFG     |                                  |                             |                4 |             12 |         3.00 |
|  INTERN_CLK_IBUF_BUFG     | UART_RX_USB/clk_count[0]_i_1_n_0 |                             |                7 |             14 |         2.00 |
| ~INTERN_CLK_IBUF_BUFG     |                                  |                             |                6 |             16 |         2.67 |
| ~INTERN_CLK_IBUF_BUFG     | wait_cycle                       | LA_COL_RESET_OBUF           |                7 |             32 |         4.57 |
|  DAC_DAT_VAL_reg_n_0_BUFG |                                  |                             |               10 |             32 |         3.20 |
|  INTERN_CLK_IBUF_BUFG     | SPI_WX_DAC/DAT_REG               | LA_COL_RESET_OBUF           |                7 |             32 |         4.57 |
|  INTERN_CLK_IBUF_BUFG     |                                  | SPI_WX_DAC/SCLK_BUF         |                9 |             32 |         3.56 |
|  SPI_SCLK_OBUF_BUFG       |                                  | LA_COL_RESET_OBUF           |               10 |             34 |         3.40 |
+---------------------------+----------------------------------+-----------------------------+------------------+----------------+--------------+


