#-----------------------------------------------------------
# Vivado v2012.4.0 (64-bit)
# Build 207449 by xbuild on Mon Oct  8 21:04:01 MDT 2012
# Start of session at: Tue Oct  9 14:41:11 2012
# Process ID: 24242
# Log file: /proj/ipco/users/hshah/ankit/scripts/vivado.log
# Journal file: /proj/ipco/users/hshah/ankit/scripts/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: SysAssmblr_Beta
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/arch.xml
Parsing RTL primitives file [/proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-201] Sourcing tcl script '/proj/rdi/public/packages/HEAD/latest/internal/planAhead/scripts/init.tcl'
source -notrace "/proj/rdi/public/packages/HEAD/latest/internal/planAhead/scripts/init.tcl"
start_gui
create_project Barrelshifter_1pt7ns /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns -part xc7vx690tffg1761-2
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.668 ; gain = 21.348
add_files -norecurse {/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/src/BarrelShifter_brl_1_64.v /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/src/BarrelShifter_brl_1_64_Top.v}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/src/BarrelShifter_brl_1_64.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7vx690tffg1761-2
Using Xilinx IP in: /proj/xbuilds/ids_14.4_P.42.0.0/lin64/14.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 00:02:20 ; elapsed = 00:10:36 . Memory (MB): peak = 2708.465 ; gain = 2581.434
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_1_64_Top' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.srcs/sources_1/imports/src/BarrelShifter_brl_1_64_Top.v:8]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_1_64' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.srcs/sources_1/imports/src/BarrelShifter_brl_1_64.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_1_64' (1#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.srcs/sources_1/imports/src/BarrelShifter_brl_1_64.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_1_64_Top' (2#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.srcs/sources_1/imports/src/BarrelShifter_brl_1_64_Top.v:8]
finished Rtl Elaboration : Time (s): cpu = 00:02:36 ; elapsed = 00:11:27 . Memory (MB): peak = 2954.844 ; gain = 2827.812
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
Loading clock regions from /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/parts/xilinx/virtex7/ConfigModes.xml
Loading list of drcs for the architecture : /proj/rdi/public/packages/HEAD/latest/internal/planAhead/data/./parts/xilinx/virtex7/drc.xml

Processing XDC Constraints
Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.srcs/constrs_1/imports/src/BarrelShifter_brl_1_64.xdc]
Finished Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.srcs/constrs_1/imports/src/BarrelShifter_brl_1_64.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8c6b9ff3
RTL Elaboration Complete:  : Time (s): cpu = 00:03:31 ; elapsed = 00:13:17 . Memory (MB): peak = 3354.125 ; gain = 3227.094
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:03:16 . Memory (MB): peak = 3354.125 ; gain = 645.910
set_property iostandard LVCMOS18 [get_ports [list {dataTX[36]}]]
set_property iostandard LVCMOS18 [get_ports [list {dataTX[19]}]]
save_design
launch_runs synth_1
[Tue Oct  9 15:00:27 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3533.895 ; gain = 0.000
launch_runs impl_1
[Tue Oct  9 15:03:18 2012] Launched impl_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct  9 15:11:20 2012] Launched impl_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/Barrelshifter_1pt7ns.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3533.895 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3533.895 ; gain = 0.000
open_run impl_1
Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_1_64_Top_routed.xdc]
Finished Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_1_64_Top_routed.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3539.902 ; gain = 0.000
Restoring placement.
Restored 247 out of 247 XDEF sites from archive | CPU: 0.260000 secs | Memory: 0.972984 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f560e2ba
open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3623.418 ; gain = 83.516
report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/post_route_timing_report.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
report_timing -delay_type max -max_paths 3 -sort_by group -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/post_route_maxtiming_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by group.
report_timing -delay_type max -max_paths 3 -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/post_route_maxtiming_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by slack.
report_timing -delay_type max -max_paths 3 -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_64/Barrelshifter_1pt7ns/post_route_maxtiming_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by slack.
close_project
close_project: Time (s): cpu = 00:00:13 ; elapsed = 00:01:46 . Memory (MB): peak = 3849.840 ; gain = 1.992
create_project bshifter_brl_2_64 /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64 -part xc7vx690tffg1761-2
add_files -norecurse {/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/src/BarrelShifter_brl_2_64.v /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/src/BarrelShifter_brl_2_64_Top.v}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/src/BarrelShifter_brl_2_64.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7vx690tffg1761-2
Using Xilinx IP in: /proj/xbuilds/ids_14.4_P.42.0.0/lin64/14.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 01:09:54 ; elapsed = 141:34:48 . Memory (MB): peak = 3849.840 ; gain = 3722.809
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_2_64_Top' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64.srcs/sources_1/imports/src/BarrelShifter_brl_2_64_Top.v:8]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_2_64' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64.srcs/sources_1/imports/src/BarrelShifter_brl_2_64.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_2_64' (1#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64.srcs/sources_1/imports/src/BarrelShifter_brl_2_64.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_2_64_Top' (2#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64.srcs/sources_1/imports/src/BarrelShifter_brl_2_64_Top.v:8]
finished Rtl Elaboration : Time (s): cpu = 01:10:07 ; elapsed = 141:35:08 . Memory (MB): peak = 3849.840 ; gain = 3722.809
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

Processing XDC Constraints
Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64.srcs/constrs_1/imports/src/BarrelShifter_brl_2_64.xdc]
Finished Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64.srcs/constrs_1/imports/src/BarrelShifter_brl_2_64.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b145072c
RTL Elaboration Complete:  : Time (s): cpu = 01:10:37 ; elapsed = 141:36:11 . Memory (MB): peak = 3849.840 ; gain = 3722.809
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 3849.840 ; gain = 0.000
launch_runs synth_1
[Mon Oct 15 12:20:34 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3884.965 ; gain = 4.000
launch_runs impl_1
[Mon Oct 15 12:26:25 2012] Launched impl_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3884.965 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3884.965 ; gain = 0.000
open_run impl_1
Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_2_64_Top_routed.xdc]
Finished Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_2_64_Top_routed.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:02 . Memory (MB): peak = 3884.965 ; gain = 0.000
Restoring placement.
Restored 277 out of 277 XDEF sites from archive | CPU: 0.460000 secs | Memory: 1.151833 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e289200b
open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 3949.492 ; gain = 64.527
report_timing -delay_type max -max_paths 3 -sort_by group -input_pins -path_type full -name post_route_timing -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64_timing_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by group.
report_timing -delay_type max -max_paths 3 -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_64/bshifter_brl_2_64/bshifter_brl_2_64_timing_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by slack.
close_project
close_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3984.219 ; gain = 4.000
create_project Barrelshifter_brl_2_256 /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256 -part xc7vx690tffg1761-2
add_files -norecurse {/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/src/BarrelShifter_brl_2_256.v /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/src/BarrelShifter_brl_2_256_Top.v}
import_files -force -norecurse
close [ open /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/src/bshifter_brl_2_256.xdc w ]
import_files -fileset constrs_1 /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/src/bshifter_brl_2_256.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7vx690tffg1761-2
Using Xilinx IP in: /proj/xbuilds/ids_14.4_P.42.0.0/lin64/14.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 01:30:15 ; elapsed = 145:45:16 . Memory (MB): peak = 3984.219 ; gain = 3857.188
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_2_256_Top' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.srcs/sources_1/imports/src/BarrelShifter_brl_2_256_Top.v:8]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_2_256' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.srcs/sources_1/imports/src/BarrelShifter_brl_2_256.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_2_256' (1#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.srcs/sources_1/imports/src/BarrelShifter_brl_2_256.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_2_256_Top' (2#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.srcs/sources_1/imports/src/BarrelShifter_brl_2_256_Top.v:8]
finished Rtl Elaboration : Time (s): cpu = 01:30:27 ; elapsed = 145:45:33 . Memory (MB): peak = 3984.219 ; gain = 3857.188
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

Processing XDC Constraints
Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.srcs/constrs_1/imports/src/bshifter_brl_2_256.xdc]
Finished Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.srcs/constrs_1/imports/src/bshifter_brl_2_256.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: eaf7db7c
RTL Elaboration Complete:  : Time (s): cpu = 01:30:54 ; elapsed = 145:46:07 . Memory (MB): peak = 3984.219 ; gain = 3857.188
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 3984.219 ; gain = 0.000
set_property target_constrs_file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.srcs/constrs_1/imports/src/bshifter_brl_2_256.xdc [current_fileset -constrset]
save_design -force
launch_runs synth_1
[Mon Oct 15 16:31:52 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3984.219 ; gain = 0.000
launch_runs impl_1
[Mon Oct 15 16:35:52 2012] Launched impl_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/Barrelshifter_brl_2_256.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3984.219 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3984.219 ; gain = 0.000
open_run impl_1
Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_2_256_Top_routed.xdc]
Finished Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_2_256_Top_routed.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:02 . Memory (MB): peak = 3984.219 ; gain = 0.000
Restoring placement.
Restored 488 out of 488 XDEF sites from archive | CPU: 1.080000 secs | Memory: 3.560783 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9bbd673a
open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 3984.219 ; gain = 0.000
report_timing -delay_type max -max_paths 3 -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/bshifter_brl_2_64/bshifter_brl_2_256_timing_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by slack.
ERROR: [Common 17-37] Directory in which file bshifter_brl_2_256_timing_report.rpt is to be written does not exist [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/bshifter_brl_2_64]
report_timing -delay_type max -max_paths 3 -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256/bshifter_brl_2_256_timing_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by slack.
ERROR: [Common 17-37] Directory in which file bshifter_brl_2_256_timing_report.rpt is to be written does not exist [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/Barrelshifter_brl_2_256]
report_timing -delay_type max -max_paths 3 -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_2_256/bshifter_brl_2_256/bshifter_brl_2_256_timing_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by slack.
close_project
close_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3984.219 ; gain = 0.000
create_project bshifter_brl_1_1024 /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024 -part xc7vx690tffg1761-2
add_files -norecurse {/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/src/BarrelShifter_brl_1_1024.v /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/src/BarrelShifter_brl_1_1024_Top.v}
import_files -force -norecurse
close [ open /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/src/bshifter_brl_1_1024.xdc w ]
import_files -fileset constrs_1 /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/src/bshifter_brl_1_1024.xdc
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3984.219 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7vx690tffg1761-2
Using Xilinx IP in: /proj/xbuilds/ids_14.4_P.42.0.0/lin64/14.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 01:35:40 ; elapsed = 146:24:30 . Memory (MB): peak = 3984.219 ; gain = 3857.188
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_1_1024_Top' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024_Top.v:8]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_1_1024' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_1_1024' (1#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_1_1024_Top' (2#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024_Top.v:8]
finished Rtl Elaboration : Time (s): cpu = 01:36:01 ; elapsed = 146:25:12 . Memory (MB): peak = 4064.461 ; gain = 3937.430
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

Processing XDC Constraints
Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/constrs_1/imports/src/bshifter_brl_1_1024.xdc]
Finished Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/constrs_1/imports/src/bshifter_brl_1_1024.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9fe998d9
RTL Elaboration Complete:  : Time (s): cpu = 01:37:17 ; elapsed = 146:26:52 . Memory (MB): peak = 4290.934 ; gain = 4163.902
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:59 . Memory (MB): peak = 4290.934 ; gain = 306.715
set_property target_constrs_file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/constrs_1/imports/src/bshifter_brl_1_1024.xdc [current_fileset -constrset]
save_design -force
launch_runs synth_1
[Mon Oct 15 17:30:25 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4290.934 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4290.934 ; gain = 0.000
launch_runs synth_1
[Mon Oct 15 18:32:07 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4290.934 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4290.934 ; gain = 0.000
save_design
save_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 4290.934 ; gain = 0.000
launch_runs synth_1
[Mon Oct 15 18:49:08 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 4290.934 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4290.934 ; gain = 0.000
save_design
save_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4290.934 ; gain = 0.000
launch_runs synth_1
[Mon Oct 15 19:43:13 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4290.934 ; gain = 0.000
launch_runs impl_1
[Tue Oct 16 12:51:05 2012] Launched impl_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 4291.184 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:11 ; elapsed = 00:03:28 . Memory (MB): peak = 4291.184 ; gain = 0.000
open_run impl_1
Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_1_1024_Top_routed.xdc]
Finished Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_1_1024_Top_routed.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:04 . Memory (MB): peak = 4291.184 ; gain = 0.000
Restoring placement.
Restored 1643 out of 1643 XDEF sites from archive | CPU: 2.310000 secs | Memory: 14.769539 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 722d6acf
open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:01:27 . Memory (MB): peak = 4291.184 ; gain = 0.000
report_timing -delay_type max -max_paths 3 -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024_timing_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4291.184 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4291.184 ; gain = 0.000
synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7vx690tffg1761-2
Using Xilinx IP in: /proj/xbuilds/ids_14.4_P.42.0.0/lin64/14.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 01:45:00 ; elapsed = 166:51:08 . Memory (MB): peak = 4291.184 ; gain = 4164.152
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_1_1024_Top' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024_Top.v:8]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_1_1024' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_1_1024' (1#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_1_1024_Top' (2#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024_Top.v:8]
finished Rtl Elaboration : Time (s): cpu = 01:45:17 ; elapsed = 166:51:38 . Memory (MB): peak = 4331.320 ; gain = 4204.289
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

Processing XDC Constraints
Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/constrs_1/imports/src/bshifter_brl_1_1024.xdc]
Finished Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/constrs_1/imports/src/bshifter_brl_1_1024.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9fe998d9
RTL Elaboration Complete:  : Time (s): cpu = 01:46:22 ; elapsed = 166:52:47 . Memory (MB): peak = 4351.727 ; gain = 4224.695
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:02:05 . Memory (MB): peak = 4351.727 ; gain = 60.543
save_design
save_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4351.727 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1
reset_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4351.727 ; gain = 0.000
launch_runs impl_1
[Tue Oct 16 13:40:07 2012] Launched impl_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 4351.727 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 4351.727 ; gain = 0.000
open_run impl_1
Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_1_1024_Top_routed.xdc]
Finished Parsing XDC File [/proj/ipco/users/hshah/ankit/scripts/.Xil/Vivado-24242-xcovnc4/dcp/BarrelShifter_brl_1_1024_Top_routed.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:03 . Memory (MB): peak = 4351.727 ; gain = 0.000
Restoring placement.
Restored 1665 out of 1665 XDEF sites from archive | CPU: 2.160000 secs | Memory: 14.791725 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 722d6acf
open_run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 4351.727 ; gain = 0.000
report_timing -delay_type max -max_paths 3 -path_type full -input_pins -name post_route_timng -file /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024_timing_report.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 3 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4351.727 ; gain = 0.000
synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7vx690tffg1761-2
Using Xilinx IP in: /proj/xbuilds/ids_14.4_P.42.0.0/lin64/14.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 01:49:37 ; elapsed = 167:21:09 . Memory (MB): peak = 4351.727 ; gain = 4224.695
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_1_1024_Top' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024_Top.v:8]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter_brl_1_1024' [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_1_1024' (1#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024.v:8]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter_brl_1_1024_Top' (2#2) [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/sources_1/imports/src/BarrelShifter_brl_1_1024_Top.v:8]
finished Rtl Elaboration : Time (s): cpu = 01:49:54 ; elapsed = 167:21:34 . Memory (MB): peak = 4579.125 ; gain = 4452.094
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

Processing XDC Constraints
Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/constrs_1/imports/src/bshifter_brl_1_1024.xdc]
Finished Parsing XDC File [/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.srcs/constrs_1/imports/src/bshifter_brl_1_1024.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9fe998d9
RTL Elaboration Complete:  : Time (s): cpu = 01:50:49 ; elapsed = 167:22:29 . Memory (MB): peak = 4614.594 ; gain = 4487.562
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 4614.594 ; gain = 262.867
save_design
save_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4614.594 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4614.594 ; gain = 0.000
launch_runs synth_1
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
[Tue Oct 16 14:09:21 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 4614.594 ; gain = 0.000
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
save_design
save_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4614.594 ; gain = 0.000
close_project
close_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 4614.594 ; gain = 0.000
open_project /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.xpr
Scanning sources...
Finished scanning sources
launch_runs synth_1
WARNING: [Vivado 12-1371] Run 'synth_1' already initialized, and may not reflect current configuration. Consider using the Tcl command 'reset_run synth_1'.
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
[Tue Oct 16 14:34:31 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4611.590 ; gain = 0.000
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
reset_run synth_1
close_project
create_project bshifter_brl_1_1024 /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024 -part xc7vx1140tflg1928-2
add_files -norecurse {/home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/src/BarrelShifter_brl_1_1024.v /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/src/BarrelShifter_brl_1_1024_Top.v}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/src/bshifter_brl_1_1024.xdc
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4611.590 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
[Tue Oct 16 14:41:30 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4611.590 ; gain = 0.000
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
launch_runs synth_1
WARNING: [Vivado 12-1371] Run 'synth_1' already initialized, and may not reflect current configuration. Consider using the Tcl command 'reset_run synth_1'.
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
[Tue Oct 16 14:44:39 2012] Launched synth_1...
Run output will be captured here: /home/ankitko/ankit/barrelshifter/BarrelShifter_brl_1_1024/bshifter_brl_1_1024/bshifter_brl_1_1024.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4611.590 ; gain = 0.000
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 14:48:50 2012...
