
caal3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006310  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08006498  08006498  00016498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080064dc  080064dc  000164dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080064e4  080064e4  000164e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080064e8  080064e8  000164e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000027c  20000000  080064ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002027c  2**0
                  CONTENTS
  8 .bss          000008b4  20000280  20000280  00020280  2**3
                  ALLOC
  9 ._user_heap_stack 00000400  20000b34  20000b34  00020280  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001300f  00000000  00000000  000202ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002c7e  00000000  00000000  000332bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00005efa  00000000  00000000  00035f39  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000da0  00000000  00000000  0003be38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c68  00000000  00000000  0003cbd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014024  00000000  00000000  0003d840  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c997  00000000  00000000  00051864  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006494c  00000000  00000000  0005e1fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c2b47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000209c  00000000  00000000  000c2bc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000280 	.word	0x20000280
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006480 	.word	0x08006480

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000284 	.word	0x20000284
 80001c4:	08006480 	.word	0x08006480

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_ldivmod>:
 80009a4:	b97b      	cbnz	r3, 80009c6 <__aeabi_ldivmod+0x22>
 80009a6:	b972      	cbnz	r2, 80009c6 <__aeabi_ldivmod+0x22>
 80009a8:	2900      	cmp	r1, #0
 80009aa:	bfbe      	ittt	lt
 80009ac:	2000      	movlt	r0, #0
 80009ae:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80009b2:	e006      	blt.n	80009c2 <__aeabi_ldivmod+0x1e>
 80009b4:	bf08      	it	eq
 80009b6:	2800      	cmpeq	r0, #0
 80009b8:	bf1c      	itt	ne
 80009ba:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80009be:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80009c2:	f000 b9a5 	b.w	8000d10 <__aeabi_idiv0>
 80009c6:	f1ad 0c08 	sub.w	ip, sp, #8
 80009ca:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009ce:	2900      	cmp	r1, #0
 80009d0:	db09      	blt.n	80009e6 <__aeabi_ldivmod+0x42>
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	db1a      	blt.n	8000a0c <__aeabi_ldivmod+0x68>
 80009d6:	f000 f835 	bl	8000a44 <__udivmoddi4>
 80009da:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e2:	b004      	add	sp, #16
 80009e4:	4770      	bx	lr
 80009e6:	4240      	negs	r0, r0
 80009e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	db1b      	blt.n	8000a28 <__aeabi_ldivmod+0x84>
 80009f0:	f000 f828 	bl	8000a44 <__udivmoddi4>
 80009f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009fc:	b004      	add	sp, #16
 80009fe:	4240      	negs	r0, r0
 8000a00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a04:	4252      	negs	r2, r2
 8000a06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a0a:	4770      	bx	lr
 8000a0c:	4252      	negs	r2, r2
 8000a0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a12:	f000 f817 	bl	8000a44 <__udivmoddi4>
 8000a16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a1e:	b004      	add	sp, #16
 8000a20:	4240      	negs	r0, r0
 8000a22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a26:	4770      	bx	lr
 8000a28:	4252      	negs	r2, r2
 8000a2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a2e:	f000 f809 	bl	8000a44 <__udivmoddi4>
 8000a32:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a3a:	b004      	add	sp, #16
 8000a3c:	4252      	negs	r2, r2
 8000a3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000a42:	4770      	bx	lr

08000a44 <__udivmoddi4>:
 8000a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a48:	9e08      	ldr	r6, [sp, #32]
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	4688      	mov	r8, r1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d14b      	bne.n	8000aea <__udivmoddi4+0xa6>
 8000a52:	428a      	cmp	r2, r1
 8000a54:	4615      	mov	r5, r2
 8000a56:	d967      	bls.n	8000b28 <__udivmoddi4+0xe4>
 8000a58:	fab2 f282 	clz	r2, r2
 8000a5c:	b14a      	cbz	r2, 8000a72 <__udivmoddi4+0x2e>
 8000a5e:	f1c2 0720 	rsb	r7, r2, #32
 8000a62:	fa01 f302 	lsl.w	r3, r1, r2
 8000a66:	fa20 f707 	lsr.w	r7, r0, r7
 8000a6a:	4095      	lsls	r5, r2
 8000a6c:	ea47 0803 	orr.w	r8, r7, r3
 8000a70:	4094      	lsls	r4, r2
 8000a72:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a76:	0c23      	lsrs	r3, r4, #16
 8000a78:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a7c:	fa1f fc85 	uxth.w	ip, r5
 8000a80:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a88:	fb07 f10c 	mul.w	r1, r7, ip
 8000a8c:	4299      	cmp	r1, r3
 8000a8e:	d909      	bls.n	8000aa4 <__udivmoddi4+0x60>
 8000a90:	18eb      	adds	r3, r5, r3
 8000a92:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000a96:	f080 811b 	bcs.w	8000cd0 <__udivmoddi4+0x28c>
 8000a9a:	4299      	cmp	r1, r3
 8000a9c:	f240 8118 	bls.w	8000cd0 <__udivmoddi4+0x28c>
 8000aa0:	3f02      	subs	r7, #2
 8000aa2:	442b      	add	r3, r5
 8000aa4:	1a5b      	subs	r3, r3, r1
 8000aa6:	b2a4      	uxth	r4, r4
 8000aa8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000aac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ab0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ab4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ab8:	45a4      	cmp	ip, r4
 8000aba:	d909      	bls.n	8000ad0 <__udivmoddi4+0x8c>
 8000abc:	192c      	adds	r4, r5, r4
 8000abe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ac2:	f080 8107 	bcs.w	8000cd4 <__udivmoddi4+0x290>
 8000ac6:	45a4      	cmp	ip, r4
 8000ac8:	f240 8104 	bls.w	8000cd4 <__udivmoddi4+0x290>
 8000acc:	3802      	subs	r0, #2
 8000ace:	442c      	add	r4, r5
 8000ad0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ad4:	eba4 040c 	sub.w	r4, r4, ip
 8000ad8:	2700      	movs	r7, #0
 8000ada:	b11e      	cbz	r6, 8000ae4 <__udivmoddi4+0xa0>
 8000adc:	40d4      	lsrs	r4, r2
 8000ade:	2300      	movs	r3, #0
 8000ae0:	e9c6 4300 	strd	r4, r3, [r6]
 8000ae4:	4639      	mov	r1, r7
 8000ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aea:	428b      	cmp	r3, r1
 8000aec:	d909      	bls.n	8000b02 <__udivmoddi4+0xbe>
 8000aee:	2e00      	cmp	r6, #0
 8000af0:	f000 80eb 	beq.w	8000cca <__udivmoddi4+0x286>
 8000af4:	2700      	movs	r7, #0
 8000af6:	e9c6 0100 	strd	r0, r1, [r6]
 8000afa:	4638      	mov	r0, r7
 8000afc:	4639      	mov	r1, r7
 8000afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b02:	fab3 f783 	clz	r7, r3
 8000b06:	2f00      	cmp	r7, #0
 8000b08:	d147      	bne.n	8000b9a <__udivmoddi4+0x156>
 8000b0a:	428b      	cmp	r3, r1
 8000b0c:	d302      	bcc.n	8000b14 <__udivmoddi4+0xd0>
 8000b0e:	4282      	cmp	r2, r0
 8000b10:	f200 80fa 	bhi.w	8000d08 <__udivmoddi4+0x2c4>
 8000b14:	1a84      	subs	r4, r0, r2
 8000b16:	eb61 0303 	sbc.w	r3, r1, r3
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	4698      	mov	r8, r3
 8000b1e:	2e00      	cmp	r6, #0
 8000b20:	d0e0      	beq.n	8000ae4 <__udivmoddi4+0xa0>
 8000b22:	e9c6 4800 	strd	r4, r8, [r6]
 8000b26:	e7dd      	b.n	8000ae4 <__udivmoddi4+0xa0>
 8000b28:	b902      	cbnz	r2, 8000b2c <__udivmoddi4+0xe8>
 8000b2a:	deff      	udf	#255	; 0xff
 8000b2c:	fab2 f282 	clz	r2, r2
 8000b30:	2a00      	cmp	r2, #0
 8000b32:	f040 808f 	bne.w	8000c54 <__udivmoddi4+0x210>
 8000b36:	1b49      	subs	r1, r1, r5
 8000b38:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b3c:	fa1f f885 	uxth.w	r8, r5
 8000b40:	2701      	movs	r7, #1
 8000b42:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b46:	0c23      	lsrs	r3, r4, #16
 8000b48:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b50:	fb08 f10c 	mul.w	r1, r8, ip
 8000b54:	4299      	cmp	r1, r3
 8000b56:	d907      	bls.n	8000b68 <__udivmoddi4+0x124>
 8000b58:	18eb      	adds	r3, r5, r3
 8000b5a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000b5e:	d202      	bcs.n	8000b66 <__udivmoddi4+0x122>
 8000b60:	4299      	cmp	r1, r3
 8000b62:	f200 80cd 	bhi.w	8000d00 <__udivmoddi4+0x2bc>
 8000b66:	4684      	mov	ip, r0
 8000b68:	1a59      	subs	r1, r3, r1
 8000b6a:	b2a3      	uxth	r3, r4
 8000b6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b70:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b74:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b78:	fb08 f800 	mul.w	r8, r8, r0
 8000b7c:	45a0      	cmp	r8, r4
 8000b7e:	d907      	bls.n	8000b90 <__udivmoddi4+0x14c>
 8000b80:	192c      	adds	r4, r5, r4
 8000b82:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b86:	d202      	bcs.n	8000b8e <__udivmoddi4+0x14a>
 8000b88:	45a0      	cmp	r8, r4
 8000b8a:	f200 80b6 	bhi.w	8000cfa <__udivmoddi4+0x2b6>
 8000b8e:	4618      	mov	r0, r3
 8000b90:	eba4 0408 	sub.w	r4, r4, r8
 8000b94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b98:	e79f      	b.n	8000ada <__udivmoddi4+0x96>
 8000b9a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b9e:	40bb      	lsls	r3, r7
 8000ba0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ba4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ba8:	fa01 f407 	lsl.w	r4, r1, r7
 8000bac:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bb0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bb4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000bb8:	4325      	orrs	r5, r4
 8000bba:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bbe:	0c2c      	lsrs	r4, r5, #16
 8000bc0:	fb08 3319 	mls	r3, r8, r9, r3
 8000bc4:	fa1f fa8e 	uxth.w	sl, lr
 8000bc8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bcc:	fb09 f40a 	mul.w	r4, r9, sl
 8000bd0:	429c      	cmp	r4, r3
 8000bd2:	fa02 f207 	lsl.w	r2, r2, r7
 8000bd6:	fa00 f107 	lsl.w	r1, r0, r7
 8000bda:	d90b      	bls.n	8000bf4 <__udivmoddi4+0x1b0>
 8000bdc:	eb1e 0303 	adds.w	r3, lr, r3
 8000be0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000be4:	f080 8087 	bcs.w	8000cf6 <__udivmoddi4+0x2b2>
 8000be8:	429c      	cmp	r4, r3
 8000bea:	f240 8084 	bls.w	8000cf6 <__udivmoddi4+0x2b2>
 8000bee:	f1a9 0902 	sub.w	r9, r9, #2
 8000bf2:	4473      	add	r3, lr
 8000bf4:	1b1b      	subs	r3, r3, r4
 8000bf6:	b2ad      	uxth	r5, r5
 8000bf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000c00:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c04:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c08:	45a2      	cmp	sl, r4
 8000c0a:	d908      	bls.n	8000c1e <__udivmoddi4+0x1da>
 8000c0c:	eb1e 0404 	adds.w	r4, lr, r4
 8000c10:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c14:	d26b      	bcs.n	8000cee <__udivmoddi4+0x2aa>
 8000c16:	45a2      	cmp	sl, r4
 8000c18:	d969      	bls.n	8000cee <__udivmoddi4+0x2aa>
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	4474      	add	r4, lr
 8000c1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c22:	fba0 8902 	umull	r8, r9, r0, r2
 8000c26:	eba4 040a 	sub.w	r4, r4, sl
 8000c2a:	454c      	cmp	r4, r9
 8000c2c:	46c2      	mov	sl, r8
 8000c2e:	464b      	mov	r3, r9
 8000c30:	d354      	bcc.n	8000cdc <__udivmoddi4+0x298>
 8000c32:	d051      	beq.n	8000cd8 <__udivmoddi4+0x294>
 8000c34:	2e00      	cmp	r6, #0
 8000c36:	d069      	beq.n	8000d0c <__udivmoddi4+0x2c8>
 8000c38:	ebb1 050a 	subs.w	r5, r1, sl
 8000c3c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c40:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c44:	40fd      	lsrs	r5, r7
 8000c46:	40fc      	lsrs	r4, r7
 8000c48:	ea4c 0505 	orr.w	r5, ip, r5
 8000c4c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c50:	2700      	movs	r7, #0
 8000c52:	e747      	b.n	8000ae4 <__udivmoddi4+0xa0>
 8000c54:	f1c2 0320 	rsb	r3, r2, #32
 8000c58:	fa20 f703 	lsr.w	r7, r0, r3
 8000c5c:	4095      	lsls	r5, r2
 8000c5e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c62:	fa21 f303 	lsr.w	r3, r1, r3
 8000c66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c6a:	4338      	orrs	r0, r7
 8000c6c:	0c01      	lsrs	r1, r0, #16
 8000c6e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c72:	fa1f f885 	uxth.w	r8, r5
 8000c76:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c7e:	fb07 f308 	mul.w	r3, r7, r8
 8000c82:	428b      	cmp	r3, r1
 8000c84:	fa04 f402 	lsl.w	r4, r4, r2
 8000c88:	d907      	bls.n	8000c9a <__udivmoddi4+0x256>
 8000c8a:	1869      	adds	r1, r5, r1
 8000c8c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000c90:	d22f      	bcs.n	8000cf2 <__udivmoddi4+0x2ae>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d92d      	bls.n	8000cf2 <__udivmoddi4+0x2ae>
 8000c96:	3f02      	subs	r7, #2
 8000c98:	4429      	add	r1, r5
 8000c9a:	1acb      	subs	r3, r1, r3
 8000c9c:	b281      	uxth	r1, r0
 8000c9e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ca2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ca6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000caa:	fb00 f308 	mul.w	r3, r0, r8
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d907      	bls.n	8000cc2 <__udivmoddi4+0x27e>
 8000cb2:	1869      	adds	r1, r5, r1
 8000cb4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000cb8:	d217      	bcs.n	8000cea <__udivmoddi4+0x2a6>
 8000cba:	428b      	cmp	r3, r1
 8000cbc:	d915      	bls.n	8000cea <__udivmoddi4+0x2a6>
 8000cbe:	3802      	subs	r0, #2
 8000cc0:	4429      	add	r1, r5
 8000cc2:	1ac9      	subs	r1, r1, r3
 8000cc4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000cc8:	e73b      	b.n	8000b42 <__udivmoddi4+0xfe>
 8000cca:	4637      	mov	r7, r6
 8000ccc:	4630      	mov	r0, r6
 8000cce:	e709      	b.n	8000ae4 <__udivmoddi4+0xa0>
 8000cd0:	4607      	mov	r7, r0
 8000cd2:	e6e7      	b.n	8000aa4 <__udivmoddi4+0x60>
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	e6fb      	b.n	8000ad0 <__udivmoddi4+0x8c>
 8000cd8:	4541      	cmp	r1, r8
 8000cda:	d2ab      	bcs.n	8000c34 <__udivmoddi4+0x1f0>
 8000cdc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ce0:	eb69 020e 	sbc.w	r2, r9, lr
 8000ce4:	3801      	subs	r0, #1
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	e7a4      	b.n	8000c34 <__udivmoddi4+0x1f0>
 8000cea:	4660      	mov	r0, ip
 8000cec:	e7e9      	b.n	8000cc2 <__udivmoddi4+0x27e>
 8000cee:	4618      	mov	r0, r3
 8000cf0:	e795      	b.n	8000c1e <__udivmoddi4+0x1da>
 8000cf2:	4667      	mov	r7, ip
 8000cf4:	e7d1      	b.n	8000c9a <__udivmoddi4+0x256>
 8000cf6:	4681      	mov	r9, r0
 8000cf8:	e77c      	b.n	8000bf4 <__udivmoddi4+0x1b0>
 8000cfa:	3802      	subs	r0, #2
 8000cfc:	442c      	add	r4, r5
 8000cfe:	e747      	b.n	8000b90 <__udivmoddi4+0x14c>
 8000d00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d04:	442b      	add	r3, r5
 8000d06:	e72f      	b.n	8000b68 <__udivmoddi4+0x124>
 8000d08:	4638      	mov	r0, r7
 8000d0a:	e708      	b.n	8000b1e <__udivmoddi4+0xda>
 8000d0c:	4637      	mov	r7, r6
 8000d0e:	e6e9      	b.n	8000ae4 <__udivmoddi4+0xa0>

08000d10 <__aeabi_idiv0>:
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop

08000d14 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000d14:	78c3      	ldrb	r3, [r0, #3]
 8000d16:	b953      	cbnz	r3, 8000d2e <NVIC_Init+0x1a>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d18:	7803      	ldrb	r3, [r0, #0]
 8000d1a:	f003 011f 	and.w	r1, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d1e:	095b      	lsrs	r3, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d20:	2201      	movs	r2, #1
 8000d22:	408a      	lsls	r2, r1
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d24:	3320      	adds	r3, #32
 8000d26:	4912      	ldr	r1, [pc, #72]	; (8000d70 <NVIC_Init+0x5c>)
 8000d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d2c:	4770      	bx	lr
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <NVIC_Init+0x60>)
 8000d30:	68db      	ldr	r3, [r3, #12]
 8000d32:	43db      	mvns	r3, r3
 8000d34:	f3c3 2202 	ubfx	r2, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 8000d38:	f1c2 0104 	rsb	r1, r2, #4
 8000d3c:	b2c9      	uxtb	r1, r1
    tmpsub = tmpsub >> tmppriority;
 8000d3e:	230f      	movs	r3, #15
 8000d40:	4113      	asrs	r3, r2
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000d42:	7842      	ldrb	r2, [r0, #1]
 8000d44:	408a      	lsls	r2, r1
 8000d46:	b2d2      	uxtb	r2, r2
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000d48:	7881      	ldrb	r1, [r0, #2]
 8000d4a:	400b      	ands	r3, r1
 8000d4c:	4313      	orrs	r3, r2
    tmppriority = tmppriority << 0x04;
 8000d4e:	011b      	lsls	r3, r3, #4
 8000d50:	b2db      	uxtb	r3, r3
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000d52:	7802      	ldrb	r2, [r0, #0]
 8000d54:	4906      	ldr	r1, [pc, #24]	; (8000d70 <NVIC_Init+0x5c>)
 8000d56:	440a      	add	r2, r1
 8000d58:	f882 3300 	strb.w	r3, [r2, #768]	; 0x300
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d5c:	7803      	ldrb	r3, [r0, #0]
 8000d5e:	f003 001f 	and.w	r0, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d62:	095b      	lsrs	r3, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d64:	2201      	movs	r2, #1
 8000d66:	4082      	lsls	r2, r0
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	e000e100 	.word	0xe000e100
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000d78:	b410      	push	{r4}
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000d7a:	6842      	ldr	r2, [r0, #4]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000d7c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000d80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000d84:	790c      	ldrb	r4, [r1, #4]
                                   ADC_InitStruct->ADC_Resolution);
 8000d86:	680b      	ldr	r3, [r1, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000d88:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8000d8c:	4313      	orrs	r3, r2
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000d8e:	6043      	str	r3, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000d90:	6883      	ldr	r3, [r0, #8]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000d92:	4a0c      	ldr	r2, [pc, #48]	; (8000dc4 <ADC_Init+0x4c>)
 8000d94:	401a      	ands	r2, r3
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000d96:	690b      	ldr	r3, [r1, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000d98:	68cc      	ldr	r4, [r1, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000d9a:	4323      	orrs	r3, r4
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000d9c:	688c      	ldr	r4, [r1, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000d9e:	4323      	orrs	r3, r4
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000da0:	794c      	ldrb	r4, [r1, #5]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000da2:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 8000da6:	4313      	orrs	r3, r2
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000da8:	6083      	str	r3, [r0, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000daa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000dac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000db0:	7d0a      	ldrb	r2, [r1, #20]
 8000db2:	3a01      	subs	r2, #1
 8000db4:	b2d2      	uxtb	r2, r2
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000db6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000dba:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8000dbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	c0fff7fd 	.word	0xc0fff7fd

08000dc8 <ADC_StructInit>:
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000dcc:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000dce:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000dd0:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000dd2:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000dd4:	6103      	str	r3, [r0, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	7503      	strb	r3, [r0, #20]
}
 8000dda:	4770      	bx	lr

08000ddc <ADC_Cmd>:
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ddc:	b921      	cbnz	r1, 8000de8 <ADC_Cmd+0xc>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000dde:	6883      	ldr	r3, [r0, #8]
 8000de0:	f023 0301 	bic.w	r3, r3, #1
 8000de4:	6083      	str	r3, [r0, #8]
  }
}
 8000de6:	4770      	bx	lr
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000de8:	6883      	ldr	r3, [r0, #8]
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	6083      	str	r3, [r0, #8]
 8000df0:	4770      	bx	lr

08000df2 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000df2:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000df4:	2909      	cmp	r1, #9
 8000df6:	d91d      	bls.n	8000e34 <ADC_RegularChannelConfig+0x42>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000df8:	68c5      	ldr	r5, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000dfa:	f1a1 040a 	sub.w	r4, r1, #10
 8000dfe:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000e02:	2607      	movs	r6, #7
 8000e04:	40a6      	lsls	r6, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000e06:	ea25 0506 	bic.w	r5, r5, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000e0a:	fa03 f404 	lsl.w	r4, r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000e0e:	432c      	orrs	r4, r5
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000e10:	60c4      	str	r4, [r0, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000e12:	2a06      	cmp	r2, #6
 8000e14:	d91a      	bls.n	8000e4c <ADC_RegularChannelConfig+0x5a>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000e16:	2a0c      	cmp	r2, #12
 8000e18:	d926      	bls.n	8000e68 <ADC_RegularChannelConfig+0x76>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000e1a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000e1c:	3a0d      	subs	r2, #13
 8000e1e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000e22:	241f      	movs	r4, #31
 8000e24:	4094      	lsls	r4, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e26:	ea23 0304 	bic.w	r3, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000e2a:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e2e:	431a      	orrs	r2, r3
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000e30:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
}
 8000e32:	e017      	b.n	8000e64 <ADC_RegularChannelConfig+0x72>
    tmpreg1 = ADCx->SMPR2;
 8000e34:	6905      	ldr	r5, [r0, #16]
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000e36:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8000e3a:	2407      	movs	r4, #7
 8000e3c:	40b4      	lsls	r4, r6
    tmpreg1 &= ~tmpreg2;
 8000e3e:	ea25 0504 	bic.w	r5, r5, r4
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000e42:	fa03 f406 	lsl.w	r4, r3, r6
    tmpreg1 |= tmpreg2;
 8000e46:	432c      	orrs	r4, r5
    ADCx->SMPR2 = tmpreg1;
 8000e48:	6104      	str	r4, [r0, #16]
 8000e4a:	e7e2      	b.n	8000e12 <ADC_RegularChannelConfig+0x20>
    tmpreg1 = ADCx->SQR3;
 8000e4c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000e4e:	3a01      	subs	r2, #1
 8000e50:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000e54:	241f      	movs	r4, #31
 8000e56:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 8000e58:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000e5c:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 8000e60:	431a      	orrs	r2, r3
    ADCx->SQR3 = tmpreg1;
 8000e62:	6342      	str	r2, [r0, #52]	; 0x34
}
 8000e64:	bc70      	pop	{r4, r5, r6}
 8000e66:	4770      	bx	lr
    tmpreg1 = ADCx->SQR2;
 8000e68:	6b03      	ldr	r3, [r0, #48]	; 0x30
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000e6a:	3a07      	subs	r2, #7
 8000e6c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000e70:	241f      	movs	r4, #31
 8000e72:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 8000e74:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000e78:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 8000e7c:	431a      	orrs	r2, r3
    ADCx->SQR2 = tmpreg1;
 8000e7e:	6302      	str	r2, [r0, #48]	; 0x30
 8000e80:	e7f0      	b.n	8000e64 <ADC_RegularChannelConfig+0x72>

08000e82 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8000e82:	b2c9      	uxtb	r1, r1
  itmask = (uint32_t)0x01 << itmask;    
 8000e84:	2301      	movs	r3, #1
 8000e86:	fa03 f101 	lsl.w	r1, r3, r1

  if (NewState != DISABLE)
 8000e8a:	b922      	cbnz	r2, 8000e96 <ADC_ITConfig+0x14>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8000e8c:	6843      	ldr	r3, [r0, #4]
 8000e8e:	ea23 0101 	bic.w	r1, r3, r1
 8000e92:	6041      	str	r1, [r0, #4]
  }
}
 8000e94:	4770      	bx	lr
    ADCx->CR1 |= itmask;
 8000e96:	6843      	ldr	r3, [r0, #4]
 8000e98:	4319      	orrs	r1, r3
 8000e9a:	6041      	str	r1, [r0, #4]
 8000e9c:	4770      	bx	lr

08000e9e <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000e9e:	6803      	ldr	r3, [r0, #0]
 8000ea0:	4219      	tst	r1, r3
 8000ea2:	d101      	bne.n	8000ea8 <ADC_GetFlagStatus+0xa>
    bitstatus = SET;
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000ea4:	2000      	movs	r0, #0
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8000ea6:	4770      	bx	lr
    bitstatus = SET;
 8000ea8:	2001      	movs	r0, #1
 8000eaa:	4770      	bx	lr

08000eac <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000eac:	43c9      	mvns	r1, r1
 8000eae:	6001      	str	r1, [r0, #0]
}
 8000eb0:	4770      	bx	lr

08000eb2 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8000eb2:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000eba:	f000 f9ab 	bl	8001214 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000ec4:	f000 f9a6 	bl	8001214 <RCC_APB1PeriphResetCmd>
}
 8000ec8:	bd08      	pop	{r3, pc}
	...

08000ecc <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8000ecc:	b430      	push	{r4, r5}
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8000ece:	4c0a      	ldr	r4, [pc, #40]	; (8000ef8 <DAC_Init+0x2c>)
 8000ed0:	6822      	ldr	r2, [r4, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8000ed2:	f640 73fe 	movw	r3, #4094	; 0xffe
 8000ed6:	4083      	lsls	r3, r0
 8000ed8:	ea22 0203 	bic.w	r2, r2, r3
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000edc:	680b      	ldr	r3, [r1, #0]
 8000ede:	684d      	ldr	r5, [r1, #4]
 8000ee0:	432b      	orrs	r3, r5
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8000ee2:	688d      	ldr	r5, [r1, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000ee4:	432b      	orrs	r3, r5
             DAC_InitStruct->DAC_OutputBuffer);
 8000ee6:	68c9      	ldr	r1, [r1, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000ee8:	430b      	orrs	r3, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8000eea:	fa03 f000 	lsl.w	r0, r3, r0
 8000eee:	4310      	orrs	r0, r2
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8000ef0:	6020      	str	r0, [r4, #0]
}
 8000ef2:	bc30      	pop	{r4, r5}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	40007400 	.word	0x40007400

08000efc <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 8000efc:	2300      	movs	r3, #0
 8000efe:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8000f00:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8000f02:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8000f04:	60c3      	str	r3, [r0, #12]
}
 8000f06:	4770      	bx	lr

08000f08 <DAC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f08:	b941      	cbnz	r1, 8000f1c <DAC_Cmd+0x14>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8000f0a:	4908      	ldr	r1, [pc, #32]	; (8000f2c <DAC_Cmd+0x24>)
 8000f0c:	680b      	ldr	r3, [r1, #0]
 8000f0e:	2201      	movs	r2, #1
 8000f10:	fa02 f000 	lsl.w	r0, r2, r0
 8000f14:	ea23 0000 	bic.w	r0, r3, r0
 8000f18:	6008      	str	r0, [r1, #0]
  }
}
 8000f1a:	4770      	bx	lr
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 8000f1c:	4903      	ldr	r1, [pc, #12]	; (8000f2c <DAC_Cmd+0x24>)
 8000f1e:	680b      	ldr	r3, [r1, #0]
 8000f20:	2201      	movs	r2, #1
 8000f22:	fa02 f000 	lsl.w	r0, r2, r0
 8000f26:	4318      	orrs	r0, r3
 8000f28:	6008      	str	r0, [r1, #0]
 8000f2a:	4770      	bx	lr
 8000f2c:	40007400 	.word	0x40007400

08000f30 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000f30:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000f36:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <DAC_SetChannel1Data+0x1c>)
 8000f38:	9301      	str	r3, [sp, #4]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000f3a:	9b01      	ldr	r3, [sp, #4]
 8000f3c:	4418      	add	r0, r3
 8000f3e:	3008      	adds	r0, #8
 8000f40:	9001      	str	r0, [sp, #4]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000f42:	9b01      	ldr	r3, [sp, #4]
 8000f44:	6019      	str	r1, [r3, #0]
}
 8000f46:	b002      	add	sp, #8
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	40007400 	.word	0x40007400

08000f50 <DAC_SetChannel2Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
 8000f50:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
 8000f56:	4b05      	ldr	r3, [pc, #20]	; (8000f6c <DAC_SetChannel2Data+0x1c>)
 8000f58:	9301      	str	r3, [sp, #4]
  tmp += DHR12R2_OFFSET + DAC_Align;
 8000f5a:	9b01      	ldr	r3, [sp, #4]
 8000f5c:	4418      	add	r0, r3
 8000f5e:	3014      	adds	r0, #20
 8000f60:	9001      	str	r0, [sp, #4]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
 8000f62:	9b01      	ldr	r3, [sp, #4]
 8000f64:	6019      	str	r1, [r3, #0]
}
 8000f66:	b002      	add	sp, #8
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	40007400 	.word	0x40007400

08000f70 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8000f70:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <EXTI_DeInit+0x14>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8000f76:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8000f78:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8000f7a:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8000f7c:	4a02      	ldr	r2, [pc, #8]	; (8000f88 <EXTI_DeInit+0x18>)
 8000f7e:	615a      	str	r2, [r3, #20]
}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	40013c00 	.word	0x40013c00
 8000f88:	007fffff 	.word	0x007fffff

08000f8c <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000f8c:	7983      	ldrb	r3, [r0, #6]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d036      	beq.n	8001000 <EXTI_Init+0x74>
{
 8000f92:	b410      	push	{r4}
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000f94:	4b20      	ldr	r3, [pc, #128]	; (8001018 <EXTI_Init+0x8c>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	6801      	ldr	r1, [r0, #0]
 8000f9a:	ea22 0201 	bic.w	r2, r2, r1
 8000f9e:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	6801      	ldr	r1, [r0, #0]
 8000fa4:	ea22 0201 	bic.w	r2, r2, r1
 8000fa8:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000faa:	7902      	ldrb	r2, [r0, #4]
 8000fac:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000fb0:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000fb4:	6811      	ldr	r1, [r2, #0]
 8000fb6:	6804      	ldr	r4, [r0, #0]
 8000fb8:	4321      	orrs	r1, r4
 8000fba:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000fbc:	689a      	ldr	r2, [r3, #8]
 8000fbe:	6801      	ldr	r1, [r0, #0]
 8000fc0:	ea22 0201 	bic.w	r2, r2, r1
 8000fc4:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000fc6:	68da      	ldr	r2, [r3, #12]
 8000fc8:	6801      	ldr	r1, [r0, #0]
 8000fca:	ea22 0201 	bic.w	r2, r2, r1
 8000fce:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000fd0:	7943      	ldrb	r3, [r0, #5]
 8000fd2:	2b10      	cmp	r3, #16
 8000fd4:	d00a      	beq.n	8000fec <EXTI_Init+0x60>
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000fd6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fda:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	6801      	ldr	r1, [r0, #0]
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000fe6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000fea:	4770      	bx	lr
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000fec:	4b0a      	ldr	r3, [pc, #40]	; (8001018 <EXTI_Init+0x8c>)
 8000fee:	689a      	ldr	r2, [r3, #8]
 8000ff0:	6801      	ldr	r1, [r0, #0]
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	6801      	ldr	r1, [r0, #0]
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	e7f2      	b.n	8000fe6 <EXTI_Init+0x5a>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001000:	7903      	ldrb	r3, [r0, #4]
 8001002:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001006:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	6801      	ldr	r1, [r0, #0]
 800100e:	ea22 0201 	bic.w	r2, r2, r1
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	40013c00 	.word	0x40013c00

0800101c <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800101c:	4b01      	ldr	r3, [pc, #4]	; (8001024 <EXTI_ClearITPendingBit+0x8>)
 800101e:	6158      	str	r0, [r3, #20]
}
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	40013c00 	.word	0x40013c00

08001028 <GPIO_Init>:
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001028:	2300      	movs	r3, #0
 800102a:	2b0f      	cmp	r3, #15
 800102c:	d840      	bhi.n	80010b0 <GPIO_Init+0x88>
{
 800102e:	b4f0      	push	{r4, r5, r6, r7}
 8001030:	e010      	b.n	8001054 <GPIO_Init+0x2c>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001032:	68c2      	ldr	r2, [r0, #12]
 8001034:	b29c      	uxth	r4, r3
 8001036:	0066      	lsls	r6, r4, #1
 8001038:	2403      	movs	r4, #3
 800103a:	40b4      	lsls	r4, r6
 800103c:	ea22 0204 	bic.w	r2, r2, r4
 8001040:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001042:	68c2      	ldr	r2, [r0, #12]
 8001044:	79cc      	ldrb	r4, [r1, #7]
 8001046:	fa04 f505 	lsl.w	r5, r4, r5
 800104a:	4315      	orrs	r5, r2
 800104c:	60c5      	str	r5, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800104e:	3301      	adds	r3, #1
 8001050:	2b0f      	cmp	r3, #15
 8001052:	d82b      	bhi.n	80010ac <GPIO_Init+0x84>
    pos = ((uint32_t)0x01) << pinpos;
 8001054:	2201      	movs	r2, #1
 8001056:	409a      	lsls	r2, r3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001058:	680c      	ldr	r4, [r1, #0]
    if (currentpin == pos)
 800105a:	43a2      	bics	r2, r4
 800105c:	d1f7      	bne.n	800104e <GPIO_Init+0x26>
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800105e:	6804      	ldr	r4, [r0, #0]
 8001060:	005d      	lsls	r5, r3, #1
 8001062:	2203      	movs	r2, #3
 8001064:	40aa      	lsls	r2, r5
 8001066:	43d2      	mvns	r2, r2
 8001068:	4014      	ands	r4, r2
 800106a:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800106c:	6804      	ldr	r4, [r0, #0]
 800106e:	790e      	ldrb	r6, [r1, #4]
 8001070:	40ae      	lsls	r6, r5
 8001072:	4334      	orrs	r4, r6
 8001074:	6004      	str	r4, [r0, #0]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001076:	790c      	ldrb	r4, [r1, #4]
 8001078:	3c01      	subs	r4, #1
 800107a:	b2e4      	uxtb	r4, r4
 800107c:	2c01      	cmp	r4, #1
 800107e:	d8d8      	bhi.n	8001032 <GPIO_Init+0xa>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001080:	6884      	ldr	r4, [r0, #8]
 8001082:	4022      	ands	r2, r4
 8001084:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001086:	6882      	ldr	r2, [r0, #8]
 8001088:	794c      	ldrb	r4, [r1, #5]
 800108a:	40ac      	lsls	r4, r5
 800108c:	4322      	orrs	r2, r4
 800108e:	6082      	str	r2, [r0, #8]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001090:	6844      	ldr	r4, [r0, #4]
 8001092:	b29f      	uxth	r7, r3
 8001094:	2601      	movs	r6, #1
 8001096:	40be      	lsls	r6, r7
 8001098:	ea24 0406 	bic.w	r4, r4, r6
 800109c:	6044      	str	r4, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800109e:	6844      	ldr	r4, [r0, #4]
 80010a0:	798a      	ldrb	r2, [r1, #6]
 80010a2:	40ba      	lsls	r2, r7
 80010a4:	b292      	uxth	r2, r2
 80010a6:	4322      	orrs	r2, r4
 80010a8:	6042      	str	r2, [r0, #4]
 80010aa:	e7c2      	b.n	8001032 <GPIO_Init+0xa>
    }
  }
}
 80010ac:	bcf0      	pop	{r4, r5, r6, r7}
 80010ae:	4770      	bx	lr
 80010b0:	4770      	bx	lr

080010b2 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80010b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010b6:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80010b8:	2300      	movs	r3, #0
 80010ba:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80010bc:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80010be:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80010c0:	71c3      	strb	r3, [r0, #7]
}
 80010c2:	4770      	bx	lr

080010c4 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80010c4:	6903      	ldr	r3, [r0, #16]
 80010c6:	4219      	tst	r1, r3
 80010c8:	d101      	bne.n	80010ce <GPIO_ReadInputDataBit+0xa>
  {
    bitstatus = (uint8_t)Bit_SET;
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80010ca:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80010cc:	4770      	bx	lr
    bitstatus = (uint8_t)Bit_SET;
 80010ce:	2001      	movs	r0, #1
 80010d0:	4770      	bx	lr

080010d2 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80010d2:	8301      	strh	r1, [r0, #24]
}
 80010d4:	4770      	bx	lr

080010d6 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80010d6:	8341      	strh	r1, [r0, #26]
}
 80010d8:	4770      	bx	lr

080010da <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80010da:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80010dc:	f001 0307 	and.w	r3, r1, #7
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	409a      	lsls	r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80010e4:	08c9      	lsrs	r1, r1, #3
 80010e6:	3108      	adds	r1, #8
 80010e8:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 80010ec:	250f      	movs	r5, #15
 80010ee:	fa05 f303 	lsl.w	r3, r5, r3
 80010f2:	ea24 0303 	bic.w	r3, r4, r3
 80010f6:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80010fa:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 80010fe:	431a      	orrs	r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8001100:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
}
 8001104:	bc30      	pop	{r4, r5}
 8001106:	4770      	bx	lr

08001108 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001108:	b410      	push	{r4}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800110a:	4b29      	ldr	r3, [pc, #164]	; (80011b0 <RCC_GetClocksFreq+0xa8>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8001112:	2b04      	cmp	r3, #4
 8001114:	d023      	beq.n	800115e <RCC_GetClocksFreq+0x56>
 8001116:	2b08      	cmp	r3, #8
 8001118:	d024      	beq.n	8001164 <RCC_GetClocksFreq+0x5c>
 800111a:	b113      	cbz	r3, 8001122 <RCC_GetClocksFreq+0x1a>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
      break;
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800111c:	4b25      	ldr	r3, [pc, #148]	; (80011b4 <RCC_GetClocksFreq+0xac>)
 800111e:	6003      	str	r3, [r0, #0]
      break;
 8001120:	e001      	b.n	8001126 <RCC_GetClocksFreq+0x1e>
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001122:	4b24      	ldr	r3, [pc, #144]	; (80011b4 <RCC_GetClocksFreq+0xac>)
 8001124:	6003      	str	r3, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001126:	4c22      	ldr	r4, [pc, #136]	; (80011b0 <RCC_GetClocksFreq+0xa8>)
 8001128:	68a3      	ldr	r3, [r4, #8]
  tmp = tmp >> 4;
 800112a:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 800112e:	4922      	ldr	r1, [pc, #136]	; (80011b8 <RCC_GetClocksFreq+0xb0>)
 8001130:	5ccb      	ldrb	r3, [r1, r3]
 8001132:	b2da      	uxtb	r2, r3
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001134:	6803      	ldr	r3, [r0, #0]
 8001136:	40d3      	lsrs	r3, r2
 8001138:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800113a:	68a2      	ldr	r2, [r4, #8]
  tmp = tmp >> 10;
 800113c:	f3c2 2282 	ubfx	r2, r2, #10, #3
  presc = APBAHBPrescTable[tmp];
 8001140:	5c8a      	ldrb	r2, [r1, r2]
 8001142:	b2d2      	uxtb	r2, r2
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001144:	fa23 f202 	lsr.w	r2, r3, r2
 8001148:	6082      	str	r2, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800114a:	68a2      	ldr	r2, [r4, #8]
  tmp = tmp >> 13;
 800114c:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 8001150:	5c8a      	ldrb	r2, [r1, r2]
 8001152:	b2d2      	uxtb	r2, r2
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001154:	40d3      	lsrs	r3, r2
 8001156:	60c3      	str	r3, [r0, #12]
}
 8001158:	f85d 4b04 	ldr.w	r4, [sp], #4
 800115c:	4770      	bx	lr
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800115e:	4b17      	ldr	r3, [pc, #92]	; (80011bc <RCC_GetClocksFreq+0xb4>)
 8001160:	6003      	str	r3, [r0, #0]
      break;
 8001162:	e7e0      	b.n	8001126 <RCC_GetClocksFreq+0x1e>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <RCC_GetClocksFreq+0xa8>)
 8001166:	685a      	ldr	r2, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      if (pllsource != 0)
 800116e:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 8001172:	d012      	beq.n	800119a <RCC_GetClocksFreq+0x92>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001174:	4a11      	ldr	r2, [pc, #68]	; (80011bc <RCC_GetClocksFreq+0xb4>)
 8001176:	fbb2 f2f3 	udiv	r2, r2, r3
 800117a:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <RCC_GetClocksFreq+0xa8>)
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001182:	fb03 f302 	mul.w	r3, r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001186:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <RCC_GetClocksFreq+0xa8>)
 8001188:	6852      	ldr	r2, [r2, #4]
 800118a:	f3c2 4201 	ubfx	r2, r2, #16, #2
 800118e:	3201      	adds	r2, #1
 8001190:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001192:	fbb3 f3f2 	udiv	r3, r3, r2
 8001196:	6003      	str	r3, [r0, #0]
      break;
 8001198:	e7c5      	b.n	8001126 <RCC_GetClocksFreq+0x1e>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800119a:	4a06      	ldr	r2, [pc, #24]	; (80011b4 <RCC_GetClocksFreq+0xac>)
 800119c:	fbb2 f2f3 	udiv	r2, r2, r3
 80011a0:	4b03      	ldr	r3, [pc, #12]	; (80011b0 <RCC_GetClocksFreq+0xa8>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80011a8:	fb03 f302 	mul.w	r3, r3, r2
 80011ac:	e7eb      	b.n	8001186 <RCC_GetClocksFreq+0x7e>
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800
 80011b4:	00f42400 	.word	0x00f42400
 80011b8:	20000000 	.word	0x20000000
 80011bc:	017d7840 	.word	0x017d7840

080011c0 <RCC_AHB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011c0:	b929      	cbnz	r1, 80011ce <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80011c2:	4a05      	ldr	r2, [pc, #20]	; (80011d8 <RCC_AHB1PeriphClockCmd+0x18>)
 80011c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80011c6:	ea23 0000 	bic.w	r0, r3, r0
 80011ca:	6310      	str	r0, [r2, #48]	; 0x30
  }
}
 80011cc:	4770      	bx	lr
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80011ce:	4a02      	ldr	r2, [pc, #8]	; (80011d8 <RCC_AHB1PeriphClockCmd+0x18>)
 80011d0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80011d2:	4318      	orrs	r0, r3
 80011d4:	6310      	str	r0, [r2, #48]	; 0x30
 80011d6:	4770      	bx	lr
 80011d8:	40023800 	.word	0x40023800

080011dc <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80011dc:	b929      	cbnz	r1, 80011ea <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80011de:	4a05      	ldr	r2, [pc, #20]	; (80011f4 <RCC_APB1PeriphClockCmd+0x18>)
 80011e0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80011e2:	ea23 0000 	bic.w	r0, r3, r0
 80011e6:	6410      	str	r0, [r2, #64]	; 0x40
  }
}
 80011e8:	4770      	bx	lr
    RCC->APB1ENR |= RCC_APB1Periph;
 80011ea:	4a02      	ldr	r2, [pc, #8]	; (80011f4 <RCC_APB1PeriphClockCmd+0x18>)
 80011ec:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80011ee:	4318      	orrs	r0, r3
 80011f0:	6410      	str	r0, [r2, #64]	; 0x40
 80011f2:	4770      	bx	lr
 80011f4:	40023800 	.word	0x40023800

080011f8 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80011f8:	b929      	cbnz	r1, 8001206 <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80011fa:	4a05      	ldr	r2, [pc, #20]	; (8001210 <RCC_APB2PeriphClockCmd+0x18>)
 80011fc:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80011fe:	ea23 0000 	bic.w	r0, r3, r0
 8001202:	6450      	str	r0, [r2, #68]	; 0x44
  }
}
 8001204:	4770      	bx	lr
    RCC->APB2ENR |= RCC_APB2Periph;
 8001206:	4a02      	ldr	r2, [pc, #8]	; (8001210 <RCC_APB2PeriphClockCmd+0x18>)
 8001208:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800120a:	4318      	orrs	r0, r3
 800120c:	6450      	str	r0, [r2, #68]	; 0x44
 800120e:	4770      	bx	lr
 8001210:	40023800 	.word	0x40023800

08001214 <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001214:	b929      	cbnz	r1, 8001222 <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001216:	4a05      	ldr	r2, [pc, #20]	; (800122c <RCC_APB1PeriphResetCmd+0x18>)
 8001218:	6a13      	ldr	r3, [r2, #32]
 800121a:	ea23 0000 	bic.w	r0, r3, r0
 800121e:	6210      	str	r0, [r2, #32]
  }
}
 8001220:	4770      	bx	lr
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001222:	4a02      	ldr	r2, [pc, #8]	; (800122c <RCC_APB1PeriphResetCmd+0x18>)
 8001224:	6a13      	ldr	r3, [r2, #32]
 8001226:	4318      	orrs	r0, r3
 8001228:	6210      	str	r0, [r2, #32]
 800122a:	4770      	bx	lr
 800122c:	40023800 	.word	0x40023800

08001230 <RCC_APB2PeriphResetCmd>:
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001230:	b929      	cbnz	r1, 800123e <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001232:	4a05      	ldr	r2, [pc, #20]	; (8001248 <RCC_APB2PeriphResetCmd+0x18>)
 8001234:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001236:	ea23 0000 	bic.w	r0, r3, r0
 800123a:	6250      	str	r0, [r2, #36]	; 0x24
  }
}
 800123c:	4770      	bx	lr
    RCC->APB2RSTR |= RCC_APB2Periph;
 800123e:	4a02      	ldr	r2, [pc, #8]	; (8001248 <RCC_APB2PeriphResetCmd+0x18>)
 8001240:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001242:	4318      	orrs	r0, r3
 8001244:	6250      	str	r0, [r2, #36]	; 0x24
 8001246:	4770      	bx	lr
 8001248:	40023800 	.word	0x40023800

0800124c <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 800124c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 800124e:	4b2a      	ldr	r3, [pc, #168]	; (80012f8 <SPI_I2S_DeInit+0xac>)
 8001250:	4298      	cmp	r0, r3
 8001252:	d00f      	beq.n	8001274 <SPI_I2S_DeInit+0x28>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 8001254:	4b29      	ldr	r3, [pc, #164]	; (80012fc <SPI_I2S_DeInit+0xb0>)
 8001256:	4298      	cmp	r0, r3
 8001258:	d017      	beq.n	800128a <SPI_I2S_DeInit+0x3e>
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  }
  else if (SPIx == SPI3)
 800125a:	4b29      	ldr	r3, [pc, #164]	; (8001300 <SPI_I2S_DeInit+0xb4>)
 800125c:	4298      	cmp	r0, r3
 800125e:	d01f      	beq.n	80012a0 <SPI_I2S_DeInit+0x54>
    /* Enable SPI3 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
    /* Release SPI3 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
  }
  else if (SPIx == SPI4)
 8001260:	4b28      	ldr	r3, [pc, #160]	; (8001304 <SPI_I2S_DeInit+0xb8>)
 8001262:	4298      	cmp	r0, r3
 8001264:	d027      	beq.n	80012b6 <SPI_I2S_DeInit+0x6a>
    /* Enable SPI4 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
    /* Release SPI4 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
  }
  else if (SPIx == SPI5)
 8001266:	4b28      	ldr	r3, [pc, #160]	; (8001308 <SPI_I2S_DeInit+0xbc>)
 8001268:	4298      	cmp	r0, r3
 800126a:	d02f      	beq.n	80012cc <SPI_I2S_DeInit+0x80>
    /* Release SPI5 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
  }
  else 
  {
    if (SPIx == SPI6)
 800126c:	4b27      	ldr	r3, [pc, #156]	; (800130c <SPI_I2S_DeInit+0xc0>)
 800126e:	4298      	cmp	r0, r3
 8001270:	d037      	beq.n	80012e2 <SPI_I2S_DeInit+0x96>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001272:	bd08      	pop	{r3, pc}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001274:	2101      	movs	r1, #1
 8001276:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800127a:	f7ff ffd9 	bl	8001230 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 800127e:	2100      	movs	r1, #0
 8001280:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001284:	f7ff ffd4 	bl	8001230 <RCC_APB2PeriphResetCmd>
 8001288:	e7f3      	b.n	8001272 <SPI_I2S_DeInit+0x26>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 800128a:	2101      	movs	r1, #1
 800128c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001290:	f7ff ffc0 	bl	8001214 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8001294:	2100      	movs	r1, #0
 8001296:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800129a:	f7ff ffbb 	bl	8001214 <RCC_APB1PeriphResetCmd>
 800129e:	e7e8      	b.n	8001272 <SPI_I2S_DeInit+0x26>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 80012a0:	2101      	movs	r1, #1
 80012a2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80012a6:	f7ff ffb5 	bl	8001214 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80012aa:	2100      	movs	r1, #0
 80012ac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80012b0:	f7ff ffb0 	bl	8001214 <RCC_APB1PeriphResetCmd>
 80012b4:	e7dd      	b.n	8001272 <SPI_I2S_DeInit+0x26>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 80012b6:	2101      	movs	r1, #1
 80012b8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80012bc:	f7ff ffb8 	bl	8001230 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 80012c0:	2100      	movs	r1, #0
 80012c2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80012c6:	f7ff ffb3 	bl	8001230 <RCC_APB2PeriphResetCmd>
 80012ca:	e7d2      	b.n	8001272 <SPI_I2S_DeInit+0x26>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 80012cc:	2101      	movs	r1, #1
 80012ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80012d2:	f7ff ffad 	bl	8001230 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 80012d6:	2100      	movs	r1, #0
 80012d8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80012dc:	f7ff ffa8 	bl	8001230 <RCC_APB2PeriphResetCmd>
 80012e0:	e7c7      	b.n	8001272 <SPI_I2S_DeInit+0x26>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 80012e2:	2101      	movs	r1, #1
 80012e4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80012e8:	f7ff ffa2 	bl	8001230 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 80012ec:	2100      	movs	r1, #0
 80012ee:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80012f2:	f7ff ff9d 	bl	8001230 <RCC_APB2PeriphResetCmd>
}
 80012f6:	e7bc      	b.n	8001272 <SPI_I2S_DeInit+0x26>
 80012f8:	40013000 	.word	0x40013000
 80012fc:	40003800 	.word	0x40003800
 8001300:	40003c00 	.word	0x40003c00
 8001304:	40013400 	.word	0x40013400
 8001308:	40015000 	.word	0x40015000
 800130c:	40015400 	.word	0x40015400

08001310 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001314:	8803      	ldrh	r3, [r0, #0]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001316:	f403 5241 	and.w	r2, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800131a:	f8b1 e000 	ldrh.w	lr, [r1]
 800131e:	f8b1 8002 	ldrh.w	r8, [r1, #2]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001322:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8001326:	88cf      	ldrh	r7, [r1, #6]
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001328:	890e      	ldrh	r6, [r1, #8]
 800132a:	894d      	ldrh	r5, [r1, #10]
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800132c:	898c      	ldrh	r4, [r1, #12]
 800132e:	89cb      	ldrh	r3, [r1, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001330:	ea4e 0e08 	orr.w	lr, lr, r8
 8001334:	ea4c 0c0e 	orr.w	ip, ip, lr
 8001338:	ea47 070c 	orr.w	r7, r7, ip
 800133c:	433e      	orrs	r6, r7
 800133e:	4335      	orrs	r5, r6
 8001340:	432c      	orrs	r4, r5
 8001342:	4323      	orrs	r3, r4
 8001344:	4313      	orrs	r3, r2
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8001346:	8003      	strh	r3, [r0, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8001348:	8b83      	ldrh	r3, [r0, #28]
 800134a:	b29b      	uxth	r3, r3
 800134c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001350:	b29b      	uxth	r3, r3
 8001352:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001354:	8a0b      	ldrh	r3, [r1, #16]
 8001356:	8203      	strh	r3, [r0, #16]
}
 8001358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800135c <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800135c:	2300      	movs	r3, #0
 800135e:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8001360:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8001362:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8001364:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8001366:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8001368:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 800136a:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 800136c:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 800136e:	2307      	movs	r3, #7
 8001370:	8203      	strh	r3, [r0, #16]
}
 8001372:	4770      	bx	lr

08001374 <SPI_Cmd>:
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001374:	b931      	cbnz	r1, 8001384 <SPI_Cmd+0x10>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8001376:	8803      	ldrh	r3, [r0, #0]
 8001378:	b29b      	uxth	r3, r3
 800137a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800137e:	b29b      	uxth	r3, r3
 8001380:	8003      	strh	r3, [r0, #0]
  }
}
 8001382:	4770      	bx	lr
    SPIx->CR1 |= SPI_CR1_SPE;
 8001384:	8803      	ldrh	r3, [r0, #0]
 8001386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800138a:	8003      	strh	r3, [r0, #0]
 800138c:	4770      	bx	lr

0800138e <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 800138e:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8001392:	4299      	cmp	r1, r3
 8001394:	d004      	beq.n	80013a0 <SPI_NSSInternalSoftwareConfig+0x12>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8001396:	8803      	ldrh	r3, [r0, #0]
 8001398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800139c:	8003      	strh	r3, [r0, #0]
 800139e:	4770      	bx	lr
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80013a0:	8803      	ldrh	r3, [r0, #0]
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	8003      	strh	r3, [r0, #0]
  }
}
 80013ac:	4770      	bx	lr

080013ae <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80013ae:	8980      	ldrh	r0, [r0, #12]
}
 80013b0:	4770      	bx	lr

080013b2 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80013b2:	8181      	strh	r1, [r0, #12]
}
 80013b4:	4770      	bx	lr

080013b6 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80013b6:	8903      	ldrh	r3, [r0, #8]
 80013b8:	4219      	tst	r1, r3
 80013ba:	d101      	bne.n	80013c0 <SPI_I2S_GetFlagStatus+0xa>
    bitstatus = SET;
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80013bc:	2000      	movs	r0, #0
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 80013be:	4770      	bx	lr
    bitstatus = SET;
 80013c0:	2001      	movs	r0, #1
 80013c2:	4770      	bx	lr

080013c4 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80013c4:	b430      	push	{r4, r5}

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80013c6:	f001 0303 	and.w	r3, r1, #3
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	240f      	movs	r4, #15
 80013ce:	fa04 f503 	lsl.w	r5, r4, r3
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80013d2:	0889      	lsrs	r1, r1, #2
 80013d4:	4a07      	ldr	r2, [pc, #28]	; (80013f4 <SYSCFG_EXTILineConfig+0x30>)
 80013d6:	3102      	adds	r1, #2
 80013d8:	f852 4021 	ldr.w	r4, [r2, r1, lsl #2]
 80013dc:	ea24 0405 	bic.w	r4, r4, r5
 80013e0:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80013e4:	f852 4021 	ldr.w	r4, [r2, r1, lsl #2]
 80013e8:	4098      	lsls	r0, r3
 80013ea:	4320      	orrs	r0, r4
 80013ec:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
}
 80013f0:	bc30      	pop	{r4, r5}
 80013f2:	4770      	bx	lr
 80013f4:	40013800 	.word	0x40013800

080013f8 <TIM_TimeBaseInit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80013f8:	8803      	ldrh	r3, [r0, #0]
 80013fa:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80013fc:	4a1b      	ldr	r2, [pc, #108]	; (800146c <TIM_TimeBaseInit+0x74>)
 80013fe:	4290      	cmp	r0, r2
 8001400:	d012      	beq.n	8001428 <TIM_TimeBaseInit+0x30>
 8001402:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001406:	4290      	cmp	r0, r2
 8001408:	d00e      	beq.n	8001428 <TIM_TimeBaseInit+0x30>
 800140a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800140e:	d00b      	beq.n	8001428 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001410:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8001414:	4290      	cmp	r0, r2
 8001416:	d007      	beq.n	8001428 <TIM_TimeBaseInit+0x30>
 8001418:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800141c:	4290      	cmp	r0, r2
 800141e:	d003      	beq.n	8001428 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001420:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001424:	4290      	cmp	r0, r2
 8001426:	d103      	bne.n	8001430 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001428:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800142c:	884a      	ldrh	r2, [r1, #2]
 800142e:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001430:	4a0f      	ldr	r2, [pc, #60]	; (8001470 <TIM_TimeBaseInit+0x78>)
 8001432:	4290      	cmp	r0, r2
 8001434:	d008      	beq.n	8001448 <TIM_TimeBaseInit+0x50>
 8001436:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800143a:	4290      	cmp	r0, r2
 800143c:	d004      	beq.n	8001448 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800143e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001442:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001444:	890a      	ldrh	r2, [r1, #8]
 8001446:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8001448:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800144a:	684b      	ldr	r3, [r1, #4]
 800144c:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800144e:	880b      	ldrh	r3, [r1, #0]
 8001450:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <TIM_TimeBaseInit+0x74>)
 8001454:	4298      	cmp	r0, r3
 8001456:	d003      	beq.n	8001460 <TIM_TimeBaseInit+0x68>
 8001458:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800145c:	4298      	cmp	r0, r3
 800145e:	d101      	bne.n	8001464 <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001460:	7a8b      	ldrb	r3, [r1, #10]
 8001462:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001464:	2301      	movs	r3, #1
 8001466:	8283      	strh	r3, [r0, #20]
}
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	40010000 	.word	0x40010000
 8001470:	40001000 	.word	0x40001000

08001474 <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001474:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001478:	6043      	str	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800147a:	2300      	movs	r3, #0
 800147c:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800147e:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001480:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001482:	7283      	strb	r3, [r0, #10]
}
 8001484:	4770      	bx	lr

08001486 <TIM_SetCounter>:
{
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8001486:	6241      	str	r1, [r0, #36]	; 0x24
}
 8001488:	4770      	bx	lr

0800148a <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800148a:	b931      	cbnz	r1, 800149a <TIM_ARRPreloadConfig+0x10>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 800148c:	8803      	ldrh	r3, [r0, #0]
 800148e:	b29b      	uxth	r3, r3
 8001490:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001494:	b29b      	uxth	r3, r3
 8001496:	8003      	strh	r3, [r0, #0]
  }
}
 8001498:	4770      	bx	lr
    TIMx->CR1 |= TIM_CR1_ARPE;
 800149a:	8803      	ldrh	r3, [r0, #0]
 800149c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014a0:	8003      	strh	r3, [r0, #0]
 80014a2:	4770      	bx	lr

080014a4 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80014a4:	b931      	cbnz	r1, 80014b4 <TIM_Cmd+0x10>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80014a6:	8803      	ldrh	r3, [r0, #0]
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	f023 0301 	bic.w	r3, r3, #1
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	8003      	strh	r3, [r0, #0]
  }
}
 80014b2:	4770      	bx	lr
    TIMx->CR1 |= TIM_CR1_CEN;
 80014b4:	8803      	ldrh	r3, [r0, #0]
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	8003      	strh	r3, [r0, #0]
 80014bc:	4770      	bx	lr

080014be <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80014be:	6381      	str	r1, [r0, #56]	; 0x38
}
 80014c0:	4770      	bx	lr

080014c2 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80014c2:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 80014c4:	2301      	movs	r3, #1
 80014c6:	408b      	lsls	r3, r1
 80014c8:	b29b      	uxth	r3, r3

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80014ca:	8c04      	ldrh	r4, [r0, #32]
 80014cc:	ea24 0303 	bic.w	r3, r4, r3
 80014d0:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80014d2:	8c03      	ldrh	r3, [r0, #32]
 80014d4:	fa02 f101 	lsl.w	r1, r2, r1
 80014d8:	b289      	uxth	r1, r1
 80014da:	4319      	orrs	r1, r3
 80014dc:	8401      	strh	r1, [r0, #32]
}
 80014de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <TIM_ITConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80014e4:	b922      	cbnz	r2, 80014f0 <TIM_ITConfig+0xc>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80014e6:	8983      	ldrh	r3, [r0, #12]
 80014e8:	ea23 0101 	bic.w	r1, r3, r1
 80014ec:	8181      	strh	r1, [r0, #12]
  }
}
 80014ee:	4770      	bx	lr
    TIMx->DIER |= TIM_IT;
 80014f0:	8983      	ldrh	r3, [r0, #12]
 80014f2:	4319      	orrs	r1, r3
 80014f4:	8181      	strh	r1, [r0, #12]
 80014f6:	4770      	bx	lr

080014f8 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80014f8:	8a02      	ldrh	r2, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80014fa:	8983      	ldrh	r3, [r0, #12]
 80014fc:	400b      	ands	r3, r1
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80014fe:	4211      	tst	r1, r2
 8001500:	d002      	beq.n	8001508 <TIM_GetITStatus+0x10>
 8001502:	b91b      	cbnz	r3, 800150c <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8001504:	2000      	movs	r0, #0
 8001506:	4770      	bx	lr
 8001508:	2000      	movs	r0, #0
 800150a:	4770      	bx	lr
    bitstatus = SET;
 800150c:	2001      	movs	r0, #1
  }
  return bitstatus;
}
 800150e:	4770      	bx	lr

08001510 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001510:	43c9      	mvns	r1, r1
 8001512:	b289      	uxth	r1, r1
 8001514:	8201      	strh	r1, [r0, #16]
}
 8001516:	4770      	bx	lr

08001518 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8001518:	8883      	ldrh	r3, [r0, #4]
 800151a:	b29b      	uxth	r3, r3
 800151c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001520:	b29b      	uxth	r3, r3
 8001522:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8001524:	8883      	ldrh	r3, [r0, #4]
 8001526:	4319      	orrs	r1, r3
 8001528:	8081      	strh	r1, [r0, #4]
}
 800152a:	4770      	bx	lr

0800152c <CAT25512_SendByte>:

/*
Send one byte to eeprom via SPI
*/
void CAT25512_SendByte(unsigned char mData)
{
 800152c:	b510      	push	{r4, lr}
 800152e:	4604      	mov	r4, r0
	while(!SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE)); 
 8001530:	2102      	movs	r1, #2
 8001532:	4809      	ldr	r0, [pc, #36]	; (8001558 <CAT25512_SendByte+0x2c>)
 8001534:	f7ff ff3f 	bl	80013b6 <SPI_I2S_GetFlagStatus>
 8001538:	2800      	cmp	r0, #0
 800153a:	d0f9      	beq.n	8001530 <CAT25512_SendByte+0x4>
	SPI_I2S_SendData(SPI3, mData);
 800153c:	4621      	mov	r1, r4
 800153e:	4806      	ldr	r0, [pc, #24]	; (8001558 <CAT25512_SendByte+0x2c>)
 8001540:	f7ff ff37 	bl	80013b2 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_RXNE));
 8001544:	2101      	movs	r1, #1
 8001546:	4804      	ldr	r0, [pc, #16]	; (8001558 <CAT25512_SendByte+0x2c>)
 8001548:	f7ff ff35 	bl	80013b6 <SPI_I2S_GetFlagStatus>
 800154c:	2800      	cmp	r0, #0
 800154e:	d0f9      	beq.n	8001544 <CAT25512_SendByte+0x18>
	SPI_I2S_ReceiveData(SPI3);
 8001550:	4801      	ldr	r0, [pc, #4]	; (8001558 <CAT25512_SendByte+0x2c>)
 8001552:	f7ff ff2c 	bl	80013ae <SPI_I2S_ReceiveData>
};
 8001556:	bd10      	pop	{r4, pc}
 8001558:	40003c00 	.word	0x40003c00

0800155c <CAT25512_RecieveData>:

/*
Receive one byte from eeprom via SPI
*/
unsigned short int CAT25512_RecieveData(void)
{
 800155c:	b508      	push	{r3, lr}
	while(!SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE)){}; 
 800155e:	2102      	movs	r1, #2
 8001560:	4809      	ldr	r0, [pc, #36]	; (8001588 <CAT25512_RecieveData+0x2c>)
 8001562:	f7ff ff28 	bl	80013b6 <SPI_I2S_GetFlagStatus>
 8001566:	2800      	cmp	r0, #0
 8001568:	d0f9      	beq.n	800155e <CAT25512_RecieveData+0x2>
	SPI_I2S_SendData(SPI3, 0x00); 
 800156a:	2100      	movs	r1, #0
 800156c:	4806      	ldr	r0, [pc, #24]	; (8001588 <CAT25512_RecieveData+0x2c>)
 800156e:	f7ff ff20 	bl	80013b2 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_RXNE)){};
 8001572:	2101      	movs	r1, #1
 8001574:	4804      	ldr	r0, [pc, #16]	; (8001588 <CAT25512_RecieveData+0x2c>)
 8001576:	f7ff ff1e 	bl	80013b6 <SPI_I2S_GetFlagStatus>
 800157a:	2800      	cmp	r0, #0
 800157c:	d0f9      	beq.n	8001572 <CAT25512_RecieveData+0x16>
	return SPI_ReceiveData(SPI3);
 800157e:	4802      	ldr	r0, [pc, #8]	; (8001588 <CAT25512_RecieveData+0x2c>)
 8001580:	f7ff ff15 	bl	80013ae <SPI_I2S_ReceiveData>
};
 8001584:	bd08      	pop	{r3, pc}
 8001586:	bf00      	nop
 8001588:	40003c00 	.word	0x40003c00

0800158c <CAT25512_init>:

/*
Initialization of CAT25512 eeprom
*/
void CAT25512_init(void)
{
 800158c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001590:	b089      	sub	sp, #36	; 0x24
	/* SPI2 setting up*/	
	GPIO_InitTypeDef mGPIO_InitStructure;
	SPI_InitTypeDef mSPI;
		
	/*GPIO Init*/
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001592:	2101      	movs	r1, #1
 8001594:	2004      	movs	r0, #4
 8001596:	f7ff fe13 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	
	GPIO_StructInit(&mGPIO_InitStructure);
 800159a:	a806      	add	r0, sp, #24
 800159c:	f7ff fd89 	bl	80010b2 <GPIO_StructInit>
	mGPIO_InitStructure.GPIO_Pin 		= GPIO_Pin_10|GPIO_Pin_11|GPIO_Pin_12;
 80015a0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80015a4:	9306      	str	r3, [sp, #24]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF;
 80015a6:	2702      	movs	r7, #2
 80015a8:	f88d 701c 	strb.w	r7, [sp, #28]
	mGPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;
 80015ac:	2500      	movs	r5, #0
 80015ae:	f88d 501e 	strb.w	r5, [sp, #30]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_UP;
 80015b2:	2401      	movs	r4, #1
 80015b4:	f88d 401f 	strb.w	r4, [sp, #31]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 80015b8:	f88d 701d 	strb.w	r7, [sp, #29]
	GPIO_Init(GPIOC, &mGPIO_InitStructure);
 80015bc:	4e32      	ldr	r6, [pc, #200]	; (8001688 <CAT25512_init+0xfc>)
 80015be:	a906      	add	r1, sp, #24
 80015c0:	4630      	mov	r0, r6
 80015c2:	f7ff fd31 	bl	8001028 <GPIO_Init>
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80015c6:	4621      	mov	r1, r4
 80015c8:	2008      	movs	r0, #8
 80015ca:	f7ff fdf9 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	GPIO_StructInit(&mGPIO_InitStructure);
 80015ce:	a806      	add	r0, sp, #24
 80015d0:	f7ff fd6f 	bl	80010b2 <GPIO_StructInit>
	mGPIO_InitStructure.GPIO_Pin 		= GPIO_Pin_2;
 80015d4:	f04f 0904 	mov.w	r9, #4
 80015d8:	f8cd 9018 	str.w	r9, [sp, #24]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 80015dc:	f88d 401c 	strb.w	r4, [sp, #28]
	mGPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;
 80015e0:	f88d 501e 	strb.w	r5, [sp, #30]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_UP;
 80015e4:	f88d 401f 	strb.w	r4, [sp, #31]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_100MHz;
 80015e8:	2303      	movs	r3, #3
 80015ea:	f88d 301d 	strb.w	r3, [sp, #29]
	GPIO_Init(GPIOD, &mGPIO_InitStructure);
 80015ee:	f8df 809c 	ldr.w	r8, [pc, #156]	; 800168c <CAT25512_init+0x100>
 80015f2:	a906      	add	r1, sp, #24
 80015f4:	4640      	mov	r0, r8
 80015f6:	f7ff fd17 	bl	8001028 <GPIO_Init>
	
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_SPI3);
 80015fa:	2206      	movs	r2, #6
 80015fc:	210a      	movs	r1, #10
 80015fe:	4630      	mov	r0, r6
 8001600:	f7ff fd6b 	bl	80010da <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_SPI3);
 8001604:	2206      	movs	r2, #6
 8001606:	210b      	movs	r1, #11
 8001608:	4630      	mov	r0, r6
 800160a:	f7ff fd66 	bl	80010da <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SPI3);	
 800160e:	2206      	movs	r2, #6
 8001610:	210c      	movs	r1, #12
 8001612:	4630      	mov	r0, r6
 8001614:	f7ff fd61 	bl	80010da <GPIO_PinAFConfig>
		
	CAT25512_CS_CLEAR;
 8001618:	4649      	mov	r1, r9
 800161a:	4640      	mov	r0, r8
 800161c:	f7ff fd59 	bl	80010d2 <GPIO_SetBits>
	
	/*SPI init*/
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE);
 8001620:	4621      	mov	r1, r4
 8001622:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001626:	f7ff fdd9 	bl	80011dc <RCC_APB1PeriphClockCmd>
	SPI_I2S_DeInit(SPI3);
 800162a:	f5a6 36e6 	sub.w	r6, r6, #117760	; 0x1cc00
 800162e:	4630      	mov	r0, r6
 8001630:	f7ff fe0c 	bl	800124c <SPI_I2S_DeInit>
	SPI_StructInit(&mSPI);
 8001634:	eb0d 0009 	add.w	r0, sp, r9
 8001638:	f7ff fe90 	bl	800135c <SPI_StructInit>
	
	mSPI.SPI_Direction 					= SPI_Direction_2Lines_FullDuplex;
 800163c:	f8ad 5004 	strh.w	r5, [sp, #4]
	mSPI.SPI_BaudRatePrescaler 	= SPI_BaudRatePrescaler_8;
 8001640:	2310      	movs	r3, #16
 8001642:	f8ad 3010 	strh.w	r3, [sp, #16]
	mSPI.SPI_Mode 							= SPI_Mode_Master;
 8001646:	f44f 7382 	mov.w	r3, #260	; 0x104
 800164a:	f8ad 3006 	strh.w	r3, [sp, #6]
	mSPI.SPI_DataSize 					= SPI_DataSize_8b;
 800164e:	f8ad 5008 	strh.w	r5, [sp, #8]
	mSPI.SPI_CPOL 							= SPI_CPOL_High;
 8001652:	f8ad 700a 	strh.w	r7, [sp, #10]
	mSPI.SPI_CPHA 							= SPI_CPHA_2Edge;
 8001656:	f8ad 400c 	strh.w	r4, [sp, #12]
	mSPI.SPI_FirstBit 					= SPI_FirstBit_MSB;	
 800165a:	f8ad 5012 	strh.w	r5, [sp, #18]
	mSPI.SPI_NSS 								= SPI_NSS_Soft;
 800165e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001662:	f8ad 300e 	strh.w	r3, [sp, #14]
	
	SPI_Init(SPI3, &mSPI);
 8001666:	eb0d 0109 	add.w	r1, sp, r9
 800166a:	4630      	mov	r0, r6
 800166c:	f7ff fe50 	bl	8001310 <SPI_Init>
	SPI_Cmd(SPI3, ENABLE);
 8001670:	4621      	mov	r1, r4
 8001672:	4630      	mov	r0, r6
 8001674:	f7ff fe7e 	bl	8001374 <SPI_Cmd>
	SPI_NSSInternalSoftwareConfig(SPI3, SPI_NSSInternalSoft_Set);
 8001678:	f44f 7180 	mov.w	r1, #256	; 0x100
 800167c:	4630      	mov	r0, r6
 800167e:	f7ff fe86 	bl	800138e <SPI_NSSInternalSoftwareConfig>
};
 8001682:	b009      	add	sp, #36	; 0x24
 8001684:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001688:	40020800 	.word	0x40020800
 800168c:	40020c00 	.word	0x40020c00

08001690 <CAT25512_ReadStatusRegister>:

/*Returns the contents of eeprom status register*/
unsigned char CAT25512_ReadStatusRegister()
{
 8001690:	b538      	push	{r3, r4, r5, lr}
	unsigned char mData = 0;
	CAT25512_CS_SET;
 8001692:	4c0b      	ldr	r4, [pc, #44]	; (80016c0 <CAT25512_ReadStatusRegister+0x30>)
 8001694:	2104      	movs	r1, #4
 8001696:	4620      	mov	r0, r4
 8001698:	f7ff fd1d 	bl	80010d6 <GPIO_ResetBits>
	CAT25512_SendByte( INTSRUCTION_RDSR );
 800169c:	2005      	movs	r0, #5
 800169e:	f7ff ff45 	bl	800152c <CAT25512_SendByte>
	delay_ns(2);
 80016a2:	2002      	movs	r0, #2
 80016a4:	f004 fccc 	bl	8006040 <delay_ns>
	mData = CAT25512_RecieveData();
 80016a8:	f7ff ff58 	bl	800155c <CAT25512_RecieveData>
 80016ac:	b2c5      	uxtb	r5, r0
	delay_ns(200);
 80016ae:	20c8      	movs	r0, #200	; 0xc8
 80016b0:	f004 fcc6 	bl	8006040 <delay_ns>
	CAT25512_CS_CLEAR;
 80016b4:	2104      	movs	r1, #4
 80016b6:	4620      	mov	r0, r4
 80016b8:	f7ff fd0b 	bl	80010d2 <GPIO_SetBits>
	return mData;
};
 80016bc:	4628      	mov	r0, r5
 80016be:	bd38      	pop	{r3, r4, r5, pc}
 80016c0:	40020c00 	.word	0x40020c00

080016c4 <CAT25512_WREN>:
	CAT25512_CS_CLEAR;
};

/*Write enable command*/
void CAT25512_WREN(void)
{
 80016c4:	b510      	push	{r4, lr}
	CAT25512_CS_SET;
 80016c6:	4c08      	ldr	r4, [pc, #32]	; (80016e8 <CAT25512_WREN+0x24>)
 80016c8:	2104      	movs	r1, #4
 80016ca:	4620      	mov	r0, r4
 80016cc:	f7ff fd03 	bl	80010d6 <GPIO_ResetBits>
	CAT25512_SendByte(INTSRUCTION_WREN);
 80016d0:	2006      	movs	r0, #6
 80016d2:	f7ff ff2b 	bl	800152c <CAT25512_SendByte>
	delay_ns(200);
 80016d6:	20c8      	movs	r0, #200	; 0xc8
 80016d8:	f004 fcb2 	bl	8006040 <delay_ns>
	CAT25512_CS_CLEAR;
 80016dc:	2104      	movs	r1, #4
 80016de:	4620      	mov	r0, r4
 80016e0:	f7ff fcf7 	bl	80010d2 <GPIO_SetBits>
};
 80016e4:	bd10      	pop	{r4, pc}
 80016e6:	bf00      	nop
 80016e8:	40020c00 	.word	0x40020c00

080016ec <CAT25512_write_block>:
	return Data;
};

/*Writes the Length bytes of Data started from certain Address*/
void CAT25512_write_block(unsigned short int Address, unsigned char *Data, unsigned short int length)
{
 80016ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016f0:	4607      	mov	r7, r0
 80016f2:	460e      	mov	r6, r1
 80016f4:	4615      	mov	r5, r2
	unsigned short int totalcnt=0;
	
	CAT25512_WREN();
 80016f6:	f7ff ffe5 	bl	80016c4 <CAT25512_WREN>
	
	CAT25512_CS_SET;
 80016fa:	2104      	movs	r1, #4
 80016fc:	482c      	ldr	r0, [pc, #176]	; (80017b0 <CAT25512_write_block+0xc4>)
 80016fe:	f7ff fcea 	bl	80010d6 <GPIO_ResetBits>
	CAT25512_SendByte(INTSRUCTION_WRITE);
 8001702:	2002      	movs	r0, #2
 8001704:	f7ff ff12 	bl	800152c <CAT25512_SendByte>
	CAT25512_SendByte((Address&0xFF00)>>8);
 8001708:	0a38      	lsrs	r0, r7, #8
 800170a:	f7ff ff0f 	bl	800152c <CAT25512_SendByte>
	CAT25512_SendByte((Address&0x00FF));
 800170e:	fa5f f887 	uxtb.w	r8, r7
 8001712:	4640      	mov	r0, r8
 8001714:	f7ff ff0a 	bl	800152c <CAT25512_SendByte>
	unsigned short int totalcnt=0;
 8001718:	2400      	movs	r4, #0
	
	while(totalcnt<length) {
 800171a:	e022      	b.n	8001762 <CAT25512_write_block+0x76>
			CAT25512_CS_CLEAR;
			
			//read status register
			delay_ms(1);
			while ((CAT25512_ReadStatusRegister() & (SR_RDY) ) != 0) {
				delay_ms(1);
 800171c:	2001      	movs	r0, #1
 800171e:	f003 fec9 	bl	80054b4 <delay_ms>
			while ((CAT25512_ReadStatusRegister() & (SR_RDY) ) != 0) {
 8001722:	f7ff ffb5 	bl	8001690 <CAT25512_ReadStatusRegister>
 8001726:	f010 0f01 	tst.w	r0, #1
 800172a:	d1f7      	bne.n	800171c <CAT25512_write_block+0x30>
			};
			
			delay_ms(1);	
 800172c:	2001      	movs	r0, #1
 800172e:	f003 fec1 	bl	80054b4 <delay_ms>

			CAT25512_WREN();			
 8001732:	f7ff ffc7 	bl	80016c4 <CAT25512_WREN>
			
			CAT25512_CS_SET;
 8001736:	2104      	movs	r1, #4
 8001738:	481d      	ldr	r0, [pc, #116]	; (80017b0 <CAT25512_write_block+0xc4>)
 800173a:	f7ff fccc 	bl	80010d6 <GPIO_ResetBits>
			CAT25512_SendByte(INTSRUCTION_WRITE);
 800173e:	2002      	movs	r0, #2
 8001740:	f7ff fef4 	bl	800152c <CAT25512_SendByte>
			CAT25512_SendByte(((Address+totalcnt)&0xFF00)>>8);
 8001744:	19e0      	adds	r0, r4, r7
 8001746:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800174a:	f7ff feef 	bl	800152c <CAT25512_SendByte>
			CAT25512_SendByte(((Address+totalcnt)&0x00FF));			
 800174e:	fa58 f084 	uxtab	r0, r8, r4
 8001752:	b2c0      	uxtb	r0, r0
 8001754:	f7ff feea 	bl	800152c <CAT25512_SendByte>
		};
		
		CAT25512_SendByte(Data[totalcnt]);	
 8001758:	5d30      	ldrb	r0, [r6, r4]
 800175a:	f7ff fee7 	bl	800152c <CAT25512_SendByte>
		
		totalcnt++;
 800175e:	3401      	adds	r4, #1
 8001760:	b2a4      	uxth	r4, r4
	while(totalcnt<length) {
 8001762:	42ac      	cmp	r4, r5
 8001764:	d20f      	bcs.n	8001786 <CAT25512_write_block+0x9a>
		if ( (((/*Address+*/totalcnt)&0x007F) == 0) && (totalcnt != 0) ) {
 8001766:	f014 0f7f 	tst.w	r4, #127	; 0x7f
 800176a:	d1f5      	bne.n	8001758 <CAT25512_write_block+0x6c>
 800176c:	2c00      	cmp	r4, #0
 800176e:	d0f3      	beq.n	8001758 <CAT25512_write_block+0x6c>
			delay_ns(200);
 8001770:	20c8      	movs	r0, #200	; 0xc8
 8001772:	f004 fc65 	bl	8006040 <delay_ns>
			CAT25512_CS_CLEAR;
 8001776:	2104      	movs	r1, #4
 8001778:	480d      	ldr	r0, [pc, #52]	; (80017b0 <CAT25512_write_block+0xc4>)
 800177a:	f7ff fcaa 	bl	80010d2 <GPIO_SetBits>
			delay_ms(1);
 800177e:	2001      	movs	r0, #1
 8001780:	f003 fe98 	bl	80054b4 <delay_ms>
			while ((CAT25512_ReadStatusRegister() & (SR_RDY) ) != 0) {
 8001784:	e7cd      	b.n	8001722 <CAT25512_write_block+0x36>
	};
	
	delay_ns(200);
 8001786:	20c8      	movs	r0, #200	; 0xc8
 8001788:	f004 fc5a 	bl	8006040 <delay_ns>
	CAT25512_CS_CLEAR;
 800178c:	2104      	movs	r1, #4
 800178e:	4808      	ldr	r0, [pc, #32]	; (80017b0 <CAT25512_write_block+0xc4>)
 8001790:	f7ff fc9f 	bl	80010d2 <GPIO_SetBits>
	
	delay_ms(1);
 8001794:	2001      	movs	r0, #1
 8001796:	f003 fe8d 	bl	80054b4 <delay_ms>
	while ((CAT25512_ReadStatusRegister() & (SR_RDY) ) != 0) {
 800179a:	f7ff ff79 	bl	8001690 <CAT25512_ReadStatusRegister>
 800179e:	f010 0f01 	tst.w	r0, #1
 80017a2:	d003      	beq.n	80017ac <CAT25512_write_block+0xc0>
		delay_ms(1);
 80017a4:	2001      	movs	r0, #1
 80017a6:	f003 fe85 	bl	80054b4 <delay_ms>
 80017aa:	e7f6      	b.n	800179a <CAT25512_write_block+0xae>
	};
};
 80017ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80017b0:	40020c00 	.word	0x40020c00

080017b4 <CAT25512_read_block>:

/*Reads the Length bytes of Data started from certain Address*/
void CAT25512_read_block(unsigned short int Address, unsigned char *Data, unsigned short int length)
{
 80017b4:	b570      	push	{r4, r5, r6, lr}
 80017b6:	4604      	mov	r4, r0
 80017b8:	460e      	mov	r6, r1
 80017ba:	4615      	mov	r5, r2
	unsigned short int cnt=0, totalcnt=0;
	
	CAT25512_CS_SET;
 80017bc:	2104      	movs	r1, #4
 80017be:	480e      	ldr	r0, [pc, #56]	; (80017f8 <CAT25512_read_block+0x44>)
 80017c0:	f7ff fc89 	bl	80010d6 <GPIO_ResetBits>
	CAT25512_SendByte(INTSRUCTION_READ);
 80017c4:	2003      	movs	r0, #3
 80017c6:	f7ff feb1 	bl	800152c <CAT25512_SendByte>
	CAT25512_SendByte((Address&0xFF00)>>8);
 80017ca:	0a20      	lsrs	r0, r4, #8
 80017cc:	f7ff feae 	bl	800152c <CAT25512_SendByte>
	CAT25512_SendByte((Address&0x00FF));
 80017d0:	b2e0      	uxtb	r0, r4
 80017d2:	f7ff feab 	bl	800152c <CAT25512_SendByte>
	unsigned short int cnt=0, totalcnt=0;
 80017d6:	2400      	movs	r4, #0
	while(totalcnt<length) {
 80017d8:	e004      	b.n	80017e4 <CAT25512_read_block+0x30>
			CAT25512_SendByte(INTSRUCTION_READ);
			CAT25512_SendByte(((Address+totalcnt)&0xFF00)>>8);
			CAT25512_SendByte(((Address+totalcnt)&0x00FF));	
		};*/
		
		Data[totalcnt] = CAT25512_RecieveData();
 80017da:	f7ff febf 	bl	800155c <CAT25512_RecieveData>
 80017de:	5530      	strb	r0, [r6, r4]
		totalcnt++;
 80017e0:	3401      	adds	r4, #1
 80017e2:	b2a4      	uxth	r4, r4
	while(totalcnt<length) {
 80017e4:	42ac      	cmp	r4, r5
 80017e6:	d3f8      	bcc.n	80017da <CAT25512_read_block+0x26>
		cnt++;
	}
	
	delay_ns(200);
 80017e8:	20c8      	movs	r0, #200	; 0xc8
 80017ea:	f004 fc29 	bl	8006040 <delay_ns>
	CAT25512_CS_CLEAR;
 80017ee:	2104      	movs	r1, #4
 80017f0:	4801      	ldr	r0, [pc, #4]	; (80017f8 <CAT25512_read_block+0x44>)
 80017f2:	f7ff fc6e 	bl	80010d2 <GPIO_SetBits>
	
};
 80017f6:	bd70      	pop	{r4, r5, r6, pc}
 80017f8:	40020c00 	.word	0x40020c00

080017fc <init_HC165>:

#define _BV(x)  (1<<x);

///Setting up PORTs IO
void init_HC165(void)
{
 80017fc:	b570      	push	{r4, r5, r6, lr}
 80017fe:	b084      	sub	sp, #16
	
	/* init pins struct*/
	GPIO_InitTypeDef mGPIO_InitStructure;
	GPIO_InitTypeDef mGPIO_InitStructure2;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001800:	2101      	movs	r1, #1
 8001802:	2004      	movs	r0, #4
 8001804:	f7ff fcdc 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	
	memset(&mGPIO_InitStructure, 0, sizeof(mGPIO_InitStructure));
 8001808:	2600      	movs	r6, #0
 800180a:	f8ad 600e 	strh.w	r6, [sp, #14]
	mGPIO_InitStructure.GPIO_Pin 		= SW_CP|SW_PL|SW_CE;
 800180e:	230e      	movs	r3, #14
 8001810:	9302      	str	r3, [sp, #8]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 8001812:	2501      	movs	r5, #1
 8001814:	f88d 500c 	strb.w	r5, [sp, #12]
	mGPIO_InitStructure.GPIO_OType 	= GPIO_OType_PP;
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_100MHz;
 8001818:	2303      	movs	r3, #3
 800181a:	f88d 300d 	strb.w	r3, [sp, #13]
	
	GPIO_Init(GPIOC, &mGPIO_InitStructure);
 800181e:	4c0c      	ldr	r4, [pc, #48]	; (8001850 <init_HC165+0x54>)
 8001820:	a902      	add	r1, sp, #8
 8001822:	4620      	mov	r0, r4
 8001824:	f7ff fc00 	bl	8001028 <GPIO_Init>
	
	memset(&mGPIO_InitStructure2, 0, sizeof(mGPIO_InitStructure2));
 8001828:	9601      	str	r6, [sp, #4]
	mGPIO_InitStructure2.GPIO_Pin 		= SW_DAT;
 800182a:	9500      	str	r5, [sp, #0]
	mGPIO_InitStructure2.GPIO_Mode 		= GPIO_Mode_IN;

	GPIO_Init(GPIOC, &mGPIO_InitStructure2);
 800182c:	4669      	mov	r1, sp
 800182e:	4620      	mov	r0, r4
 8001830:	f7ff fbfa 	bl	8001028 <GPIO_Init>
	
	SS_HIGH;
 8001834:	2108      	movs	r1, #8
 8001836:	4620      	mov	r0, r4
 8001838:	f7ff fc4b 	bl	80010d2 <GPIO_SetBits>
	CE_LOW;
 800183c:	2104      	movs	r1, #4
 800183e:	4620      	mov	r0, r4
 8001840:	f7ff fc49 	bl	80010d6 <GPIO_ResetBits>
	CLK_LOW;
 8001844:	2102      	movs	r1, #2
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff fc45 	bl	80010d6 <GPIO_ResetBits>
}
 800184c:	b004      	add	sp, #16
 800184e:	bd70      	pop	{r4, r5, r6, pc}
 8001850:	40020800 	.word	0x40020800

08001854 <HC165_LatchUp>:

//Close latch and load data to internal registers 165
void HC165_LatchUp(void)
{
 8001854:	b510      	push	{r4, lr}
	CE_LOW;
 8001856:	4c0a      	ldr	r4, [pc, #40]	; (8001880 <HC165_LatchUp+0x2c>)
 8001858:	2104      	movs	r1, #4
 800185a:	4620      	mov	r0, r4
 800185c:	f7ff fc3b 	bl	80010d6 <GPIO_ResetBits>
	CLK_LOW;
 8001860:	2102      	movs	r1, #2
 8001862:	4620      	mov	r0, r4
 8001864:	f7ff fc37 	bl	80010d6 <GPIO_ResetBits>

	SS_LOW;
 8001868:	2108      	movs	r1, #8
 800186a:	4620      	mov	r0, r4
 800186c:	f7ff fc33 	bl	80010d6 <GPIO_ResetBits>
	delay_us(1);
 8001870:	2001      	movs	r0, #1
 8001872:	f004 f969 	bl	8005b48 <delay_us>
	SS_HIGH;	
 8001876:	2108      	movs	r1, #8
 8001878:	4620      	mov	r0, r4
 800187a:	f7ff fc2a 	bl	80010d2 <GPIO_SetBits>
}
 800187e:	bd10      	pop	{r4, pc}
 8001880:	40020800 	.word	0x40020800

08001884 <HC165_GetByte>:


unsigned char HC165_GetByte(void)
{
 8001884:	b570      	push	{r4, r5, r6, lr}
	unsigned char data = 0x00, cnt = 0;	

	if (  GPIO_ReadInputDataBit(GPIOC, SW_DAT) == 1 ) {
 8001886:	2101      	movs	r1, #1
 8001888:	4818      	ldr	r0, [pc, #96]	; (80018ec <HC165_GetByte+0x68>)
 800188a:	f7ff fc1b 	bl	80010c4 <GPIO_ReadInputDataBit>
 800188e:	2801      	cmp	r0, #1
 8001890:	d006      	beq.n	80018a0 <HC165_GetByte+0x1c>
	unsigned char data = 0x00, cnt = 0;	
 8001892:	2500      	movs	r5, #0
		data = data | (0x01);
	};

	CLK_HIGH;	
 8001894:	2102      	movs	r1, #2
 8001896:	4815      	ldr	r0, [pc, #84]	; (80018ec <HC165_GetByte+0x68>)
 8001898:	f7ff fc1b 	bl	80010d2 <GPIO_SetBits>

	for(cnt=0; cnt<7;cnt++)
 800189c:	2400      	movs	r4, #0
 800189e:	e00a      	b.n	80018b6 <HC165_GetByte+0x32>
		data = data | (0x01);
 80018a0:	2501      	movs	r5, #1
 80018a2:	e7f7      	b.n	8001894 <HC165_GetByte+0x10>

		data = data << 1;		
		if (  GPIO_ReadInputDataBit(GPIOC, SW_DAT) == 1 ) {
			data = data | (0x01);
		};
		CLK_HIGH;		
 80018a4:	2102      	movs	r1, #2
 80018a6:	4811      	ldr	r0, [pc, #68]	; (80018ec <HC165_GetByte+0x68>)
 80018a8:	f7ff fc13 	bl	80010d2 <GPIO_SetBits>
		delay_us(1);		
 80018ac:	2001      	movs	r0, #1
 80018ae:	f004 f94b 	bl	8005b48 <delay_us>
	for(cnt=0; cnt<7;cnt++)
 80018b2:	3401      	adds	r4, #1
 80018b4:	b2e4      	uxtb	r4, r4
 80018b6:	2c06      	cmp	r4, #6
 80018b8:	d812      	bhi.n	80018e0 <HC165_GetByte+0x5c>
		CLK_LOW;
 80018ba:	4e0c      	ldr	r6, [pc, #48]	; (80018ec <HC165_GetByte+0x68>)
 80018bc:	2102      	movs	r1, #2
 80018be:	4630      	mov	r0, r6
 80018c0:	f7ff fc09 	bl	80010d6 <GPIO_ResetBits>
		delay_us(1);
 80018c4:	2001      	movs	r0, #1
 80018c6:	f004 f93f 	bl	8005b48 <delay_us>
		data = data << 1;		
 80018ca:	006d      	lsls	r5, r5, #1
 80018cc:	b2ed      	uxtb	r5, r5
		if (  GPIO_ReadInputDataBit(GPIOC, SW_DAT) == 1 ) {
 80018ce:	2101      	movs	r1, #1
 80018d0:	4630      	mov	r0, r6
 80018d2:	f7ff fbf7 	bl	80010c4 <GPIO_ReadInputDataBit>
 80018d6:	2801      	cmp	r0, #1
 80018d8:	d1e4      	bne.n	80018a4 <HC165_GetByte+0x20>
			data = data | (0x01);
 80018da:	f045 0501 	orr.w	r5, r5, #1
 80018de:	e7e1      	b.n	80018a4 <HC165_GetByte+0x20>
	}

	CLK_LOW;
 80018e0:	2102      	movs	r1, #2
 80018e2:	4802      	ldr	r0, [pc, #8]	; (80018ec <HC165_GetByte+0x68>)
 80018e4:	f7ff fbf7 	bl	80010d6 <GPIO_ResetBits>
	return data;
}
 80018e8:	4628      	mov	r0, r5
 80018ea:	bd70      	pop	{r4, r5, r6, pc}
 80018ec:	40020800 	.word	0x40020800

080018f0 <HC165_GetDWord>:

unsigned long int HC165_GetDWord(void)
{
 80018f0:	b570      	push	{r4, r5, r6, lr}
	unsigned char tmp[4] = {0,0,0,0};
	
	tmp[0] = HC165_GetByte();
 80018f2:	f7ff ffc7 	bl	8001884 <HC165_GetByte>
 80018f6:	4605      	mov	r5, r0
	tmp[1] = HC165_GetByte();
 80018f8:	f7ff ffc4 	bl	8001884 <HC165_GetByte>
 80018fc:	4606      	mov	r6, r0
	tmp[2] = HC165_GetByte();
 80018fe:	f7ff ffc1 	bl	8001884 <HC165_GetByte>
 8001902:	4604      	mov	r4, r0
	tmp[3] = HC165_GetByte();
 8001904:	f7ff ffbe 	bl	8001884 <HC165_GetByte>

	return (unsigned long int) ((((unsigned long int) (tmp[3]))<<24)|(((unsigned long int) (tmp[2]))<<16)|((unsigned long int) (tmp[1])<<8)|(unsigned long int) (tmp[0]));
 8001908:	0424      	lsls	r4, r4, #16
 800190a:	ea44 6000 	orr.w	r0, r4, r0, lsl #24
 800190e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
}
 8001912:	4328      	orrs	r0, r5
 8001914:	bd70      	pop	{r4, r5, r6, pc}

08001916 <HC165_GetDWord1>:

unsigned long int HC165_GetDWord1(void)
{
 8001916:	b538      	push	{r3, r4, r5, lr}
	unsigned char tmp[4] = {0,0,0,0};

	tmp[0] = HC165_GetByte();
 8001918:	f7ff ffb4 	bl	8001884 <HC165_GetByte>
 800191c:	4605      	mov	r5, r0
	tmp[1] = HC165_GetByte();
 800191e:	f7ff ffb1 	bl	8001884 <HC165_GetByte>
 8001922:	4604      	mov	r4, r0
	tmp[2] = HC165_GetByte();
 8001924:	f7ff ffae 	bl	8001884 <HC165_GetByte>

	return (unsigned long int) ((((unsigned long int) (tmp[3]))<<24)|(((unsigned long int) (tmp[2]))<<16)|((unsigned long int) (tmp[1])<<8)|(unsigned long int) (tmp[0]));
 8001928:	0224      	lsls	r4, r4, #8
 800192a:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
}
 800192e:	4328      	orrs	r0, r5
 8001930:	bd38      	pop	{r3, r4, r5, pc}
	...

08001934 <GetButton>:

//Get buttons state
unsigned long long int GetButton(void)
{
 8001934:	b570      	push	{r4, r5, r6, lr}
	unsigned long int keys_state_1, keys_state_2;
	
	CE_LOW;
 8001936:	4c0c      	ldr	r4, [pc, #48]	; (8001968 <GetButton+0x34>)
 8001938:	2104      	movs	r1, #4
 800193a:	4620      	mov	r0, r4
 800193c:	f7ff fbcb 	bl	80010d6 <GPIO_ResetBits>
	delay_us(10);
 8001940:	200a      	movs	r0, #10
 8001942:	f004 f901 	bl	8005b48 <delay_us>
	HC165_LatchUp();
 8001946:	f7ff ff85 	bl	8001854 <HC165_LatchUp>
	keys_state_1 = HC165_GetDWord();
 800194a:	f7ff ffd1 	bl	80018f0 <HC165_GetDWord>
 800194e:	4605      	mov	r5, r0
	keys_state_2 = HC165_GetDWord1();
 8001950:	f7ff ffe1 	bl	8001916 <HC165_GetDWord1>
 8001954:	4606      	mov	r6, r0
	CE_HIGH;
 8001956:	2104      	movs	r1, #4
 8001958:	4620      	mov	r0, r4
 800195a:	f7ff fbba 	bl	80010d2 <GPIO_SetBits>

	return (unsigned long long int) ( ((unsigned long long int) (keys_state_1)) |  ( ((unsigned long long int) keys_state_2)<<32) );
 800195e:	2300      	movs	r3, #0
}
 8001960:	ea43 0005 	orr.w	r0, r3, r5
 8001964:	4631      	mov	r1, r6
 8001966:	bd70      	pop	{r4, r5, r6, pc}
 8001968:	40020800 	.word	0x40020800

0800196c <SendData>:
#include <stm32f4xx_gpio.h>

#include "MAX5135.h"

void SendData(unsigned char mData)
{
 800196c:	b510      	push	{r4, lr}
 800196e:	4604      	mov	r4, r0
	while(!SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)); 
 8001970:	2102      	movs	r1, #2
 8001972:	4809      	ldr	r0, [pc, #36]	; (8001998 <SendData+0x2c>)
 8001974:	f7ff fd1f 	bl	80013b6 <SPI_I2S_GetFlagStatus>
 8001978:	2800      	cmp	r0, #0
 800197a:	d0f9      	beq.n	8001970 <SendData+0x4>
	SPI_I2S_SendData(SPI2, mData);
 800197c:	4621      	mov	r1, r4
 800197e:	4806      	ldr	r0, [pc, #24]	; (8001998 <SendData+0x2c>)
 8001980:	f7ff fd17 	bl	80013b2 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE));
 8001984:	2101      	movs	r1, #1
 8001986:	4804      	ldr	r0, [pc, #16]	; (8001998 <SendData+0x2c>)
 8001988:	f7ff fd15 	bl	80013b6 <SPI_I2S_GetFlagStatus>
 800198c:	2800      	cmp	r0, #0
 800198e:	d0f9      	beq.n	8001984 <SendData+0x18>
	SPI_I2S_ReceiveData(SPI2);
 8001990:	4801      	ldr	r0, [pc, #4]	; (8001998 <SendData+0x2c>)
 8001992:	f7ff fd0c 	bl	80013ae <SPI_I2S_ReceiveData>
	;
};
 8001996:	bd10      	pop	{r4, pc}
 8001998:	40003800 	.word	0x40003800

0800199c <MAX5135_SendPack>:

void MAX5135_SendPack(unsigned char _data1, unsigned char _data2)
{
 800199c:	b570      	push	{r4, r5, r6, lr}
 800199e:	4606      	mov	r6, r0
 80019a0:	460d      	mov	r5, r1
	GPIO_ResetBits(GPIOB, GPIO_Pin_12);
 80019a2:	4c09      	ldr	r4, [pc, #36]	; (80019c8 <MAX5135_SendPack+0x2c>)
 80019a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a8:	4620      	mov	r0, r4
 80019aa:	f7ff fb94 	bl	80010d6 <GPIO_ResetBits>
	
	SendData(_data1);
 80019ae:	4630      	mov	r0, r6
 80019b0:	f7ff ffdc 	bl	800196c <SendData>
	SendData(_data2);
 80019b4:	4628      	mov	r0, r5
 80019b6:	f7ff ffd9 	bl	800196c <SendData>
	
	;	
	//delay_us(1);
	
	GPIO_SetBits(GPIOB, GPIO_Pin_12);
 80019ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019be:	4620      	mov	r0, r4
 80019c0:	f7ff fb87 	bl	80010d2 <GPIO_SetBits>
}
 80019c4:	bd70      	pop	{r4, r5, r6, pc}
 80019c6:	bf00      	nop
 80019c8:	40020400 	.word	0x40020400

080019cc <MAX5135init>:

void MAX5135init(void)
{
 80019cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ce:	b089      	sub	sp, #36	; 0x24
	/* SPI2 setting up*/
	
	GPIO_InitTypeDef mGPIO_InitStructure;
	SPI_InitTypeDef mSPI;
		
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80019d0:	2101      	movs	r1, #1
 80019d2:	2002      	movs	r0, #2
 80019d4:	f7ff fbf4 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	
	//GPIO_PinAFConfig(GPIOB, GPIO_PinSource12, GPIO_AF_SPI2);
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource13, GPIO_AF_SPI2);
 80019d8:	4d2f      	ldr	r5, [pc, #188]	; (8001a98 <MAX5135init+0xcc>)
 80019da:	2205      	movs	r2, #5
 80019dc:	210d      	movs	r1, #13
 80019de:	4628      	mov	r0, r5
 80019e0:	f7ff fb7b 	bl	80010da <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource15, GPIO_AF_SPI2);
 80019e4:	2205      	movs	r2, #5
 80019e6:	210f      	movs	r1, #15
 80019e8:	4628      	mov	r0, r5
 80019ea:	f7ff fb76 	bl	80010da <GPIO_PinAFConfig>
	
	mGPIO_InitStructure.GPIO_Pin 		= /*GPIO_Pin_12|*/GPIO_Pin_13|GPIO_Pin_15;
 80019ee:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80019f2:	9306      	str	r3, [sp, #24]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF;
 80019f4:	2702      	movs	r7, #2
 80019f6:	f88d 701c 	strb.w	r7, [sp, #28]
	mGPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;
 80019fa:	2400      	movs	r4, #0
 80019fc:	f88d 401e 	strb.w	r4, [sp, #30]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 8001a00:	f88d 401f 	strb.w	r4, [sp, #31]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 8001a04:	f88d 701d 	strb.w	r7, [sp, #29]
	GPIO_Init(GPIOB, &mGPIO_InitStructure);
 8001a08:	a906      	add	r1, sp, #24
 8001a0a:	4628      	mov	r0, r5
 8001a0c:	f7ff fb0c 	bl	8001028 <GPIO_Init>
	
	mGPIO_InitStructure.GPIO_Pin 		= GPIO_Pin_12/*|GPIO_Pin_0*/;
 8001a10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a14:	9306      	str	r3, [sp, #24]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 8001a16:	2601      	movs	r6, #1
 8001a18:	f88d 601c 	strb.w	r6, [sp, #28]
	mGPIO_InitStructure.GPIO_OType	= GPIO_OType_PP;
 8001a1c:	f88d 401e 	strb.w	r4, [sp, #30]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_UP;
 8001a20:	f88d 601f 	strb.w	r6, [sp, #31]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 8001a24:	f88d 701d 	strb.w	r7, [sp, #29]
	GPIO_Init(GPIOB, &mGPIO_InitStructure);
 8001a28:	a906      	add	r1, sp, #24
 8001a2a:	4628      	mov	r0, r5
 8001a2c:	f7ff fafc 	bl	8001028 <GPIO_Init>
	
	//GPIO_SetBits(GPIOB, GPIO_Pin_0);
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 8001a30:	4631      	mov	r1, r6
 8001a32:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001a36:	f7ff fbd1 	bl	80011dc <RCC_APB1PeriphClockCmd>
	
	SPI_I2S_DeInit(SPI2);
 8001a3a:	f5a5 35e6 	sub.w	r5, r5, #117760	; 0x1cc00
 8001a3e:	4628      	mov	r0, r5
 8001a40:	f7ff fc04 	bl	800124c <SPI_I2S_DeInit>
	SPI_StructInit(&mSPI);
 8001a44:	a801      	add	r0, sp, #4
 8001a46:	f7ff fc89 	bl	800135c <SPI_StructInit>
	
	mSPI.SPI_Direction = SPI_Direction_Tx;
 8001a4a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a4e:	f8ad 3004 	strh.w	r3, [sp, #4]
	mSPI.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8001a52:	f8ad 4010 	strh.w	r4, [sp, #16]
	mSPI.SPI_Mode = SPI_Mode_Master;
 8001a56:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001a5a:	f8ad 3006 	strh.w	r3, [sp, #6]
	mSPI.SPI_DataSize = 8;
 8001a5e:	2308      	movs	r3, #8
 8001a60:	f8ad 3008 	strh.w	r3, [sp, #8]
	mSPI.SPI_CPOL = SPI_CPOL_Low;
 8001a64:	f8ad 400a 	strh.w	r4, [sp, #10]
	mSPI.SPI_CPHA = SPI_CPHA_1Edge;
 8001a68:	f8ad 400c 	strh.w	r4, [sp, #12]
	mSPI.SPI_FirstBit = SPI_FirstBit_MSB;	
 8001a6c:	f8ad 4012 	strh.w	r4, [sp, #18]
	mSPI.SPI_NSS = SPI_NSS_Soft;
 8001a70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a74:	f8ad 300e 	strh.w	r3, [sp, #14]
	
	SPI_Init(SPI2, &mSPI);
 8001a78:	a901      	add	r1, sp, #4
 8001a7a:	4628      	mov	r0, r5
 8001a7c:	f7ff fc48 	bl	8001310 <SPI_Init>
	SPI_Cmd(SPI2, ENABLE);
 8001a80:	4631      	mov	r1, r6
 8001a82:	4628      	mov	r0, r5
 8001a84:	f7ff fc76 	bl	8001374 <SPI_Cmd>
	SPI_NSSInternalSoftwareConfig(SPI2, SPI_NSSInternalSoft_Set);
 8001a88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a8c:	4628      	mov	r0, r5
 8001a8e:	f7ff fc7e 	bl	800138e <SPI_NSSInternalSoftwareConfig>
	//delay_ms(10);
	////Clr linearity bit
	//MAX5135_SendPack(MAX5135_CMD_LINEARITY, MAX5135_DATA_NONE, MAX5135_DATA_NONE);
	
	//init END
}
 8001a92:	b009      	add	sp, #36	; 0x24
 8001a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40020400 	.word	0x40020400

08001a9c <MAX5135_DAC_send>:


void MAX5135_DAC_send(unsigned char DAC_Ch, unsigned int DAC_val)
{
 8001a9c:	b508      	push	{r3, lr}
	uint8_t msb = 0,lsb = 0;
	if(DAC_val > 1023) DAC_val = 1023;
 8001a9e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001aa2:	d301      	bcc.n	8001aa8 <MAX5135_DAC_send+0xc>
 8001aa4:	f240 31ff 	movw	r1, #1023	; 0x3ff
	
	switch(DAC_Ch)
 8001aa8:	2803      	cmp	r0, #3
 8001aaa:	d825      	bhi.n	8001af8 <MAX5135_DAC_send+0x5c>
 8001aac:	e8df f000 	tbb	[pc, r0]
 8001ab0:	1c140c02 	.word	0x1c140c02
	{
		case 0:
		{
			msb = 0x30 | ((DAC_val >> 6) & 0x0F);
 8001ab4:	f3c1 1083 	ubfx	r0, r1, #6, #4
 8001ab8:	f040 0030 	orr.w	r0, r0, #48	; 0x30
			lsb = (DAC_val << 2) & 0xFC;
 8001abc:	b2c9      	uxtb	r1, r1
 8001abe:	0089      	lsls	r1, r1, #2
 8001ac0:	b2c9      	uxtb	r1, r1
			msb = 0xF0 | ((DAC_val >> 6) & 0x0F);
			lsb = (DAC_val << 2) & 0xFC;
			break;
		}
	}
	MAX5135_SendPack(msb, lsb);
 8001ac2:	f7ff ff6b 	bl	800199c <MAX5135_SendPack>
}
 8001ac6:	bd08      	pop	{r3, pc}
			msb = 0x70 | ((DAC_val >> 6) & 0x0F);
 8001ac8:	f3c1 1083 	ubfx	r0, r1, #6, #4
 8001acc:	f040 0070 	orr.w	r0, r0, #112	; 0x70
			lsb = (DAC_val << 2) & 0xFC;
 8001ad0:	b2c9      	uxtb	r1, r1
 8001ad2:	0089      	lsls	r1, r1, #2
 8001ad4:	b2c9      	uxtb	r1, r1
			break;
 8001ad6:	e7f4      	b.n	8001ac2 <MAX5135_DAC_send+0x26>
			msb = 0xB0 | ((DAC_val >> 6) & 0x0F);
 8001ad8:	f3c1 1083 	ubfx	r0, r1, #6, #4
 8001adc:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
			lsb = (DAC_val << 2) & 0xFC;
 8001ae0:	b2c9      	uxtb	r1, r1
 8001ae2:	0089      	lsls	r1, r1, #2
 8001ae4:	b2c9      	uxtb	r1, r1
			break;
 8001ae6:	e7ec      	b.n	8001ac2 <MAX5135_DAC_send+0x26>
			msb = 0xF0 | ((DAC_val >> 6) & 0x0F);
 8001ae8:	f3c1 1087 	ubfx	r0, r1, #6, #8
 8001aec:	f040 00f0 	orr.w	r0, r0, #240	; 0xf0
			lsb = (DAC_val << 2) & 0xFC;
 8001af0:	b2c9      	uxtb	r1, r1
 8001af2:	0089      	lsls	r1, r1, #2
 8001af4:	b2c9      	uxtb	r1, r1
			break;
 8001af6:	e7e4      	b.n	8001ac2 <MAX5135_DAC_send+0x26>
	uint8_t msb = 0,lsb = 0;
 8001af8:	2100      	movs	r1, #0
 8001afa:	4608      	mov	r0, r1
 8001afc:	e7e1      	b.n	8001ac2 <MAX5135_DAC_send+0x26>
	...

08001b00 <ADC_POTS_selector_init>:
};


//Init GPIOs for ADC channels multiplexers
void ADC_POTS_selector_init(void)
{
 8001b00:	b500      	push	{lr}
 8001b02:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	
	/* Setting up peripherial */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001b04:	2101      	movs	r1, #1
 8001b06:	2004      	movs	r0, #4
 8001b08:	f7ff fb5a 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	
	memset(&GPIO_InitStructure, 0, sizeof(GPIO_InitStructure));
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin 	= ADC_PS_SH_PIN|ADC_PS_ST_PIN|ADC_PS_DS_PIN;
 8001b12:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001b16:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd	= GPIO_PuPd_UP;
 8001b24:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001b28:	4669      	mov	r1, sp
 8001b2a:	4803      	ldr	r0, [pc, #12]	; (8001b38 <ADC_POTS_selector_init+0x38>)
 8001b2c:	f7ff fa7c 	bl	8001028 <GPIO_Init>
}
 8001b30:	b003      	add	sp, #12
 8001b32:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b36:	bf00      	nop
 8001b38:	40020800 	.word	0x40020800

08001b3c <ADC_POTS_selector_SendByte>:
void ADC_POTS_selector_SendByte(unsigned char data)
{
	unsigned char dat, cnt;
	
	dat = data;
	for(cnt=0; cnt<8; cnt++)
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	e00c      	b.n	8001b5a <ADC_POTS_selector_SendByte+0x1e>
	{
		if ((dat & 0x80) > 0) {
			ADC_POTS_SELECTOR_DATA_HIGH;
 8001b40:	4a0d      	ldr	r2, [pc, #52]	; (8001b78 <ADC_POTS_selector_SendByte+0x3c>)
 8001b42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b46:	8311      	strh	r1, [r2, #24]
		} else {
			ADC_POTS_SELECTOR_DATA_LOW;
		}

		ADC_POTS_SELECTOR_SHIFT_LOW;
 8001b48:	4a0b      	ldr	r2, [pc, #44]	; (8001b78 <ADC_POTS_selector_SendByte+0x3c>)
 8001b4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b4e:	8351      	strh	r1, [r2, #26]
 
		ADC_POTS_SELECTOR_SHIFT_HIGH;
 8001b50:	8311      	strh	r1, [r2, #24]
   
		dat = dat << 1;
 8001b52:	0040      	lsls	r0, r0, #1
 8001b54:	b2c0      	uxtb	r0, r0
	for(cnt=0; cnt<8; cnt++)
 8001b56:	3301      	adds	r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b07      	cmp	r3, #7
 8001b5c:	d807      	bhi.n	8001b6e <ADC_POTS_selector_SendByte+0x32>
		if ((dat & 0x80) > 0) {
 8001b5e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001b62:	d1ed      	bne.n	8001b40 <ADC_POTS_selector_SendByte+0x4>
			ADC_POTS_SELECTOR_DATA_LOW;
 8001b64:	4a04      	ldr	r2, [pc, #16]	; (8001b78 <ADC_POTS_selector_SendByte+0x3c>)
 8001b66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b6a:	8351      	strh	r1, [r2, #26]
 8001b6c:	e7ec      	b.n	8001b48 <ADC_POTS_selector_SendByte+0xc>
	}
	
	ADC_POTS_SELECTOR_DATA_LOW;
 8001b6e:	4b02      	ldr	r3, [pc, #8]	; (8001b78 <ADC_POTS_selector_SendByte+0x3c>)
 8001b70:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b74:	835a      	strh	r2, [r3, #26]
}
 8001b76:	4770      	bx	lr
 8001b78:	40020800 	.word	0x40020800

08001b7c <ADC_POTS_selector_SendDWord>:

//Send 5 bytes to ADC channels multiplexers
void ADC_POTS_selector_SendDWord(unsigned long long int data)
{	
 8001b7c:	b510      	push	{r4, lr}
 8001b7e:	4604      	mov	r4, r0
	ADC_POTS_selector_SendByte((unsigned char) ((data&0xFF00000000)>>32));
 8001b80:	b2c8      	uxtb	r0, r1
 8001b82:	f7ff ffdb 	bl	8001b3c <ADC_POTS_selector_SendByte>
	ADC_POTS_selector_SendByte((unsigned char) ((data&0xFF000000)>>24));
 8001b86:	0e20      	lsrs	r0, r4, #24
 8001b88:	f7ff ffd8 	bl	8001b3c <ADC_POTS_selector_SendByte>
	ADC_POTS_selector_SendByte((unsigned char) ( data&0x000000FF));
 8001b8c:	b2e0      	uxtb	r0, r4
 8001b8e:	f7ff ffd5 	bl	8001b3c <ADC_POTS_selector_SendByte>
	ADC_POTS_selector_SendByte((unsigned char) ((data&0x0000FF00)>>8));
 8001b92:	f3c4 2007 	ubfx	r0, r4, #8, #8
 8001b96:	f7ff ffd1 	bl	8001b3c <ADC_POTS_selector_SendByte>
	ADC_POTS_selector_SendByte((unsigned char) ((data&0x00FF0000)>>16));
 8001b9a:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8001b9e:	f7ff ffcd 	bl	8001b3c <ADC_POTS_selector_SendByte>

	
	ADC_POTS_SELECTOR_STORAGE_LOW;
 8001ba2:	4b03      	ldr	r3, [pc, #12]	; (8001bb0 <ADC_POTS_selector_SendDWord+0x34>)
 8001ba4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001ba8:	835a      	strh	r2, [r3, #26]
	
	ADC_POTS_SELECTOR_STORAGE_HIGH;
 8001baa:	831a      	strh	r2, [r3, #24]
}
 8001bac:	bd10      	pop	{r4, pc}
 8001bae:	bf00      	nop
 8001bb0:	40020800 	.word	0x40020800

08001bb4 <ADC_POTS_selector_Ch>:

//Select ADC channel
void ADC_POTS_selector_Ch(unsigned char Ch)
{
 8001bb4:	b508      	push	{r3, lr}
	ADC_POTS_selector_SendDWord((unsigned long long int) ChSelData[Ch]);
 8001bb6:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <ADC_POTS_selector_Ch+0x14>)
 8001bb8:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001bbc:	e9d0 0100 	ldrd	r0, r1, [r0]
 8001bc0:	f7ff ffdc 	bl	8001b7c <ADC_POTS_selector_SendDWord>
}
 8001bc4:	bd08      	pop	{r3, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000010 	.word	0x20000010

08001bcc <DipConfig_init>:
#define DipConfigPin3 GPIO_Pin_13
#define DipConfigPin4 GPIO_Pin_8

/*Init GPIOs for configuration dip switch*/
void DipConfig_init(void)
{
 8001bcc:	b500      	push	{lr}
 8001bce:	b083      	sub	sp, #12
	GPIO_InitTypeDef mGPIO_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	4608      	mov	r0, r1
 8001bd4:	f7ff faf4 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	
	//setup gpio speed


	mGPIO_InitStructure.GPIO_Pin 		= DipConfigPin1|DipConfigPin2|/*DipConfigPin3|*/DipConfigPin4;
 8001bd8:	f44f 4309 	mov.w	r3, #35072	; 0x8900
 8001bdc:	9300      	str	r3, [sp, #0]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IN;
 8001bde:	2300      	movs	r3, #0
 8001be0:	f88d 3004 	strb.w	r3, [sp, #4]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_UP;
 8001be4:	2201      	movs	r2, #1
 8001be6:	f88d 2007 	strb.w	r2, [sp, #7]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_2MHz;
 8001bea:	f88d 3005 	strb.w	r3, [sp, #5]
	


	GPIO_Init(GPIOA, &mGPIO_InitStructure);
 8001bee:	4669      	mov	r1, sp
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <DipConfig_init+0x30>)
 8001bf2:	f7ff fa19 	bl	8001028 <GPIO_Init>
};
 8001bf6:	b003      	add	sp, #12
 8001bf8:	f85d fb04 	ldr.w	pc, [sp], #4
 8001bfc:	40020000 	.word	0x40020000

08001c00 <GetDipConfig>:

/*Returns the state of dip switch*/
uDipConfig GetDipConfig(void)
{
 8001c00:	b538      	push	{r3, r4, r5, lr}
	uDipConfig lDipConfig;
	
	lDipConfig.b.V_OUT_1V2 		= ~GPIO_ReadInputDataBit(GPIOA, DipConfigPin1);
 8001c02:	4d0f      	ldr	r5, [pc, #60]	; (8001c40 <GetDipConfig+0x40>)
 8001c04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c08:	4628      	mov	r0, r5
 8001c0a:	f7ff fa5b 	bl	80010c4 <GPIO_ReadInputDataBit>
 8001c0e:	43c0      	mvns	r0, r0
 8001c10:	f04f 0400 	mov.w	r4, #0
 8001c14:	f360 0400 	bfi	r4, r0, #0, #1
	//lDipConfig.b.SAVE_V_LEVEL = ~GPIO_ReadInputDataBit(GPIOA, DipConfigPin3);
	lDipConfig.b.SAVE_V_LEVEL = 1;
 8001c18:	f044 0404 	orr.w	r4, r4, #4
	lDipConfig.b.V_OUT_1V 		= ~GPIO_ReadInputDataBit(GPIOA, DipConfigPin2);
 8001c1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c20:	4628      	mov	r0, r5
 8001c22:	f7ff fa4f 	bl	80010c4 <GPIO_ReadInputDataBit>
 8001c26:	43c0      	mvns	r0, r0
 8001c28:	f360 0441 	bfi	r4, r0, #1, #1
	lDipConfig.b.EXPANDER_ON 	= ~GPIO_ReadInputDataBit(GPIOA, DipConfigPin4);
 8001c2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c30:	4628      	mov	r0, r5
 8001c32:	f7ff fa47 	bl	80010c4 <GPIO_ReadInputDataBit>
 8001c36:	43c0      	mvns	r0, r0
 8001c38:	f360 04c3 	bfi	r4, r0, #3, #1
	
	return lDipConfig;
}
 8001c3c:	4620      	mov	r0, r4
 8001c3e:	bd38      	pop	{r3, r4, r5, pc}
 8001c40:	40020000 	.word	0x40020000

08001c44 <Init_Expander_GPIO>:
#include "expander.h"
#include "dip_config.h"


void Init_Expander_GPIO(void)
{
 8001c44:	b500      	push	{lr}
 8001c46:	b083      	sub	sp, #12
	GPIO_InitTypeDef mGPIO_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001c48:	2101      	movs	r1, #1
 8001c4a:	2002      	movs	r0, #2
 8001c4c:	f7ff fab8 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	
	mGPIO_InitStructure.GPIO_Pin 		= EXPANDER_PIN;
 8001c50:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c54:	9300      	str	r3, [sp, #0]
	mGPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IN;
 8001c56:	2300      	movs	r3, #0
 8001c58:	f88d 3004 	strb.w	r3, [sp, #4]
	mGPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_DOWN;
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	f88d 2007 	strb.w	r2, [sp, #7]
	mGPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_2MHz;
 8001c62:	f88d 3005 	strb.w	r3, [sp, #5]
	
	GPIO_Init(EXPANDER_GPIO, &mGPIO_InitStructure);
 8001c66:	4669      	mov	r1, sp
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <Init_Expander_GPIO+0x30>)
 8001c6a:	f7ff f9dd 	bl	8001028 <GPIO_Init>
}
 8001c6e:	b003      	add	sp, #12
 8001c70:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c74:	40020400 	.word	0x40020400

08001c78 <Is_Expander_Present>:

/*Returns 1 if expander is connected, otherwise returns 0*/
uint8_t Is_Expander_Present(void)
{
 8001c78:	b508      	push	{r3, lr}
	uDipConfig DipConfig;
	
	DipConfig = GetDipConfig();
 8001c7a:	f7ff ffc1 	bl	8001c00 <GetDipConfig>
	if(DipConfig.b.EXPANDER_ON) return 1;
 8001c7e:	f010 0f08 	tst.w	r0, #8
 8001c82:	d101      	bne.n	8001c88 <Is_Expander_Present+0x10>
	else return 0;
 8001c84:	2000      	movs	r0, #0
}
 8001c86:	bd08      	pop	{r3, pc}
	if(DipConfig.b.EXPANDER_ON) return 1;
 8001c88:	2001      	movs	r0, #1
 8001c8a:	e7fc      	b.n	8001c86 <Is_Expander_Present+0xe>

08001c8c <LEDS_modes_init>:

#define LEDS_MODES_DATA_HIGH		GPIO_SetBits(GPIOC, GPIO_Pin_5)
#define LEDS_MODES_DATA_LOW			GPIO_ResetBits(GPIOC, GPIO_Pin_5)

void LEDS_modes_init(void)
{
 8001c8c:	b500      	push	{lr}
 8001c8e:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	
	/* Setting up peripherial */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001c90:	2101      	movs	r1, #1
 8001c92:	2004      	movs	r0, #4
 8001c94:	f7ff fa94 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_InitStructure, 0, sizeof(GPIO_InitStructure));
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_4|GPIO_Pin_5|GPIO_Pin_6;
 8001c9e:	2370      	movs	r3, #112	; 0x70
 8001ca0:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT; 
 8001ca8:	2301      	movs	r3, #1
 8001caa:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd	= GPIO_PuPd_UP;
 8001cae:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001cb2:	4669      	mov	r1, sp
 8001cb4:	4802      	ldr	r0, [pc, #8]	; (8001cc0 <LEDS_modes_init+0x34>)
 8001cb6:	f7ff f9b7 	bl	8001028 <GPIO_Init>
}
 8001cba:	b003      	add	sp, #12
 8001cbc:	f85d fb04 	ldr.w	pc, [sp], #4
 8001cc0:	40020800 	.word	0x40020800

08001cc4 <LEDS_modes_SendByte>:

void LEDS_modes_SendByte(unsigned char data)
{
 8001cc4:	b570      	push	{r4, r5, r6, lr}
 8001cc6:	4605      	mov	r5, r0
	unsigned char dat, cnt;
	dat = data;
	for(cnt=0; cnt<8; cnt++)
 8001cc8:	2400      	movs	r4, #0
 8001cca:	e010      	b.n	8001cee <LEDS_modes_SendByte+0x2a>
	{
		if ((dat & 0x80) > 0) {
			LEDS_MODES_DATA_HIGH;
 8001ccc:	2120      	movs	r1, #32
 8001cce:	480f      	ldr	r0, [pc, #60]	; (8001d0c <LEDS_modes_SendByte+0x48>)
 8001cd0:	f7ff f9ff 	bl	80010d2 <GPIO_SetBits>
		} else {
			LEDS_MODES_DATA_LOW;
		}
		
		LEDS_MODES_SHIFT_LOW;		
 8001cd4:	4e0d      	ldr	r6, [pc, #52]	; (8001d0c <LEDS_modes_SendByte+0x48>)
 8001cd6:	2110      	movs	r1, #16
 8001cd8:	4630      	mov	r0, r6
 8001cda:	f7ff f9fc 	bl	80010d6 <GPIO_ResetBits>
		LEDS_MODES_SHIFT_HIGH;
 8001cde:	2110      	movs	r1, #16
 8001ce0:	4630      	mov	r0, r6
 8001ce2:	f7ff f9f6 	bl	80010d2 <GPIO_SetBits>

		dat = dat << 1;
 8001ce6:	006d      	lsls	r5, r5, #1
 8001ce8:	b2ed      	uxtb	r5, r5
	for(cnt=0; cnt<8; cnt++)
 8001cea:	3401      	adds	r4, #1
 8001cec:	b2e4      	uxtb	r4, r4
 8001cee:	2c07      	cmp	r4, #7
 8001cf0:	d807      	bhi.n	8001d02 <LEDS_modes_SendByte+0x3e>
		if ((dat & 0x80) > 0) {
 8001cf2:	f015 0f80 	tst.w	r5, #128	; 0x80
 8001cf6:	d1e9      	bne.n	8001ccc <LEDS_modes_SendByte+0x8>
			LEDS_MODES_DATA_LOW;
 8001cf8:	2120      	movs	r1, #32
 8001cfa:	4804      	ldr	r0, [pc, #16]	; (8001d0c <LEDS_modes_SendByte+0x48>)
 8001cfc:	f7ff f9eb 	bl	80010d6 <GPIO_ResetBits>
 8001d00:	e7e8      	b.n	8001cd4 <LEDS_modes_SendByte+0x10>
	}
	LEDS_MODES_DATA_LOW;
 8001d02:	2120      	movs	r1, #32
 8001d04:	4801      	ldr	r0, [pc, #4]	; (8001d0c <LEDS_modes_SendByte+0x48>)
 8001d06:	f7ff f9e6 	bl	80010d6 <GPIO_ResetBits>
	
}
 8001d0a:	bd70      	pop	{r4, r5, r6, pc}
 8001d0c:	40020800 	.word	0x40020800

08001d10 <LEDS_modes_SendStruct>:
	LEDS_MODES_STORAGE_HIGH;
}


void LEDS_modes_SendStruct(uLeds *_Leds)
{
 8001d10:	b510      	push	{r4, lr}
 8001d12:	4604      	mov	r4, r0
	LEDS_modes_SendByte(_Leds->value[0]);
 8001d14:	7800      	ldrb	r0, [r0, #0]
 8001d16:	f7ff ffd5 	bl	8001cc4 <LEDS_modes_SendByte>
	LEDS_modes_SendByte(_Leds->value[1]);
 8001d1a:	7860      	ldrb	r0, [r4, #1]
 8001d1c:	f7ff ffd2 	bl	8001cc4 <LEDS_modes_SendByte>
	LEDS_modes_SendByte(_Leds->value[2]);
 8001d20:	78a0      	ldrb	r0, [r4, #2]
 8001d22:	f7ff ffcf 	bl	8001cc4 <LEDS_modes_SendByte>
	LEDS_modes_SendByte(_Leds->value[3]);
 8001d26:	78e0      	ldrb	r0, [r4, #3]
 8001d28:	f7ff ffcc 	bl	8001cc4 <LEDS_modes_SendByte>

	LEDS_MODES_STORAGE_LOW;
 8001d2c:	4c04      	ldr	r4, [pc, #16]	; (8001d40 <LEDS_modes_SendStruct+0x30>)
 8001d2e:	2140      	movs	r1, #64	; 0x40
 8001d30:	4620      	mov	r0, r4
 8001d32:	f7ff f9d0 	bl	80010d6 <GPIO_ResetBits>
	LEDS_MODES_STORAGE_HIGH;
 8001d36:	2140      	movs	r1, #64	; 0x40
 8001d38:	4620      	mov	r0, r4
 8001d3a:	f7ff f9ca 	bl	80010d2 <GPIO_SetBits>
}
 8001d3e:	bd10      	pop	{r4, pc}
 8001d40:	40020800 	.word	0x40020800

08001d44 <LED_STEP_init>:
#define LED_STEP_DATA_HIGH			GPIO_SetBits(GPIOC, GPIO_Pin_8)
#define LED_STEP_DATA_LOW				GPIO_ResetBits(GPIOC, GPIO_Pin_8)

/*Init GPIO for LEDs control via HC595 shift registers*/
void LED_STEP_init(void)
{
 8001d44:	b500      	push	{lr}
 8001d46:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001d48:	2101      	movs	r1, #1
 8001d4a:	2004      	movs	r0, #4
 8001d4c:	f7ff fa38 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_InitStructure, 0, sizeof(GPIO_InitStructure));
 8001d50:	2300      	movs	r3, #0
 8001d52:	f8ad 3006 	strh.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_7|GPIO_Pin_8|GPIO_Pin_9;
 8001d56:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001d5a:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; //100mhz default
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;	 
 8001d62:	2301      	movs	r3, #1
 8001d64:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd	= GPIO_PuPd_UP;
 8001d68:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001d6c:	4669      	mov	r1, sp
 8001d6e:	4803      	ldr	r0, [pc, #12]	; (8001d7c <LED_STEP_init+0x38>)
 8001d70:	f7ff f95a 	bl	8001028 <GPIO_Init>
}
 8001d74:	b003      	add	sp, #12
 8001d76:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d7a:	bf00      	nop
 8001d7c:	40020800 	.word	0x40020800

08001d80 <LED_STEP_SendByte>:

/*Shift one byte to HC595 registers which control LEDs*/
void LED_STEP_SendByte(unsigned char data)
{
 8001d80:	b570      	push	{r4, r5, r6, lr}
 8001d82:	4605      	mov	r5, r0
	unsigned char dat, cnt;
	dat = data;
	for(cnt=0; cnt<8; cnt++)
 8001d84:	2400      	movs	r4, #0
 8001d86:	e011      	b.n	8001dac <LED_STEP_SendByte+0x2c>
	{
		if ((dat & 0x80) > 0) {
			LED_STEP_DATA_HIGH;
 8001d88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d8c:	4810      	ldr	r0, [pc, #64]	; (8001dd0 <LED_STEP_SendByte+0x50>)
 8001d8e:	f7ff f9a0 	bl	80010d2 <GPIO_SetBits>
		} else {
			LED_STEP_DATA_LOW;
		}

		LED_STEP_SHIFT_LOW;
 8001d92:	4e0f      	ldr	r6, [pc, #60]	; (8001dd0 <LED_STEP_SendByte+0x50>)
 8001d94:	2180      	movs	r1, #128	; 0x80
 8001d96:	4630      	mov	r0, r6
 8001d98:	f7ff f99d 	bl	80010d6 <GPIO_ResetBits>
		LED_STEP_SHIFT_HIGH;
 8001d9c:	2180      	movs	r1, #128	; 0x80
 8001d9e:	4630      	mov	r0, r6
 8001da0:	f7ff f997 	bl	80010d2 <GPIO_SetBits>

		dat = dat << 1;
 8001da4:	006d      	lsls	r5, r5, #1
 8001da6:	b2ed      	uxtb	r5, r5
	for(cnt=0; cnt<8; cnt++)
 8001da8:	3401      	adds	r4, #1
 8001daa:	b2e4      	uxtb	r4, r4
 8001dac:	2c07      	cmp	r4, #7
 8001dae:	d808      	bhi.n	8001dc2 <LED_STEP_SendByte+0x42>
		if ((dat & 0x80) > 0) {
 8001db0:	f015 0f80 	tst.w	r5, #128	; 0x80
 8001db4:	d1e8      	bne.n	8001d88 <LED_STEP_SendByte+0x8>
			LED_STEP_DATA_LOW;
 8001db6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dba:	4805      	ldr	r0, [pc, #20]	; (8001dd0 <LED_STEP_SendByte+0x50>)
 8001dbc:	f7ff f98b 	bl	80010d6 <GPIO_ResetBits>
 8001dc0:	e7e7      	b.n	8001d92 <LED_STEP_SendByte+0x12>
	}
	LED_STEP_DATA_LOW;
 8001dc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dc6:	4802      	ldr	r0, [pc, #8]	; (8001dd0 <LED_STEP_SendByte+0x50>)
 8001dc8:	f7ff f985 	bl	80010d6 <GPIO_ResetBits>
}
 8001dcc:	bd70      	pop	{r4, r5, r6, pc}
 8001dce:	bf00      	nop
 8001dd0:	40020800 	.word	0x40020800

08001dd4 <LED_STEP_SendWord>:

/*Shift two bytes to HC595 registers which control LEDs*/
void LED_STEP_SendWord(unsigned long int data)
{
 8001dd4:	b510      	push	{r4, lr}
 8001dd6:	4604      	mov	r4, r0
	LED_STEP_SendByte((unsigned char) ((data&0xFF00)>>8) );
 8001dd8:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8001ddc:	f7ff ffd0 	bl	8001d80 <LED_STEP_SendByte>
	LED_STEP_SendByte((unsigned char) (data&0x00FF) );
 8001de0:	b2e0      	uxtb	r0, r4
 8001de2:	f7ff ffcd 	bl	8001d80 <LED_STEP_SendByte>

	LED_STEP_STORAGE_LOW;
 8001de6:	4c06      	ldr	r4, [pc, #24]	; (8001e00 <LED_STEP_SendWord+0x2c>)
 8001de8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dec:	4620      	mov	r0, r4
 8001dee:	f7ff f972 	bl	80010d6 <GPIO_ResetBits>
	LED_STEP_STORAGE_HIGH;
 8001df2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001df6:	4620      	mov	r0, r4
 8001df8:	f7ff f96b 	bl	80010d2 <GPIO_SetBits>
}
 8001dfc:	bd10      	pop	{r4, pc}
 8001dfe:	bf00      	nop
 8001e00:	40020800 	.word	0x40020800

08001e04 <LED_STEP_LightStep>:

/*Turn on the LED which indicates the step number StepNum*/
void LED_STEP_LightStep(unsigned int StepNum)
{
 8001e04:	b538      	push	{r3, r4, r5, lr}
	unsigned long dat = 0xFFFFFFFF;
	unsigned char cnt, tmp1, tmp2;
	
	dat &= ~(1<<0);
	for(cnt=0;cnt<StepNum;cnt++)
 8001e06:	2300      	movs	r3, #0
	dat &= ~(1<<0);
 8001e08:	f06f 0401 	mvn.w	r4, #1
	for(cnt=0;cnt<StepNum;cnt++)
 8001e0c:	e004      	b.n	8001e18 <LED_STEP_LightStep+0x14>
	{		
		dat = dat<<1;
 8001e0e:	0064      	lsls	r4, r4, #1
		dat |= (1<<0);		
 8001e10:	f044 0401 	orr.w	r4, r4, #1
	for(cnt=0;cnt<StepNum;cnt++)
 8001e14:	3301      	adds	r3, #1
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	4283      	cmp	r3, r0
 8001e1a:	d3f8      	bcc.n	8001e0e <LED_STEP_LightStep+0xa>
	};
		
	if(!Is_Expander_Present())
 8001e1c:	f7ff ff2c 	bl	8001c78 <Is_Expander_Present>
 8001e20:	b1d0      	cbz	r0, 8001e58 <LED_STEP_LightStep+0x54>
		LED_STEP_SendWord(dat & 0xFFFF);
	}
	else
	{
		//if expander is presented we should control 32 LEDs instead of 16
		tmp1 = dat >> 24;
 8001e22:	0e25      	lsrs	r5, r4, #24
		tmp2 = dat >> 16;
		
		LED_STEP_SendByte((unsigned char) (tmp2) );
 8001e24:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8001e28:	f7ff ffaa 	bl	8001d80 <LED_STEP_SendByte>
		LED_STEP_SendByte((unsigned char) (tmp1) );
 8001e2c:	4628      	mov	r0, r5
 8001e2e:	f7ff ffa7 	bl	8001d80 <LED_STEP_SendByte>
		LED_STEP_SendByte((unsigned char) (dat >> 8) );
 8001e32:	f3c4 2007 	ubfx	r0, r4, #8, #8
 8001e36:	f7ff ffa3 	bl	8001d80 <LED_STEP_SendByte>
		LED_STEP_SendByte((unsigned char) (dat) );
 8001e3a:	b2e0      	uxtb	r0, r4
 8001e3c:	f7ff ffa0 	bl	8001d80 <LED_STEP_SendByte>
		
		LED_STEP_STORAGE_LOW;
 8001e40:	4c07      	ldr	r4, [pc, #28]	; (8001e60 <LED_STEP_LightStep+0x5c>)
 8001e42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e46:	4620      	mov	r0, r4
 8001e48:	f7ff f945 	bl	80010d6 <GPIO_ResetBits>
		LED_STEP_STORAGE_HIGH;
 8001e4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e50:	4620      	mov	r0, r4
 8001e52:	f7ff f93e 	bl	80010d2 <GPIO_SetBits>
		
	}
};
 8001e56:	bd38      	pop	{r3, r4, r5, pc}
		LED_STEP_SendWord(dat & 0xFFFF);
 8001e58:	b2a0      	uxth	r0, r4
 8001e5a:	f7ff ffbb 	bl	8001dd4 <LED_STEP_SendWord>
 8001e5e:	e7fa      	b.n	8001e56 <LED_STEP_LightStep+0x52>
 8001e60:	40020800 	.word	0x40020800

08001e64 <mADC_init>:
/*
	Setting up acts Timer 2 as source for ADC start conversion
	with 40 ksamples per second.
*/
void mADC_init(void)
{
 8001e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e68:	b08c      	sub	sp, #48	; 0x30
	ADC_InitTypeDef ADC_InitType;
	TIM_TimeBaseInitTypeDef TimeBaseInit;
	NVIC_InitTypeDef nvicStructure;
	
	//Timer init
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE); 
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4608      	mov	r0, r1
 8001e6e:	f7ff f9b5 	bl	80011dc <RCC_APB1PeriphClockCmd>
		
	TIM_TimeBaseStructInit(&TimeBaseInit);
 8001e72:	a801      	add	r0, sp, #4
 8001e74:	f7ff fafe 	bl	8001474 <TIM_TimeBaseStructInit>
  TimeBaseInit.TIM_Prescaler 			= 0;	//ADC1 Timer
 8001e78:	2400      	movs	r4, #0
 8001e7a:	f8ad 4004 	strh.w	r4, [sp, #4]
	TimeBaseInit.TIM_CounterMode 		= TIM_CounterMode_Up;
 8001e7e:	f8ad 4006 	strh.w	r4, [sp, #6]
  TimeBaseInit.TIM_Period 				= 4200-1;// for 40kHz
 8001e82:	f241 0367 	movw	r3, #4199	; 0x1067
 8001e86:	9302      	str	r3, [sp, #8]
	TimeBaseInit.TIM_ClockDivision 	= TIM_CKD_DIV1;	
 8001e88:	f8ad 400c 	strh.w	r4, [sp, #12]
  TIM_TimeBaseInit(TIM2, &TimeBaseInit); 
 8001e8c:	a901      	add	r1, sp, #4
 8001e8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e92:	f7ff fab1 	bl	80013f8 <TIM_TimeBaseInit>

	TIM_SelectOutputTrigger(TIM2, TIM_TRGOSource_OC2Ref);
 8001e96:	2150      	movs	r1, #80	; 0x50
 8001e98:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e9c:	f7ff fb3c 	bl	8001518 <TIM_SelectOutputTrigger>
	TIM_CCxCmd(TIM2, TIM_Channel_2, TIM_CCx_Enable);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	2104      	movs	r1, #4
 8001ea4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ea8:	f7ff fb0b 	bl	80014c2 <TIM_CCxCmd>
	TIM_SetCompare2(TIM2, 1);	
 8001eac:	2101      	movs	r1, #1
 8001eae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eb2:	f7ff fb04 	bl	80014be <TIM_SetCompare2>
	TIM2->CCMR1 |= TIM_CCMR1_OC2M;
 8001eb6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001eba:	8b03      	ldrh	r3, [r0, #24]
 8001ebc:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001ec0:	8303      	strh	r3, [r0, #24]
  TIM_Cmd(TIM2, ENABLE); 
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	f7ff faee 	bl	80014a4 <TIM_Cmd>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001ec8:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8001fb8 <mADC_init+0x154>
 8001ecc:	2310      	movs	r3, #16
 8001ece:	f888 3312 	strb.w	r3, [r8, #786]	; 0x312
	
	//ADC Init
	NVIC_SetPriority (ADC_IRQn, 1);  
	
	//ADC GPIO Init
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	4608      	mov	r0, r1
 8001ed6:	f7ff f973 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_Init_user, 0, sizeof(GPIO_Init_user));
 8001eda:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_Init_user.GPIO_Pin 	= GPIO_Pin_0|GPIO_Pin_1;
 8001edc:	2303      	movs	r3, #3
 8001ede:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_Init_user.GPIO_Mode 	= GPIO_Mode_AN; //Analog mode
 8001ee0:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	GPIO_Init(GPIOA, & GPIO_Init_user);	
 8001ee4:	a90a      	add	r1, sp, #40	; 0x28
 8001ee6:	4830      	ldr	r0, [pc, #192]	; (8001fa8 <mADC_init+0x144>)
 8001ee8:	f7ff f89e 	bl	8001028 <GPIO_Init>
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001eec:	2101      	movs	r1, #1
 8001eee:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001ef2:	f7ff f981 	bl	80011f8 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC2, ENABLE);
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001efc:	f7ff f97c 	bl	80011f8 <RCC_APB2PeriphClockCmd>
	
	ADC_StructInit(&ADC_InitType);
 8001f00:	a804      	add	r0, sp, #16
 8001f02:	f7fe ff61 	bl	8000dc8 <ADC_StructInit>
	ADC_InitType.ADC_ContinuousConvMode 	= DISABLE;
 8001f06:	f88d 4015 	strb.w	r4, [sp, #21]
	ADC_InitType.ADC_DataAlign 						= ADC_DataAlign_Right;
 8001f0a:	9408      	str	r4, [sp, #32]
	ADC_InitType.ADC_ExternalTrigConv 		= ADC_ExternalTrigConv_T2_TRGO;
 8001f0c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8001f10:	9307      	str	r3, [sp, #28]
	ADC_InitType.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
 8001f12:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001f16:	9306      	str	r3, [sp, #24]
	ADC_InitType.ADC_NbrOfConversion 			= 1;
 8001f18:	2501      	movs	r5, #1
 8001f1a:	f88d 5024 	strb.w	r5, [sp, #36]	; 0x24
	ADC_InitType.ADC_Resolution 					= ADC_Resolution_12b;
 8001f1e:	9404      	str	r4, [sp, #16]
	ADC_InitType.ADC_ScanConvMode 				= DISABLE;
 8001f20:	f88d 4014 	strb.w	r4, [sp, #20]

	ADC_Init(ADC1, &ADC_InitType);
 8001f24:	4f21      	ldr	r7, [pc, #132]	; (8001fac <mADC_init+0x148>)
 8001f26:	a904      	add	r1, sp, #16
 8001f28:	4638      	mov	r0, r7
 8001f2a:	f7fe ff25 	bl	8000d78 <ADC_Init>
	ADC_Init(ADC2, &ADC_InitType);	
 8001f2e:	4e20      	ldr	r6, [pc, #128]	; (8001fb0 <mADC_init+0x14c>)
 8001f30:	a904      	add	r1, sp, #16
 8001f32:	4630      	mov	r0, r6
 8001f34:	f7fe ff20 	bl	8000d78 <ADC_Init>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0 ,1, ADC_SampleTime_480Cycles);
 8001f38:	2307      	movs	r3, #7
 8001f3a:	462a      	mov	r2, r5
 8001f3c:	4621      	mov	r1, r4
 8001f3e:	4638      	mov	r0, r7
 8001f40:	f7fe ff57 	bl	8000df2 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_1 ,1, ADC_SampleTime_480Cycles);
 8001f44:	2307      	movs	r3, #7
 8001f46:	462a      	mov	r2, r5
 8001f48:	4629      	mov	r1, r5
 8001f4a:	4630      	mov	r0, r6
 8001f4c:	f7fe ff51 	bl	8000df2 <ADC_RegularChannelConfig>
	
	//ADC interrupts init
	nvicStructure.NVIC_IRQChannel = ADC_IRQn;
 8001f50:	2312      	movs	r3, #18
 8001f52:	f88d 3000 	strb.w	r3, [sp]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8001f56:	f88d 5001 	strb.w	r5, [sp, #1]
	nvicStructure.NVIC_IRQChannelSubPriority = 0;
 8001f5a:	f88d 4002 	strb.w	r4, [sp, #2]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 8001f5e:	f88d 5003 	strb.w	r5, [sp, #3]
	NVIC_Init(&nvicStructure);
 8001f62:	4668      	mov	r0, sp
 8001f64:	f7fe fed6 	bl	8000d14 <NVIC_Init>
	
	ADC_POT_sel_cnt = 0;
 8001f68:	4b12      	ldr	r3, [pc, #72]	; (8001fb4 <mADC_init+0x150>)
 8001f6a:	701c      	strb	r4, [r3, #0]
	ADC_POTS_selector_Ch(0);
 8001f6c:	4620      	mov	r0, r4
 8001f6e:	f7ff fe21 	bl	8001bb4 <ADC_POTS_selector_Ch>
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001f72:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001f76:	f8c8 3000 	str.w	r3, [r8]
	
	NVIC_EnableIRQ(ADC_IRQn);
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8001f7a:	462a      	mov	r2, r5
 8001f7c:	f240 2105 	movw	r1, #517	; 0x205
 8001f80:	4638      	mov	r0, r7
 8001f82:	f7fe ff7e 	bl	8000e82 <ADC_ITConfig>
	ADC_ITConfig(ADC2, ADC_IT_EOC, ENABLE);
 8001f86:	462a      	mov	r2, r5
 8001f88:	f240 2105 	movw	r1, #517	; 0x205
 8001f8c:	4630      	mov	r0, r6
 8001f8e:	f7fe ff78 	bl	8000e82 <ADC_ITConfig>
	ADC_Cmd(ADC1, ENABLE);	
 8001f92:	4629      	mov	r1, r5
 8001f94:	4638      	mov	r0, r7
 8001f96:	f7fe ff21 	bl	8000ddc <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);	
 8001f9a:	4629      	mov	r1, r5
 8001f9c:	4630      	mov	r0, r6
 8001f9e:	f7fe ff1d 	bl	8000ddc <ADC_Cmd>
};
 8001fa2:	b00c      	add	sp, #48	; 0x30
 8001fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fa8:	40020000 	.word	0x40020000
 8001fac:	40012000 	.word	0x40012000
 8001fb0:	40012100 	.word	0x40012100
 8001fb4:	2000029c 	.word	0x2000029c
 8001fb8:	e000e100 	.word	0xe000e100

08001fbc <ADCPause>:
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8001fbc:	4b02      	ldr	r3, [pc, #8]	; (8001fc8 <ADCPause+0xc>)
 8001fbe:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001fc2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80


void ADCPause(void)
{
	NVIC_DisableIRQ(ADC_IRQn);
};
 8001fc6:	4770      	bx	lr
 8001fc8:	e000e100 	.word	0xe000e100

08001fcc <mInterruptInit>:
	NVIC_EnableIRQ(ADC_IRQn);
};

//External interrupts init for start and stop switches
void mInterruptInit(void)
{
 8001fcc:	b530      	push	{r4, r5, lr}
 8001fce:	b087      	sub	sp, #28
	GPIO_InitTypeDef mGPIO;
	EXTI_InitTypeDef mInt;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001fd6:	f7ff f90f 	bl	80011f8 <RCC_APB2PeriphClockCmd>
	
	mGPIO.GPIO_Mode = GPIO_Mode_IN;
 8001fda:	2400      	movs	r4, #0
 8001fdc:	f88d 4014 	strb.w	r4, [sp, #20]
	mGPIO.GPIO_Pin = GPIO_Pin_0|GPIO_Pin_1|GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7|GPIO_Pin_8;
 8001fe0:	f240 15e3 	movw	r5, #483	; 0x1e3
 8001fe4:	9504      	str	r5, [sp, #16]
	mGPIO.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001fe6:	f88d 4017 	strb.w	r4, [sp, #23]
	mGPIO.GPIO_Speed = GPIO_Speed_100MHz;	
 8001fea:	2303      	movs	r3, #3
 8001fec:	f88d 3015 	strb.w	r3, [sp, #21]
	GPIO_Init(GPIOB, &mGPIO);
 8001ff0:	a904      	add	r1, sp, #16
 8001ff2:	4831      	ldr	r0, [pc, #196]	; (80020b8 <mInterruptInit+0xec>)
 8001ff4:	f7ff f818 	bl	8001028 <GPIO_Init>

	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource0);
 8001ff8:	4621      	mov	r1, r4
 8001ffa:	2001      	movs	r0, #1
 8001ffc:	f7ff f9e2 	bl	80013c4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource1);
 8002000:	2101      	movs	r1, #1
 8002002:	4608      	mov	r0, r1
 8002004:	f7ff f9de 	bl	80013c4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource5);
 8002008:	2105      	movs	r1, #5
 800200a:	2001      	movs	r0, #1
 800200c:	f7ff f9da 	bl	80013c4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource6);
 8002010:	2106      	movs	r1, #6
 8002012:	2001      	movs	r0, #1
 8002014:	f7ff f9d6 	bl	80013c4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource7);
 8002018:	2107      	movs	r1, #7
 800201a:	2001      	movs	r0, #1
 800201c:	f7ff f9d2 	bl	80013c4 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, GPIO_PinSource8);
 8002020:	2108      	movs	r1, #8
 8002022:	2001      	movs	r0, #1
 8002024:	f7ff f9ce 	bl	80013c4 <SYSCFG_EXTILineConfig>

	
	//START-STOP LINE INIT Interrupt
	EXTI_DeInit();
 8002028:	f7fe ffa2 	bl	8000f70 <EXTI_DeInit>
	mInt.EXTI_Line = EXTI_Line0|EXTI_Line1|EXTI_Line5|EXTI_Line6|EXTI_Line7|EXTI_Line8;
 800202c:	9502      	str	r5, [sp, #8]
	mInt.EXTI_Mode = EXTI_Mode_Interrupt;
 800202e:	f88d 400c 	strb.w	r4, [sp, #12]
	mInt.EXTI_Trigger = EXTI_Trigger_Rising_Falling;
 8002032:	2310      	movs	r3, #16
 8002034:	f88d 300d 	strb.w	r3, [sp, #13]
	mInt.EXTI_LineCmd = ENABLE;	
 8002038:	2501      	movs	r5, #1
 800203a:	f88d 500e 	strb.w	r5, [sp, #14]
	EXTI_Init(&mInt);
 800203e:	a802      	add	r0, sp, #8
 8002040:	f7fe ffa4 	bl	8000f8c <EXTI_Init>
	
	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn; 						
 8002044:	2306      	movs	r3, #6
 8002046:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 0x00; 
 800204a:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority 				= 0x00; 
 800204e:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; 
 8002052:	f88d 5007 	strb.w	r5, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8002056:	a801      	add	r0, sp, #4
 8002058:	f7fe fe5c 	bl	8000d14 <NVIC_Init>
	
	NVIC_InitStructure.NVIC_IRQChannel = EXTI1_IRQn; 						
 800205c:	2307      	movs	r3, #7
 800205e:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 0x00; 
 8002062:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority 				= 0x00; 
 8002066:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; 
 800206a:	f88d 5007 	strb.w	r5, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 800206e:	a801      	add	r0, sp, #4
 8002070:	f7fe fe50 	bl	8000d14 <NVIC_Init>
	
	NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn; 						
 8002074:	2317      	movs	r3, #23
 8002076:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority 	= 0x00; 
 800207a:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority 				= 0x00; 
 800207e:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; 
 8002082:	f88d 5007 	strb.w	r5, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8002086:	a801      	add	r0, sp, #4
 8002088:	f7fe fe44 	bl	8000d14 <NVIC_Init>
	
	EXTI_ClearITPendingBit(EXTI_Line0);	
 800208c:	4628      	mov	r0, r5
 800208e:	f7fe ffc5 	bl	800101c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line1);	
 8002092:	2002      	movs	r0, #2
 8002094:	f7fe ffc2 	bl	800101c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line5);	
 8002098:	2020      	movs	r0, #32
 800209a:	f7fe ffbf 	bl	800101c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line6);	
 800209e:	2040      	movs	r0, #64	; 0x40
 80020a0:	f7fe ffbc 	bl	800101c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line7);	
 80020a4:	2080      	movs	r0, #128	; 0x80
 80020a6:	f7fe ffb9 	bl	800101c <EXTI_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line8);
 80020aa:	f44f 7080 	mov.w	r0, #256	; 0x100
 80020ae:	f7fe ffb5 	bl	800101c <EXTI_ClearITPendingBit>
};
 80020b2:	b007      	add	sp, #28
 80020b4:	bd30      	pop	{r4, r5, pc}
 80020b6:	bf00      	nop
 80020b8:	40020400 	.word	0x40020400

080020bc <EXTI0_IRQHandler>:


//STOP KEY-BANANA Interrupt handler
//1 SECTION
void EXTI0_IRQHandler()
{
 80020bc:	b508      	push	{r3, lr}
	if ( !(GPIOB->IDR & GPIO_IDR_IDR_0) && 
 80020be:	4b13      	ldr	r3, [pc, #76]	; (800210c <EXTI0_IRQHandler+0x50>)
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	f013 0f01 	tst.w	r3, #1
 80020c6:	d11d      	bne.n	8002104 <EXTI0_IRQHandler+0x48>
		(gSequencerMode_1 != SEQUENCER_MODE_WAIT && gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z && gSequencerMode_1 != SEQUENCER_MODE_STAY_HI_Z)
 80020c8:	4b11      	ldr	r3, [pc, #68]	; (8002110 <EXTI0_IRQHandler+0x54>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b2db      	uxtb	r3, r3
	if ( !(GPIOB->IDR & GPIO_IDR_IDR_0) && 
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d018      	beq.n	8002104 <EXTI0_IRQHandler+0x48>
		(gSequencerMode_1 != SEQUENCER_MODE_WAIT && gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z && gSequencerMode_1 != SEQUENCER_MODE_STAY_HI_Z)
 80020d2:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <EXTI0_IRQHandler+0x54>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	2b04      	cmp	r3, #4
 80020da:	d013      	beq.n	8002104 <EXTI0_IRQHandler+0x48>
 80020dc:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <EXTI0_IRQHandler+0x54>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b05      	cmp	r3, #5
 80020e4:	d00e      	beq.n	8002104 <EXTI0_IRQHandler+0x48>
	) {
		gPrevSequencerMode_1 = SEQUENCER_MODE_RUN;
 80020e6:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <EXTI0_IRQHandler+0x58>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	701a      	strb	r2, [r3, #0]
		gSequencerMode_1 = SEQUENCER_MODE_STOP;	
 80020ec:	4b08      	ldr	r3, [pc, #32]	; (8002110 <EXTI0_IRQHandler+0x54>)
 80020ee:	2202      	movs	r2, #2
 80020f0:	701a      	strb	r2, [r3, #0]
		
		DisplayUpdateFlags.b.MainDisplay 	= 1;
 80020f2:	4b09      	ldr	r3, [pc, #36]	; (8002118 <EXTI0_IRQHandler+0x5c>)
 80020f4:	781a      	ldrb	r2, [r3, #0]
 80020f6:	f042 0201 	orr.w	r2, r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 80020fc:	781a      	ldrb	r2, [r3, #0]
 80020fe:	f042 0202 	orr.w	r2, r2, #2
 8002102:	701a      	strb	r2, [r3, #0]
	};
	
	EXTI_ClearITPendingBit(EXTI_Line0);	
 8002104:	2001      	movs	r0, #1
 8002106:	f7fe ff89 	bl	800101c <EXTI_ClearITPendingBit>
};
 800210a:	bd08      	pop	{r3, pc}
 800210c:	40020400 	.word	0x40020400
 8002110:	200002c1 	.word	0x200002c1
 8002114:	200002bd 	.word	0x200002bd
 8002118:	200002f0 	.word	0x200002f0

0800211c <InitStart_1_SignalTimer>:

/*
	Init timer for start pulse (section 1) duration measurement 
*/
void InitStart_1_SignalTimer()
{
 800211c:	b508      	push	{r3, lr}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 800211e:	2101      	movs	r1, #1
 8002120:	2002      	movs	r0, #2
 8002122:	f7ff f85b 	bl	80011dc <RCC_APB1PeriphClockCmd>
	
	TIM3->PSC = STEP_TIMER_PRESCALER;
 8002126:	4b09      	ldr	r3, [pc, #36]	; (800214c <InitStart_1_SignalTimer+0x30>)
 8002128:	f642 1204 	movw	r2, #10500	; 0x2904
 800212c:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->ARR = START_TIMER_SUSTAIN;
 800212e:	2201      	movs	r2, #1
 8002130:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CNT = 0;
 8002132:	2100      	movs	r1, #0
 8002134:	6259      	str	r1, [r3, #36]	; 0x24
	TIM3->DIER = TIM_DIER_UIE;
 8002136:	819a      	strh	r2, [r3, #12]
	TIM3->CR1 |= TIM_CR1_CEN;
 8002138:	881a      	ldrh	r2, [r3, #0]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	801a      	strh	r2, [r3, #0]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002140:	4b03      	ldr	r3, [pc, #12]	; (8002150 <InitStart_1_SignalTimer+0x34>)
 8002142:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002146:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ(TIM3_IRQn);	
};
 8002148:	bd08      	pop	{r3, pc}
 800214a:	bf00      	nop
 800214c:	40000400 	.word	0x40000400
 8002150:	e000e100 	.word	0xe000e100

08002154 <InitStart_2_SignalTimer>:

/*
	Init timer for start pulse (section 2) duration measurement 
*/
void InitStart_2_SignalTimer()
{
 8002154:	b508      	push	{r3, lr}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 8002156:	2101      	movs	r1, #1
 8002158:	2020      	movs	r0, #32
 800215a:	f7ff f83f 	bl	80011dc <RCC_APB1PeriphClockCmd>
	
	TIM7->PSC = STEP_TIMER_PRESCALER;
 800215e:	4b09      	ldr	r3, [pc, #36]	; (8002184 <InitStart_2_SignalTimer+0x30>)
 8002160:	f642 1204 	movw	r2, #10500	; 0x2904
 8002164:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM7->ARR = START_TIMER_SUSTAIN;
 8002166:	2201      	movs	r2, #1
 8002168:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM7->CNT = 0;
 800216a:	2100      	movs	r1, #0
 800216c:	6259      	str	r1, [r3, #36]	; 0x24
	TIM7->DIER = TIM_DIER_UIE;
 800216e:	819a      	strh	r2, [r3, #12]
	TIM7->CR1 |= TIM_CR1_CEN;
 8002170:	881a      	ldrh	r2, [r3, #0]
 8002172:	f042 0201 	orr.w	r2, r2, #1
 8002176:	801a      	strh	r2, [r3, #0]
 8002178:	4b03      	ldr	r3, [pc, #12]	; (8002188 <InitStart_2_SignalTimer+0x34>)
 800217a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800217e:	605a      	str	r2, [r3, #4]
	
	NVIC_EnableIRQ(TIM7_IRQn);	
};
 8002180:	bd08      	pop	{r3, pc}
 8002182:	bf00      	nop
 8002184:	40001400 	.word	0x40001400
 8002188:	e000e100 	.word	0xe000e100

0800218c <InitClear_Timer>:

void InitClear_Timer()
{
 800218c:	b508      	push	{r3, lr}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 800218e:	2101      	movs	r1, #1
 8002190:	2010      	movs	r0, #16
 8002192:	f7ff f823 	bl	80011dc <RCC_APB1PeriphClockCmd>
	
	TIM6->PSC = 21000;
 8002196:	480a      	ldr	r0, [pc, #40]	; (80021c0 <InitClear_Timer+0x34>)
 8002198:	f245 2308 	movw	r3, #21000	; 0x5208
 800219c:	8503      	strh	r3, [r0, #40]	; 0x28
	TIM6->ARR = 200;
 800219e:	23c8      	movs	r3, #200	; 0xc8
 80021a0:	62c3      	str	r3, [r0, #44]	; 0x2c
	TIM6->CNT = 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	6243      	str	r3, [r0, #36]	; 0x24
	TIM6->DIER = TIM_DIER_UIE;
 80021a6:	2101      	movs	r1, #1
 80021a8:	8181      	strh	r1, [r0, #12]
	TIM6->CR1 |= TIM_CR1_CEN;
 80021aa:	8803      	ldrh	r3, [r0, #0]
 80021ac:	430b      	orrs	r3, r1
 80021ae:	8003      	strh	r3, [r0, #0]
 80021b0:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <InitClear_Timer+0x38>)
 80021b2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80021b6:	605a      	str	r2, [r3, #4]
	
	NVIC_EnableIRQ(TIM6_DAC_IRQn);	
	TIM_ITConfig(TIM6, TIM_IT_Update, ENABLE);
 80021b8:	460a      	mov	r2, r1
 80021ba:	f7ff f993 	bl	80014e4 <TIM_ITConfig>
};
 80021be:	bd08      	pop	{r3, pc}
 80021c0:	40001000 	.word	0x40001000
 80021c4:	e000e100 	.word	0xe000e100

080021c8 <EXTI1_IRQHandler>:

//STOP KEY-BANANA Interrupt handler
//2 SECTION
void EXTI1_IRQHandler()
{
 80021c8:	b508      	push	{r3, lr}
	//if we are not in wait condition then stop the sequenser
	if ( !(GPIOB->IDR & GPIO_IDR_IDR_1)  && 
 80021ca:	4b13      	ldr	r3, [pc, #76]	; (8002218 <EXTI1_IRQHandler+0x50>)
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	f013 0f02 	tst.w	r3, #2
 80021d2:	d11d      	bne.n	8002210 <EXTI1_IRQHandler+0x48>
		(gSequencerMode_2 != SEQUENCER_MODE_WAIT && gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z && gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z)
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <EXTI1_IRQHandler+0x54>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	b2db      	uxtb	r3, r3
	if ( !(GPIOB->IDR & GPIO_IDR_IDR_1)  && 
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d018      	beq.n	8002210 <EXTI1_IRQHandler+0x48>
		(gSequencerMode_2 != SEQUENCER_MODE_WAIT && gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z && gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z)
 80021de:	4b0f      	ldr	r3, [pc, #60]	; (800221c <EXTI1_IRQHandler+0x54>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d013      	beq.n	8002210 <EXTI1_IRQHandler+0x48>
 80021e8:	4b0c      	ldr	r3, [pc, #48]	; (800221c <EXTI1_IRQHandler+0x54>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b05      	cmp	r3, #5
 80021f0:	d00e      	beq.n	8002210 <EXTI1_IRQHandler+0x48>
	) {
		gPrevSequencerMode_2 = SEQUENCER_MODE_RUN;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <EXTI1_IRQHandler+0x58>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]
		gSequencerMode_2 = SEQUENCER_MODE_STOP;	
 80021f8:	4b08      	ldr	r3, [pc, #32]	; (800221c <EXTI1_IRQHandler+0x54>)
 80021fa:	2202      	movs	r2, #2
 80021fc:	701a      	strb	r2, [r3, #0]
		
		//Update both
		DisplayUpdateFlags.b.MainDisplay = 1;
 80021fe:	4b09      	ldr	r3, [pc, #36]	; (8002224 <EXTI1_IRQHandler+0x5c>)
 8002200:	781a      	ldrb	r2, [r3, #0]
 8002202:	f042 0201 	orr.w	r2, r2, #1
 8002206:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8002208:	781a      	ldrb	r2, [r3, #0]
 800220a:	f042 0202 	orr.w	r2, r2, #2
 800220e:	701a      	strb	r2, [r3, #0]
	};
	
	EXTI_ClearITPendingBit(EXTI_Line1);
 8002210:	2002      	movs	r0, #2
 8002212:	f7fe ff03 	bl	800101c <EXTI_ClearITPendingBit>
};
 8002216:	bd08      	pop	{r3, pc}
 8002218:	40020400 	.word	0x40020400
 800221c:	200002c2 	.word	0x200002c2
 8002220:	200002be 	.word	0x200002be
 8002224:	200002f0 	.word	0x200002f0

08002228 <SaveSequence>:

/*
	Save current sequence to memory
*/
unsigned char SaveSequence(unsigned char SequenceCell)
{	
 8002228:	b570      	push	{r4, r5, r6, lr}
 800222a:	4604      	mov	r4, r0
	ADCPause();
 800222c:	f7ff fec6 	bl	8001fbc <ADCPause>
	if(!Is_Expander_Present())
 8002230:	f7ff fd22 	bl	8001c78 <Is_Expander_Present>
 8002234:	b1b0      	cbz	r0, 8002264 <SaveSequence+0x3c>
		CAT25512_write_block(bank*SequenceCell*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
		CAT25512_write_block(bank*SequenceCell*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
	}
	else
	{
		CAT25512_write_block((SequenceCell+32)*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
 8002236:	3420      	adds	r4, #32
 8002238:	0264      	lsls	r4, r4, #9
 800223a:	b2a4      	uxth	r4, r4
 800223c:	4d17      	ldr	r5, [pc, #92]	; (800229c <SaveSequence+0x74>)
 800223e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002242:	4629      	mov	r1, r5
 8002244:	4620      	mov	r0, r4
 8002246:	f7ff fa51 	bl	80016ec <CAT25512_write_block>
		CAT25512_write_block((SequenceCell+32)*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));		
 800224a:	f504 7080 	add.w	r0, r4, #256	; 0x100
 800224e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002252:	18a9      	adds	r1, r5, r2
 8002254:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 8002258:	f7ff fa48 	bl	80016ec <CAT25512_write_block>
	}
	mADC_init();
 800225c:	f7ff fe02 	bl	8001e64 <mADC_init>
	return 0;
};
 8002260:	2000      	movs	r0, #0
 8002262:	bd70      	pop	{r4, r5, r6, pc}
		CAT25512_write_block(bank*SequenceCell*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
 8002264:	4e0e      	ldr	r6, [pc, #56]	; (80022a0 <SaveSequence+0x78>)
 8002266:	7830      	ldrb	r0, [r6, #0]
 8002268:	b2a4      	uxth	r4, r4
 800226a:	4d0c      	ldr	r5, [pc, #48]	; (800229c <SaveSequence+0x74>)
 800226c:	fb00 f004 	mul.w	r0, r0, r4
 8002270:	0240      	lsls	r0, r0, #9
 8002272:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002276:	4629      	mov	r1, r5
 8002278:	f400 407e 	and.w	r0, r0, #65024	; 0xfe00
 800227c:	f7ff fa36 	bl	80016ec <CAT25512_write_block>
		CAT25512_write_block(bank*SequenceCell*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
 8002280:	7830      	ldrb	r0, [r6, #0]
 8002282:	fb00 f004 	mul.w	r0, r0, r4
 8002286:	0240      	lsls	r0, r0, #9
 8002288:	f500 7080 	add.w	r0, r0, #256	; 0x100
 800228c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002290:	18a9      	adds	r1, r5, r2
 8002292:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 8002296:	f7ff fa29 	bl	80016ec <CAT25512_write_block>
 800229a:	e7df      	b.n	800225c <SaveSequence+0x34>
 800229c:	200008a4 	.word	0x200008a4
 80022a0:	20000270 	.word	0x20000270

080022a4 <LoadSequence>:

//Load a sequence from cell number SequenceCell
void LoadSequence(unsigned char SequenceCell)
{
 80022a4:	b570      	push	{r4, r5, r6, lr}
 80022a6:	4604      	mov	r4, r0
	unsigned char cnt;

	ADCPause();
 80022a8:	f7ff fe88 	bl	8001fbc <ADCPause>
	if(!Is_Expander_Present())
 80022ac:	f7ff fce4 	bl	8001c78 <Is_Expander_Present>
 80022b0:	bb38      	cbnz	r0, 8002302 <LoadSequence+0x5e>
	{
		CAT25512_read_block(bank*SequenceCell*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
 80022b2:	4e39      	ldr	r6, [pc, #228]	; (8002398 <LoadSequence+0xf4>)
 80022b4:	7830      	ldrb	r0, [r6, #0]
 80022b6:	b2a4      	uxth	r4, r4
 80022b8:	4d38      	ldr	r5, [pc, #224]	; (800239c <LoadSequence+0xf8>)
 80022ba:	fb00 f004 	mul.w	r0, r0, r4
 80022be:	0240      	lsls	r0, r0, #9
 80022c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022c4:	4629      	mov	r1, r5
 80022c6:	f400 407e 	and.w	r0, r0, #65024	; 0xfe00
 80022ca:	f7ff fa73 	bl	80017b4 <CAT25512_read_block>
		CAT25512_read_block(bank*SequenceCell*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
 80022ce:	7830      	ldrb	r0, [r6, #0]
 80022d0:	fb00 f004 	mul.w	r0, r0, r4
 80022d4:	0240      	lsls	r0, r0, #9
 80022d6:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80022da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022de:	18a9      	adds	r1, r5, r2
 80022e0:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 80022e4:	f7ff fa66 	bl	80017b4 <CAT25512_read_block>
		CAT25512_read_block((SequenceCell+32)*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
		CAT25512_read_block((SequenceCell+32)*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
	}
	
	//Block sliders scanning while voltages from slider and preset aren't equal
	if (gDipConfig.b.SAVE_V_LEVEL == 1) {
 80022e8:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <LoadSequence+0xfc>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	f013 0f04 	tst.w	r3, #4
 80022f0:	d14f      	bne.n	8002392 <LoadSequence+0xee>
			Steps[1][cnt+16].b.WaitVoltageSlider = 1;
			Steps[1][cnt+16].b.WaitTimeSlider = 1;				
		};		
	};
	
	gSequencerMode_1 = SEQUENCER_MODE_STOP;
 80022f2:	2302      	movs	r3, #2
 80022f4:	4a2b      	ldr	r2, [pc, #172]	; (80023a4 <LoadSequence+0x100>)
 80022f6:	7013      	strb	r3, [r2, #0]
	gSequencerMode_2 = SEQUENCER_MODE_STOP;
 80022f8:	4a2b      	ldr	r2, [pc, #172]	; (80023a8 <LoadSequence+0x104>)
 80022fa:	7013      	strb	r3, [r2, #0]
	
	mADC_init();
 80022fc:	f7ff fdb2 	bl	8001e64 <mADC_init>
};
 8002300:	bd70      	pop	{r4, r5, r6, pc}
		CAT25512_read_block((SequenceCell+32)*sizeof(Steps), (unsigned char *) Steps[0], sizeof(Steps[0]));
 8002302:	3420      	adds	r4, #32
 8002304:	0264      	lsls	r4, r4, #9
 8002306:	b2a4      	uxth	r4, r4
 8002308:	4d24      	ldr	r5, [pc, #144]	; (800239c <LoadSequence+0xf8>)
 800230a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800230e:	4629      	mov	r1, r5
 8002310:	4620      	mov	r0, r4
 8002312:	f7ff fa4f 	bl	80017b4 <CAT25512_read_block>
		CAT25512_read_block((SequenceCell+32)*sizeof(Steps)+sizeof(Steps[0]), (unsigned char *) Steps[1], sizeof(Steps[1]));
 8002316:	f504 7080 	add.w	r0, r4, #256	; 0x100
 800231a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800231e:	18a9      	adds	r1, r5, r2
 8002320:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 8002324:	f7ff fa46 	bl	80017b4 <CAT25512_read_block>
 8002328:	e7de      	b.n	80022e8 <LoadSequence+0x44>
			Steps[0][cnt].b.WaitVoltageSlider = 1;
 800232a:	4b1c      	ldr	r3, [pc, #112]	; (800239c <LoadSequence+0xf8>)
 800232c:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8002330:	6848      	ldr	r0, [r1, #4]
 8002332:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8002336:	6048      	str	r0, [r1, #4]
			Steps[0][cnt].b.WaitTimeSlider = 1;
 8002338:	6848      	ldr	r0, [r1, #4]
 800233a:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 800233e:	6048      	str	r0, [r1, #4]
			Steps[1][cnt].b.WaitVoltageSlider = 1;
 8002340:	f102 0120 	add.w	r1, r2, #32
 8002344:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8002348:	6848      	ldr	r0, [r1, #4]
 800234a:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 800234e:	6048      	str	r0, [r1, #4]
			Steps[1][cnt].b.WaitTimeSlider = 1;	
 8002350:	6848      	ldr	r0, [r1, #4]
 8002352:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 8002356:	6048      	str	r0, [r1, #4]
			Steps[0][cnt+16].b.WaitVoltageSlider = 1;
 8002358:	f102 0110 	add.w	r1, r2, #16
 800235c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8002360:	6848      	ldr	r0, [r1, #4]
 8002362:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8002366:	6048      	str	r0, [r1, #4]
			Steps[0][cnt+16].b.WaitTimeSlider = 1;
 8002368:	6848      	ldr	r0, [r1, #4]
 800236a:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 800236e:	6048      	str	r0, [r1, #4]
			Steps[1][cnt+16].b.WaitVoltageSlider = 1;
 8002370:	f102 0130 	add.w	r1, r2, #48	; 0x30
 8002374:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8002378:	6859      	ldr	r1, [r3, #4]
 800237a:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800237e:	6059      	str	r1, [r3, #4]
			Steps[1][cnt+16].b.WaitTimeSlider = 1;				
 8002380:	6859      	ldr	r1, [r3, #4]
 8002382:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002386:	6059      	str	r1, [r3, #4]
		for(cnt=0; cnt<16; cnt++)
 8002388:	3201      	adds	r2, #1
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	2a0f      	cmp	r2, #15
 800238e:	d9cc      	bls.n	800232a <LoadSequence+0x86>
 8002390:	e7af      	b.n	80022f2 <LoadSequence+0x4e>
 8002392:	2200      	movs	r2, #0
 8002394:	e7fa      	b.n	800238c <LoadSequence+0xe8>
 8002396:	bf00      	nop
 8002398:	20000270 	.word	0x20000270
 800239c:	200008a4 	.word	0x200008a4
 80023a0:	200002e8 	.word	0x200002e8
 80023a4:	200002c1 	.word	0x200002c1
 80023a8:	200002c2 	.word	0x200002c2

080023ac <GetStepWidth>:
	Returns the duration of step number _StepNum in section _Section
*/
	#define EXT_VOLTAGE_STEP_SELECT	1023

unsigned long int GetStepWidth(unsigned char _Section, unsigned char _StepNum)
{
 80023ac:	b082      	sub	sp, #8
	unsigned long int ret_val = 0;
	unsigned long int time_level = 0;
	unsigned char ext_ban_num = 0;

	if (Steps[_Section][_StepNum].b.TimeSource) {
 80023ae:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 80023b2:	4b56      	ldr	r3, [pc, #344]	; (800250c <GetStepWidth+0x160>)
 80023b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80023be:	d04d      	beq.n	800245c <GetStepWidth+0xb0>
		
		//Step time is set externally
		ext_ban_num = Steps[_Section][_StepNum].b.TLevel/EXT_VOLTAGE_STEP_SELECT;
 80023c0:	4613      	mov	r3, r2
 80023c2:	4a52      	ldr	r2, [pc, #328]	; (800250c <GetStepWidth+0x160>)
 80023c4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80023c8:	f3c2 320b 	ubfx	r2, r2, #12, #12
 80023cc:	4b50      	ldr	r3, [pc, #320]	; (8002510 <GetStepWidth+0x164>)
 80023ce:	fb83 c302 	smull	ip, r3, r3, r2
 80023d2:	4413      	add	r3, r2
 80023d4:	f3c3 2347 	ubfx	r3, r3, #9, #8
		if(ext_ban_num > 3) ext_ban_num = 3;
 80023d8:	2b03      	cmp	r3, #3
 80023da:	d900      	bls.n	80023de <GetStepWidth+0x32>
 80023dc:	2303      	movs	r3, #3
		
		time_level = AddData[ext_ban_num]*(4095.0f/((float)CalConstants[ext_ban_num]));
 80023de:	4a4d      	ldr	r2, [pc, #308]	; (8002514 <GetStepWidth+0x168>)
 80023e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023e4:	ee07 2a90 	vmov	s15, r2
 80023e8:	4a4b      	ldr	r2, [pc, #300]	; (8002518 <GetStepWidth+0x16c>)
 80023ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ee:	ee07 3a10 	vmov	s14, r3
 80023f2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80023f6:	ed9f 6a49 	vldr	s12, [pc, #292]	; 800251c <GetStepWidth+0x170>
 80023fa:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80023fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002402:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002406:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	} else {
		//Step time is set on panel
		time_level = (Steps[_Section][_StepNum].b.TLevel + 1);
	};
	
	if (Steps[_Section][_StepNum].b.TimeRange_p03 == 1) {
 800240a:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 800240e:	4a3f      	ldr	r2, [pc, #252]	; (800250c <GetStepWidth+0x160>)
 8002410:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f013 0f40 	tst.w	r3, #64	; 0x40
 800241a:	d12a      	bne.n	8002472 <GetStepWidth+0xc6>
	unsigned long int ret_val = 0;
 800241c:	2300      	movs	r3, #0
 800241e:	9301      	str	r3, [sp, #4]
		ret_val = (unsigned long int) ((((float) time_level * 112)/4095) +8);
	};
	
	if (Steps[_Section][_StepNum].b.TimeRange_p3 == 1) {
 8002420:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 8002424:	4a39      	ldr	r2, [pc, #228]	; (800250c <GetStepWidth+0x160>)
 8002426:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002430:	d132      	bne.n	8002498 <GetStepWidth+0xec>
		ret_val = (unsigned long int) ((((float) time_level * 1120)/4095) +80);
	};
	
	if (Steps[_Section][_StepNum].b.TimeRange_3 == 1) {
 8002432:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 8002436:	4a35      	ldr	r2, [pc, #212]	; (800250c <GetStepWidth+0x160>)
 8002438:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002442:	d13c      	bne.n	80024be <GetStepWidth+0x112>
		ret_val = (unsigned long int) ((((float) time_level * 11200)/4095) +800);
	};
	
	if (Steps[_Section][_StepNum].b.TimeRange_30 == 1) {
 8002444:	eb01 1140 	add.w	r1, r1, r0, lsl #5
 8002448:	4830      	ldr	r0, [pc, #192]	; (800250c <GetStepWidth+0x160>)
 800244a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800244e:	684b      	ldr	r3, [r1, #4]
 8002450:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002454:	d146      	bne.n	80024e4 <GetStepWidth+0x138>
		ret_val = (unsigned long int) ((((float) time_level * 112000)/4095) +8000);
	};
	
	return ret_val;
};
 8002456:	9801      	ldr	r0, [sp, #4]
 8002458:	b002      	add	sp, #8
 800245a:	4770      	bx	lr
		time_level = (Steps[_Section][_StepNum].b.TLevel + 1);
 800245c:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 8002460:	4a2a      	ldr	r2, [pc, #168]	; (800250c <GetStepWidth+0x160>)
 8002462:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002466:	f3c3 330b 	ubfx	r3, r3, #12, #12
 800246a:	3301      	adds	r3, #1
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	e7cb      	b.n	800240a <GetStepWidth+0x5e>
		ret_val = (unsigned long int) ((((float) time_level * 112)/4095) +8);
 8002472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002476:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002520 <GetStepWidth+0x174>
 800247a:	ee66 6a87 	vmul.f32	s13, s13, s14
 800247e:	ed9f 6a27 	vldr	s12, [pc, #156]	; 800251c <GetStepWidth+0x170>
 8002482:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002486:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 800248a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800248e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002492:	ed8d 7a01 	vstr	s14, [sp, #4]
 8002496:	e7c3      	b.n	8002420 <GetStepWidth+0x74>
		ret_val = (unsigned long int) ((((float) time_level * 1120)/4095) +80);
 8002498:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800249c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002524 <GetStepWidth+0x178>
 80024a0:	ee66 6a87 	vmul.f32	s13, s13, s14
 80024a4:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 800251c <GetStepWidth+0x170>
 80024a8:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80024ac:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8002528 <GetStepWidth+0x17c>
 80024b0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80024b4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80024b8:	ed8d 7a01 	vstr	s14, [sp, #4]
 80024bc:	e7b9      	b.n	8002432 <GetStepWidth+0x86>
		ret_val = (unsigned long int) ((((float) time_level * 11200)/4095) +800);
 80024be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024c2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800252c <GetStepWidth+0x180>
 80024c6:	ee66 6a87 	vmul.f32	s13, s13, s14
 80024ca:	ed9f 6a14 	vldr	s12, [pc, #80]	; 800251c <GetStepWidth+0x170>
 80024ce:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80024d2:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002530 <GetStepWidth+0x184>
 80024d6:	ee37 7a26 	vadd.f32	s14, s14, s13
 80024da:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80024de:	ed8d 7a01 	vstr	s14, [sp, #4]
 80024e2:	e7af      	b.n	8002444 <GetStepWidth+0x98>
		ret_val = (unsigned long int) ((((float) time_level * 112000)/4095) +8000);
 80024e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024e8:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002534 <GetStepWidth+0x188>
 80024ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024f0:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800251c <GetStepWidth+0x170>
 80024f4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024f8:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8002538 <GetStepWidth+0x18c>
 80024fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002500:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002504:	edcd 7a01 	vstr	s15, [sp, #4]
	return ret_val;
 8002508:	e7a5      	b.n	8002456 <GetStepWidth+0xaa>
 800250a:	bf00      	nop
 800250c:	200008a4 	.word	0x200008a4
 8002510:	80200803 	.word	0x80200803
 8002514:	200007f8 	.word	0x200007f8
 8002518:	20000250 	.word	0x20000250
 800251c:	457ff000 	.word	0x457ff000
 8002520:	42e00000 	.word	0x42e00000
 8002524:	448c0000 	.word	0x448c0000
 8002528:	42a00000 	.word	0x42a00000
 800252c:	462f0000 	.word	0x462f0000
 8002530:	44480000 	.word	0x44480000
 8002534:	47dac000 	.word	0x47dac000
 8002538:	45fa0000 	.word	0x45fa0000

0800253c <GetStepVoltage>:
	#define MAX_DAC_VALUE			0xFFF
	#define FULL_RANGE_STEPS	60
	#define QUANTIZE_DIVIDER	MAX_DAC_VALUE/FULL_RANGE_STEPS 
	
unsigned int GetStepVoltage(unsigned char _Section, unsigned char _StepNum)
{
 800253c:	b430      	push	{r4, r5}
	unsigned int ret_val = 0;
	unsigned int voltage_level = 0;
	unsigned char ext_ban_num = 0;

	if (Steps[_Section][_StepNum].b.VoltageSource) {
 800253e:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 8002542:	4ba0      	ldr	r3, [pc, #640]	; (80027c4 <GetStepVoltage+0x288>)
 8002544:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8002548:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800254c:	d051      	beq.n	80025f2 <GetStepVoltage+0xb6>
		//Step voltage is set externally
		ext_ban_num = Steps[_Section][_StepNum].b.VLevel/EXT_VOLTAGE_STEP_SELECT;
 800254e:	4613      	mov	r3, r2
 8002550:	4a9c      	ldr	r2, [pc, #624]	; (80027c4 <GetStepVoltage+0x288>)
 8002552:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002556:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800255a:	4b9b      	ldr	r3, [pc, #620]	; (80027c8 <GetStepVoltage+0x28c>)
 800255c:	fb83 4302 	smull	r4, r3, r3, r2
 8002560:	4413      	add	r3, r2
 8002562:	f3c3 2347 	ubfx	r3, r3, #9, #8
		if(ext_ban_num > 3) ext_ban_num = 3;
 8002566:	2b03      	cmp	r3, #3
 8002568:	d900      	bls.n	800256c <GetStepVoltage+0x30>
 800256a:	2303      	movs	r3, #3
		
		voltage_level = AddData[ext_ban_num]*(4095.0f/((float)CalConstants[ext_ban_num]));
 800256c:	4a97      	ldr	r2, [pc, #604]	; (80027cc <GetStepVoltage+0x290>)
 800256e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002572:	ee07 2a90 	vmov	s15, r2
 8002576:	4a96      	ldr	r2, [pc, #600]	; (80027d0 <GetStepVoltage+0x294>)
 8002578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800257c:	ee07 3a10 	vmov	s14, r3
 8002580:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002584:	ed9f 6a93 	vldr	s12, [pc, #588]	; 80027d4 <GetStepVoltage+0x298>
 8002588:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800258c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002590:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	} else {
		//Step voltage is set on panel
		voltage_level = Steps[_Section][_StepNum].b.VLevel;
	};
	
	if(voltage_level > 4095) voltage_level = 4095;
 8002598:	ee17 3a90 	vmov	r3, s15
 800259c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025a0:	d301      	bcc.n	80025a6 <GetStepVoltage+0x6a>
 80025a2:	eddf 7a8d 	vldr	s15, [pc, #564]	; 80027d8 <GetStepVoltage+0x29c>

	if (Steps[_Section][_StepNum].b.FullRange) {		
 80025a6:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 80025aa:	4a86      	ldr	r2, [pc, #536]	; (80027c4 <GetStepVoltage+0x288>)
 80025ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80025b0:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 80025b4:	d027      	beq.n	8002606 <GetStepVoltage+0xca>
		ret_val = voltage_level;
		// if quantization mode is on
		if (Steps[_Section][_StepNum].b.Quantize) {
 80025b6:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 80025ba:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80025be:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80025c2:	f000 80fc 	beq.w	80027be <GetStepVoltage+0x282>
		//Calculate the quantized voltage
			ret_val =  (ret_val / (12*divider)) ;
 80025c6:	4b85      	ldr	r3, [pc, #532]	; (80027dc <GetStepVoltage+0x2a0>)
 80025c8:	ed93 7a00 	vldr	s14, [r3]
 80025cc:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80025d0:	ee67 6a26 	vmul.f32	s13, s14, s13
 80025d4:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80025d8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80025dc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
			ret_val = ret_val * (12*divider);
 80025e0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80025e4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80025e8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80025ec:	ee17 3a10 	vmov	r3, s14
 80025f0:	e00a      	b.n	8002608 <GetStepVoltage+0xcc>
		voltage_level = Steps[_Section][_StepNum].b.VLevel;
 80025f2:	eb01 1340 	add.w	r3, r1, r0, lsl #5
 80025f6:	4a73      	ldr	r2, [pc, #460]	; (80027c4 <GetStepVoltage+0x288>)
 80025f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80025fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002600:	ee07 3a90 	vmov	s15, r3
 8002604:	e7c8      	b.n	8002598 <GetStepVoltage+0x5c>
	unsigned int ret_val = 0;
 8002606:	2300      	movs	r3, #0
		};
	};
	
	if (Steps[_Section][_StepNum].b.Voltage0) {	
 8002608:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 800260c:	4c6d      	ldr	r4, [pc, #436]	; (80027c4 <GetStepVoltage+0x288>)
 800260e:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002612:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002616:	d01f      	beq.n	8002658 <GetStepVoltage+0x11c>
		ret_val = (voltage_level/divider);
 8002618:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800261c:	4b6f      	ldr	r3, [pc, #444]	; (80027dc <GetStepVoltage+0x2a0>)
 800261e:	ed93 6a00 	vldr	s12, [r3]
 8002622:	eec7 6a06 	vdiv.f32	s13, s14, s12
 8002626:	eebc 7ae6 	vcvt.u32.f32	s14, s13
 800262a:	ee17 3a10 	vmov	r3, s14
		if (Steps[_Section][_StepNum].b.Quantize) {
 800262e:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 8002632:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002636:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 800263a:	d00d      	beq.n	8002658 <GetStepVoltage+0x11c>

			ret_val =  (ret_val / (offset/12)) ;
 800263c:	4d68      	ldr	r5, [pc, #416]	; (80027e0 <GetStepVoltage+0x2a4>)
 800263e:	682a      	ldr	r2, [r5, #0]
 8002640:	4c68      	ldr	r4, [pc, #416]	; (80027e4 <GetStepVoltage+0x2a8>)
 8002642:	fba4 c202 	umull	ip, r2, r4, r2
 8002646:	08d2      	lsrs	r2, r2, #3
 8002648:	fbb3 f3f2 	udiv	r3, r3, r2
			ret_val = ret_val * (offset/12);
 800264c:	682a      	ldr	r2, [r5, #0]
 800264e:	fba4 4202 	umull	r4, r2, r4, r2
 8002652:	08d2      	lsrs	r2, r2, #3
 8002654:	fb03 f302 	mul.w	r3, r3, r2
		};
	};
	
	if (Steps[_Section][_StepNum].b.Voltage2) {		
 8002658:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 800265c:	4c59      	ldr	r4, [pc, #356]	; (80027c4 <GetStepVoltage+0x288>)
 800265e:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002662:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8002666:	d022      	beq.n	80026ae <GetStepVoltage+0x172>
		ret_val = (voltage_level/divider);
 8002668:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800266c:	4b5b      	ldr	r3, [pc, #364]	; (80027dc <GetStepVoltage+0x2a0>)
 800266e:	ed93 6a00 	vldr	s12, [r3]
 8002672:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002676:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800267a:	ee17 3a10 	vmov	r3, s14
		if (Steps[_Section][_StepNum].b.Quantize) {
 800267e:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 8002682:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002686:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 800268a:	d00d      	beq.n	80026a8 <GetStepVoltage+0x16c>
			ret_val =  (ret_val / (offset/12)) ;
 800268c:	4a54      	ldr	r2, [pc, #336]	; (80027e0 <GetStepVoltage+0x2a4>)
 800268e:	6814      	ldr	r4, [r2, #0]
 8002690:	4d54      	ldr	r5, [pc, #336]	; (80027e4 <GetStepVoltage+0x2a8>)
 8002692:	fba5 c404 	umull	ip, r4, r5, r4
 8002696:	08e4      	lsrs	r4, r4, #3
 8002698:	fbb3 f3f4 	udiv	r3, r3, r4
			ret_val = ret_val * (offset/12);
 800269c:	6812      	ldr	r2, [r2, #0]
 800269e:	fba5 4202 	umull	r4, r2, r5, r2
 80026a2:	08d2      	lsrs	r2, r2, #3
 80026a4:	fb03 f302 	mul.w	r3, r3, r2
		};
		ret_val +=offset;
 80026a8:	4a4d      	ldr	r2, [pc, #308]	; (80027e0 <GetStepVoltage+0x2a4>)
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	4413      	add	r3, r2
	};
	
	if (Steps[_Section][_StepNum].b.Voltage4) {		
 80026ae:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 80026b2:	4c44      	ldr	r4, [pc, #272]	; (80027c4 <GetStepVoltage+0x288>)
 80026b4:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 80026b8:	f012 4f80 	tst.w	r2, #1073741824	; 0x40000000
 80026bc:	d023      	beq.n	8002706 <GetStepVoltage+0x1ca>
		ret_val = (voltage_level/divider);
 80026be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026c2:	4b46      	ldr	r3, [pc, #280]	; (80027dc <GetStepVoltage+0x2a0>)
 80026c4:	ed93 6a00 	vldr	s12, [r3]
 80026c8:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80026cc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80026d0:	ee17 3a10 	vmov	r3, s14
		if (Steps[_Section][_StepNum].b.Quantize) {
 80026d4:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 80026d8:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 80026dc:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 80026e0:	d00d      	beq.n	80026fe <GetStepVoltage+0x1c2>
			ret_val =  (ret_val / (offset/12)) ;
 80026e2:	4a3f      	ldr	r2, [pc, #252]	; (80027e0 <GetStepVoltage+0x2a4>)
 80026e4:	6814      	ldr	r4, [r2, #0]
 80026e6:	4d3f      	ldr	r5, [pc, #252]	; (80027e4 <GetStepVoltage+0x2a8>)
 80026e8:	fba5 c404 	umull	ip, r4, r5, r4
 80026ec:	08e4      	lsrs	r4, r4, #3
 80026ee:	fbb3 f3f4 	udiv	r3, r3, r4
			ret_val = ret_val * (offset/12);
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	fba5 4202 	umull	r4, r2, r5, r2
 80026f8:	08d2      	lsrs	r2, r2, #3
 80026fa:	fb03 f302 	mul.w	r3, r3, r2
		};
		ret_val +=offset*2;
 80026fe:	4a38      	ldr	r2, [pc, #224]	; (80027e0 <GetStepVoltage+0x2a4>)
 8002700:	6812      	ldr	r2, [r2, #0]
 8002702:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	};
	
	if (Steps[_Section][_StepNum].b.Voltage6) {		
 8002706:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 800270a:	4c2e      	ldr	r4, [pc, #184]	; (80027c4 <GetStepVoltage+0x288>)
 800270c:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002710:	2a00      	cmp	r2, #0
 8002712:	da24      	bge.n	800275e <GetStepVoltage+0x222>
		ret_val = (voltage_level/divider);
 8002714:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002718:	4b30      	ldr	r3, [pc, #192]	; (80027dc <GetStepVoltage+0x2a0>)
 800271a:	ed93 6a00 	vldr	s12, [r3]
 800271e:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002722:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002726:	ee17 3a10 	vmov	r3, s14
		if (Steps[_Section][_StepNum].b.Quantize) {
 800272a:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 800272e:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 8002732:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 8002736:	d00d      	beq.n	8002754 <GetStepVoltage+0x218>
			ret_val =  (ret_val / (offset/12)) ;
 8002738:	4a29      	ldr	r2, [pc, #164]	; (80027e0 <GetStepVoltage+0x2a4>)
 800273a:	6814      	ldr	r4, [r2, #0]
 800273c:	4d29      	ldr	r5, [pc, #164]	; (80027e4 <GetStepVoltage+0x2a8>)
 800273e:	fba5 c404 	umull	ip, r4, r5, r4
 8002742:	08e4      	lsrs	r4, r4, #3
 8002744:	fbb3 f3f4 	udiv	r3, r3, r4
			ret_val = ret_val * (offset/12);
 8002748:	6812      	ldr	r2, [r2, #0]
 800274a:	fba5 4202 	umull	r4, r2, r5, r2
 800274e:	08d2      	lsrs	r2, r2, #3
 8002750:	fb03 f302 	mul.w	r3, r3, r2
		};
		ret_val +=offset*3;
 8002754:	4a22      	ldr	r2, [pc, #136]	; (80027e0 <GetStepVoltage+0x2a4>)
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800275c:	4413      	add	r3, r2
	};
	
	if (Steps[_Section][_StepNum].b.Voltage8) {		
 800275e:	eb01 1240 	add.w	r2, r1, r0, lsl #5
 8002762:	4c18      	ldr	r4, [pc, #96]	; (80027c4 <GetStepVoltage+0x288>)
 8002764:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8002768:	6852      	ldr	r2, [r2, #4]
 800276a:	f012 0f01 	tst.w	r2, #1
 800276e:	d023      	beq.n	80027b8 <GetStepVoltage+0x27c>
		ret_val = (voltage_level/divider);
 8002770:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002774:	4b19      	ldr	r3, [pc, #100]	; (80027dc <GetStepVoltage+0x2a0>)
 8002776:	edd3 6a00 	vldr	s13, [r3]
 800277a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800277e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8002782:	ee17 3a90 	vmov	r3, s15
		if (Steps[_Section][_StepNum].b.Quantize) {
 8002786:	eb01 1140 	add.w	r1, r1, r0, lsl #5
 800278a:	f854 2031 	ldr.w	r2, [r4, r1, lsl #3]
 800278e:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 8002792:	d00d      	beq.n	80027b0 <GetStepVoltage+0x274>
			ret_val =  (ret_val / (offset/12)) ;
 8002794:	4812      	ldr	r0, [pc, #72]	; (80027e0 <GetStepVoltage+0x2a4>)
 8002796:	6802      	ldr	r2, [r0, #0]
 8002798:	4912      	ldr	r1, [pc, #72]	; (80027e4 <GetStepVoltage+0x2a8>)
 800279a:	fba1 4202 	umull	r4, r2, r1, r2
 800279e:	08d2      	lsrs	r2, r2, #3
 80027a0:	fbb3 f3f2 	udiv	r3, r3, r2
			ret_val = ret_val * (offset/12);
 80027a4:	6800      	ldr	r0, [r0, #0]
 80027a6:	fba1 2000 	umull	r2, r0, r1, r0
 80027aa:	08c0      	lsrs	r0, r0, #3
 80027ac:	fb03 f300 	mul.w	r3, r3, r0
		};
		ret_val +=offset*4;
 80027b0:	4a0b      	ldr	r2, [pc, #44]	; (80027e0 <GetStepVoltage+0x2a4>)
 80027b2:	6810      	ldr	r0, [r2, #0]
 80027b4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	};

	return ret_val;
};
 80027b8:	4618      	mov	r0, r3
 80027ba:	bc30      	pop	{r4, r5}
 80027bc:	4770      	bx	lr
		ret_val = voltage_level;
 80027be:	ee17 3a90 	vmov	r3, s15
 80027c2:	e721      	b.n	8002608 <GetStepVoltage+0xcc>
 80027c4:	200008a4 	.word	0x200008a4
 80027c8:	80200803 	.word	0x80200803
 80027cc:	200007f8 	.word	0x200007f8
 80027d0:	20000250 	.word	0x20000250
 80027d4:	457ff000 	.word	0x457ff000
 80027d8:	00000fff 	.word	0x00000fff
 80027dc:	20000898 	.word	0x20000898
 80027e0:	200008a0 	.word	0x200008a0
 80027e4:	aaaaaaab 	.word	0xaaaaaaab

080027e8 <GetNextStep>:
/*
	Calculate the number of next step
	_StepNum - current step number in section _Section
*/
unsigned char GetNextStep(unsigned char _Section, unsigned char _StepNum)
{
 80027e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ea:	4605      	mov	r5, r0
 80027ec:	460c      	mov	r4, r1
	unsigned char ret_val = 0;
	unsigned char isLastStage = 0;
	unsigned char tmp=0;
	unsigned char max_step;

	if(Is_Expander_Present()) max_step = 31;
 80027ee:	f7ff fa43 	bl	8001c78 <Is_Expander_Present>
 80027f2:	b918      	cbnz	r0, 80027fc <GetNextStep+0x14>
	else 
	{
		max_step = 15;
		if(_StepNum > 15) return 0;
 80027f4:	2c0f      	cmp	r4, #15
 80027f6:	d842      	bhi.n	800287e <GetNextStep+0x96>
		max_step = 15;
 80027f8:	210f      	movs	r1, #15
 80027fa:	e000      	b.n	80027fe <GetNextStep+0x16>
	if(Is_Expander_Present()) max_step = 31;
 80027fc:	211f      	movs	r1, #31
	}
	
	isLastStage = Steps[_Section][_StepNum].b.CycleLast;
 80027fe:	462e      	mov	r6, r5
 8002800:	4627      	mov	r7, r4
 8002802:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002806:	4b20      	ldr	r3, [pc, #128]	; (8002888 <GetNextStep+0xa0>)
 8002808:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800280c:	6868      	ldr	r0, [r5, #4]
 800280e:	f3c0 1040 	ubfx	r0, r0, #5, #1
	
	if (isLastStage != 0) {      
 8002812:	bb78      	cbnz	r0, 8002874 <GetNextStep+0x8c>
	isLastStage = Steps[_Section][_StepNum].b.CycleLast;
 8002814:	4602      	mov	r2, r0
			  isLastStage = 0;
			};
		};
    } 

    if (isLastStage == 0) {		
 8002816:	bb9a      	cbnz	r2, 8002880 <GetNextStep+0x98>
		if ( _StepNum >= max_step ) {
 8002818:	42a1      	cmp	r1, r4
 800281a:	d932      	bls.n	8002882 <GetNextStep+0x9a>
			ret_val = 0;
		} else {
			ret_val = _StepNum+1;
 800281c:	3401      	adds	r4, #1
 800281e:	b2e0      	uxtb	r0, r4
 8002820:	e02e      	b.n	8002880 <GetNextStep+0x98>
			  if (Steps[_Section][max_step-(tmp-_StepNum)].b.CycleFirst) {
 8002822:	1bda      	subs	r2, r3, r7
 8002824:	1a8a      	subs	r2, r1, r2
 8002826:	eb02 1246 	add.w	r2, r2, r6, lsl #5
 800282a:	4d17      	ldr	r5, [pc, #92]	; (8002888 <GetNextStep+0xa0>)
 800282c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8002830:	6852      	ldr	r2, [r2, #4]
 8002832:	f012 0f10 	tst.w	r2, #16
 8002836:	d115      	bne.n	8002864 <GetNextStep+0x7c>
			if (tmp == max_step) {
 8002838:	428b      	cmp	r3, r1
 800283a:	d019      	beq.n	8002870 <GetNextStep+0x88>
		for(tmp = 0; tmp <= max_step; tmp++)
 800283c:	3301      	adds	r3, #1
 800283e:	b2db      	uxtb	r3, r3
 8002840:	428b      	cmp	r3, r1
 8002842:	d819      	bhi.n	8002878 <GetNextStep+0x90>
			if (tmp<=_StepNum) {
 8002844:	42a3      	cmp	r3, r4
 8002846:	d8ec      	bhi.n	8002822 <GetNextStep+0x3a>
			  if (Steps[_Section][_StepNum-tmp].b.CycleFirst) {
 8002848:	1afa      	subs	r2, r7, r3
 800284a:	eb02 1546 	add.w	r5, r2, r6, lsl #5
 800284e:	4a0e      	ldr	r2, [pc, #56]	; (8002888 <GetNextStep+0xa0>)
 8002850:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8002854:	6852      	ldr	r2, [r2, #4]
 8002856:	f012 0f10 	tst.w	r2, #16
 800285a:	d0ed      	beq.n	8002838 <GetNextStep+0x50>
			    ret_val = _StepNum-tmp;
 800285c:	1ae3      	subs	r3, r4, r3
			    break;
 800285e:	4602      	mov	r2, r0
			    ret_val = _StepNum-tmp;
 8002860:	b2d8      	uxtb	r0, r3
			    break;
 8002862:	e7d8      	b.n	8002816 <GetNextStep+0x2e>
			    ret_val = max_step-(tmp-_StepNum);
 8002864:	1ae3      	subs	r3, r4, r3
 8002866:	fa51 f383 	uxtab	r3, r1, r3
			    break;
 800286a:	4602      	mov	r2, r0
			    ret_val = max_step-(tmp-_StepNum);
 800286c:	b2d8      	uxtb	r0, r3
			    break;
 800286e:	e7d2      	b.n	8002816 <GetNextStep+0x2e>
			  isLastStage = 0;
 8002870:	2000      	movs	r0, #0
 8002872:	e7e3      	b.n	800283c <GetNextStep+0x54>
		for(tmp = 0; tmp <= max_step; tmp++)
 8002874:	2300      	movs	r3, #0
 8002876:	e7e3      	b.n	8002840 <GetNextStep+0x58>
 8002878:	4602      	mov	r2, r0
	unsigned char ret_val = 0;
 800287a:	2000      	movs	r0, #0
 800287c:	e7cb      	b.n	8002816 <GetNextStep+0x2e>
		if(_StepNum > 15) return 0;
 800287e:	2000      	movs	r0, #0
	};
	/* ENDOF: Ã�â€¢Ã‘ï¿½Ã�Â»Ã�Â¸ Ã‘Ë†Ã�Â°Ã�Â³ Ã�Â·Ã�Â°Ã�ÂºÃ�Â¾Ã�Â½Ã‘â€¡Ã�Â¸Ã�Â»Ã‘ï¿½Ã‘ï¿½ - Ã�Â¿Ã�ÂµÃ‘â‚¬Ã�ÂµÃ‘â€¦Ã�Â¾Ã�Â´Ã�Â¸Ã�Â¼ Ã�Â½Ã�Â° Ã‘ï¿½Ã�Â»Ã�ÂµÃ�Â´Ã‘Æ’Ã‘Å½Ã‘â€°Ã�Â¸Ã�Â¹ */

    //printf("GetNextStepReturnValue: %i \n", ret_val);
    return ret_val;
};
 8002880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			ret_val = 0;
 8002882:	4610      	mov	r0, r2
 8002884:	e7fc      	b.n	8002880 <GetNextStep+0x98>
 8002886:	bf00      	nop
 8002888:	200008a4 	.word	0x200008a4

0800288c <EXTI9_5_IRQHandler>:
{
 800288c:	b530      	push	{r4, r5, lr}
 800288e:	b083      	sub	sp, #12
	if (EXTI->PR & (1<<8)) {	 
 8002890:	4ba6      	ldr	r3, [pc, #664]	; (8002b2c <EXTI9_5_IRQHandler+0x2a0>)
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002898:	f040 80a8 	bne.w	80029ec <EXTI9_5_IRQHandler+0x160>
	 if (EXTI->PR & (1<<6)) {
 800289c:	4ba3      	ldr	r3, [pc, #652]	; (8002b2c <EXTI9_5_IRQHandler+0x2a0>)
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80028a4:	d022      	beq.n	80028ec <EXTI9_5_IRQHandler+0x60>
		 if((gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z && gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z) && (gSequencerMode_2 != SEQUENCER_MODE_WAIT) && (gSequencerMode_2 != SEQUENCER_MODE_RUN))
 80028a6:	4ba2      	ldr	r3, [pc, #648]	; (8002b30 <EXTI9_5_IRQHandler+0x2a4>)
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b05      	cmp	r3, #5
 80028ae:	d00e      	beq.n	80028ce <EXTI9_5_IRQHandler+0x42>
 80028b0:	4b9f      	ldr	r3, [pc, #636]	; (8002b30 <EXTI9_5_IRQHandler+0x2a4>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	d009      	beq.n	80028ce <EXTI9_5_IRQHandler+0x42>
 80028ba:	4b9d      	ldr	r3, [pc, #628]	; (8002b30 <EXTI9_5_IRQHandler+0x2a4>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d004      	beq.n	80028ce <EXTI9_5_IRQHandler+0x42>
 80028c4:	4b9a      	ldr	r3, [pc, #616]	; (8002b30 <EXTI9_5_IRQHandler+0x2a4>)
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f040 814d 	bne.w	8002b68 <EXTI9_5_IRQHandler+0x2dc>
		if(gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z)
 80028ce:	4b98      	ldr	r3, [pc, #608]	; (8002b30 <EXTI9_5_IRQHandler+0x2a4>)
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	f000 817a 	beq.w	8002bce <EXTI9_5_IRQHandler+0x342>
		if(gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z)
 80028da:	4b95      	ldr	r3, [pc, #596]	; (8002b30 <EXTI9_5_IRQHandler+0x2a4>)
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2b05      	cmp	r3, #5
 80028e2:	f000 81a9 	beq.w	8002c38 <EXTI9_5_IRQHandler+0x3ac>
		EXTI_ClearITPendingBit(EXTI_Line6);
 80028e6:	2040      	movs	r0, #64	; 0x40
 80028e8:	f7fe fb98 	bl	800101c <EXTI_ClearITPendingBit>
	 	if (EXTI->PR & (1<<5)) {
 80028ec:	4b8f      	ldr	r3, [pc, #572]	; (8002b2c <EXTI9_5_IRQHandler+0x2a0>)
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	f013 0f20 	tst.w	r3, #32
 80028f4:	d036      	beq.n	8002964 <EXTI9_5_IRQHandler+0xd8>
			gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1);
 80028f6:	4b8f      	ldr	r3, [pc, #572]	; (8002b34 <EXTI9_5_IRQHandler+0x2a8>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	3b01      	subs	r3, #1
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	4a8e      	ldr	r2, [pc, #568]	; (8002b38 <EXTI9_5_IRQHandler+0x2ac>)
 8002900:	7013      	strb	r3, [r2, #0]
			if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 8002902:	4b8e      	ldr	r3, [pc, #568]	; (8002b3c <EXTI9_5_IRQHandler+0x2b0>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	b943      	cbnz	r3, 800291a <EXTI9_5_IRQHandler+0x8e>
				DisplayUpdateFlags.b.MainDisplay = 1;
 8002908:	4b8d      	ldr	r3, [pc, #564]	; (8002b40 <EXTI9_5_IRQHandler+0x2b4>)
 800290a:	781a      	ldrb	r2, [r3, #0]
 800290c:	f042 0201 	orr.w	r2, r2, #1
 8002910:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8002912:	781a      	ldrb	r2, [r3, #0]
 8002914:	f042 0202 	orr.w	r2, r2, #2
 8002918:	701a      	strb	r2, [r3, #0]
				PULSE_LED_I_ALL_ON;
 800291a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800291e:	4889      	ldr	r0, [pc, #548]	; (8002b44 <EXTI9_5_IRQHandler+0x2b8>)
 8002920:	f7fe fbd9 	bl	80010d6 <GPIO_ResetBits>
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8002924:	4b84      	ldr	r3, [pc, #528]	; (8002b38 <EXTI9_5_IRQHandler+0x2ac>)
 8002926:	781a      	ldrb	r2, [r3, #0]
 8002928:	4b87      	ldr	r3, [pc, #540]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 800292a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002934:	f040 8183 	bne.w	8002c3e <EXTI9_5_IRQHandler+0x3b2>
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8002938:	4b7f      	ldr	r3, [pc, #508]	; (8002b38 <EXTI9_5_IRQHandler+0x2ac>)
 800293a:	781a      	ldrb	r2, [r3, #0]
 800293c:	4b82      	ldr	r3, [pc, #520]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 800293e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002948:	f040 817f 	bne.w	8002c4a <EXTI9_5_IRQHandler+0x3be>
				TIM_Cmd(TIM14, ENABLE);
 800294c:	4c7f      	ldr	r4, [pc, #508]	; (8002b4c <EXTI9_5_IRQHandler+0x2c0>)
 800294e:	2101      	movs	r1, #1
 8002950:	4620      	mov	r0, r4
 8002952:	f7fe fda7 	bl	80014a4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 8002956:	2100      	movs	r1, #0
 8002958:	4620      	mov	r0, r4
 800295a:	f7fe fd94 	bl	8001486 <TIM_SetCounter>
		EXTI_ClearITPendingBit(EXTI_Line5);
 800295e:	2020      	movs	r0, #32
 8002960:	f7fe fb5c 	bl	800101c <EXTI_ClearITPendingBit>
	 	if (EXTI->PR & (1<<7)) {
 8002964:	4b71      	ldr	r3, [pc, #452]	; (8002b2c <EXTI9_5_IRQHandler+0x2a0>)
 8002966:	695b      	ldr	r3, [r3, #20]
 8002968:	f013 0f80 	tst.w	r3, #128	; 0x80
 800296c:	d033      	beq.n	80029d6 <EXTI9_5_IRQHandler+0x14a>
		gSequenceStepNumber_2 = (unsigned int) (pots_step[1]-1);
 800296e:	4b71      	ldr	r3, [pc, #452]	; (8002b34 <EXTI9_5_IRQHandler+0x2a8>)
 8002970:	785b      	ldrb	r3, [r3, #1]
 8002972:	3b01      	subs	r3, #1
 8002974:	b2db      	uxtb	r3, r3
 8002976:	4a76      	ldr	r2, [pc, #472]	; (8002b50 <EXTI9_5_IRQHandler+0x2c4>)
 8002978:	7013      	strb	r3, [r2, #0]
		if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 800297a:	4b70      	ldr	r3, [pc, #448]	; (8002b3c <EXTI9_5_IRQHandler+0x2b0>)
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b01      	cmp	r3, #1
 8002982:	f000 8168 	beq.w	8002c56 <EXTI9_5_IRQHandler+0x3ca>
				PULSE_LED_II_ALL_ON;
 8002986:	2104      	movs	r1, #4
 8002988:	4872      	ldr	r0, [pc, #456]	; (8002b54 <EXTI9_5_IRQHandler+0x2c8>)
 800298a:	f7fe fba4 	bl	80010d6 <GPIO_ResetBits>
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 800298e:	4b70      	ldr	r3, [pc, #448]	; (8002b50 <EXTI9_5_IRQHandler+0x2c4>)
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	f103 0220 	add.w	r2, r3, #32
 8002996:	4b6c      	ldr	r3, [pc, #432]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 8002998:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80029a2:	f040 8162 	bne.w	8002c6a <EXTI9_5_IRQHandler+0x3de>
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 80029a6:	4b6a      	ldr	r3, [pc, #424]	; (8002b50 <EXTI9_5_IRQHandler+0x2c4>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	f103 0220 	add.w	r2, r3, #32
 80029ae:	4b66      	ldr	r3, [pc, #408]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 80029b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80029ba:	f040 815b 	bne.w	8002c74 <EXTI9_5_IRQHandler+0x3e8>
				TIM_Cmd(TIM8, ENABLE);
 80029be:	4c66      	ldr	r4, [pc, #408]	; (8002b58 <EXTI9_5_IRQHandler+0x2cc>)
 80029c0:	2101      	movs	r1, #1
 80029c2:	4620      	mov	r0, r4
 80029c4:	f7fe fd6e 	bl	80014a4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 80029c8:	2100      	movs	r1, #0
 80029ca:	4620      	mov	r0, r4
 80029cc:	f7fe fd5b 	bl	8001486 <TIM_SetCounter>
		EXTI_ClearITPendingBit(EXTI_Line7);
 80029d0:	2080      	movs	r0, #128	; 0x80
 80029d2:	f7fe fb23 	bl	800101c <EXTI_ClearITPendingBit>
	DisplayUpdateFlags.b.MainDisplay = 1;
 80029d6:	4b5a      	ldr	r3, [pc, #360]	; (8002b40 <EXTI9_5_IRQHandler+0x2b4>)
 80029d8:	781a      	ldrb	r2, [r3, #0]
 80029da:	f042 0201 	orr.w	r2, r2, #1
 80029de:	701a      	strb	r2, [r3, #0]
	DisplayUpdateFlags.b.StepsDisplay = 1;	 
 80029e0:	781a      	ldrb	r2, [r3, #0]
 80029e2:	f042 0202 	orr.w	r2, r2, #2
 80029e6:	701a      	strb	r2, [r3, #0]
};
 80029e8:	b003      	add	sp, #12
 80029ea:	bd30      	pop	{r4, r5, pc}
		gPrevSequencerMode_1 = gSequencerMode_1;
 80029ec:	4c5b      	ldr	r4, [pc, #364]	; (8002b5c <EXTI9_5_IRQHandler+0x2d0>)
 80029ee:	7823      	ldrb	r3, [r4, #0]
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	485b      	ldr	r0, [pc, #364]	; (8002b60 <EXTI9_5_IRQHandler+0x2d4>)
 80029f4:	7003      	strb	r3, [r0, #0]
		PulseStatus;
 80029f6:	4950      	ldr	r1, [pc, #320]	; (8002b38 <EXTI9_5_IRQHandler+0x2ac>)
 80029f8:	780a      	ldrb	r2, [r1, #0]
 80029fa:	7823      	ldrb	r3, [r4, #0]
 80029fc:	7800      	ldrb	r0, [r0, #0]
 80029fe:	780d      	ldrb	r5, [r1, #0]
 8002a00:	4951      	ldr	r1, [pc, #324]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 8002a02:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8002a06:	6849      	ldr	r1, [r1, #4]
 8002a08:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8002a0c:	9101      	str	r1, [sp, #4]
 8002a0e:	9000      	str	r0, [sp, #0]
 8002a10:	f240 2151 	movw	r1, #593	; 0x251
 8002a14:	4853      	ldr	r0, [pc, #332]	; (8002b64 <EXTI9_5_IRQHandler+0x2d8>)
 8002a16:	f003 fcec 	bl	80063f2 <iprintf>
		if((gSequencerMode_1 != SEQUENCER_MODE_STAY_HI_Z && gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z) && (gSequencerMode_1 != SEQUENCER_MODE_WAIT) && (gSequencerMode_1 != SEQUENCER_MODE_RUN))
 8002a1a:	7823      	ldrb	r3, [r4, #0]
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b05      	cmp	r3, #5
 8002a20:	d009      	beq.n	8002a36 <EXTI9_5_IRQHandler+0x1aa>
 8002a22:	7823      	ldrb	r3, [r4, #0]
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d005      	beq.n	8002a36 <EXTI9_5_IRQHandler+0x1aa>
 8002a2a:	7823      	ldrb	r3, [r4, #0]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d001      	beq.n	8002a36 <EXTI9_5_IRQHandler+0x1aa>
 8002a32:	7823      	ldrb	r3, [r4, #0]
 8002a34:	b973      	cbnz	r3, 8002a54 <EXTI9_5_IRQHandler+0x1c8>
		if(gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z)
 8002a36:	4b49      	ldr	r3, [pc, #292]	; (8002b5c <EXTI9_5_IRQHandler+0x2d0>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d03c      	beq.n	8002aba <EXTI9_5_IRQHandler+0x22e>
			if (gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z)
 8002a40:	4b46      	ldr	r3, [pc, #280]	; (8002b5c <EXTI9_5_IRQHandler+0x2d0>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b05      	cmp	r3, #5
 8002a48:	d06d      	beq.n	8002b26 <EXTI9_5_IRQHandler+0x29a>
		EXTI_ClearITPendingBit(EXTI_Line8);
 8002a4a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002a4e:	f7fe fae5 	bl	800101c <EXTI_ClearITPendingBit>
 8002a52:	e723      	b.n	800289c <EXTI9_5_IRQHandler+0x10>
			gSequencerMode_1 = SEQUENCER_MODE_RUN;
 8002a54:	2000      	movs	r0, #0
 8002a56:	7020      	strb	r0, [r4, #0]
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8002a58:	4c37      	ldr	r4, [pc, #220]	; (8002b38 <EXTI9_5_IRQHandler+0x2ac>)
 8002a5a:	7821      	ldrb	r1, [r4, #0]
 8002a5c:	f7ff fec4 	bl	80027e8 <GetNextStep>
 8002a60:	7020      	strb	r0, [r4, #0]
			PULSE_LED_I_ALL_ON;
 8002a62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a66:	4837      	ldr	r0, [pc, #220]	; (8002b44 <EXTI9_5_IRQHandler+0x2b8>)
 8002a68:	f7fe fb35 	bl	80010d6 <GPIO_ResetBits>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8002a6c:	7822      	ldrb	r2, [r4, #0]
 8002a6e:	4b36      	ldr	r3, [pc, #216]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 8002a70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002a7a:	d112      	bne.n	8002aa2 <EXTI9_5_IRQHandler+0x216>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8002a7c:	4b2e      	ldr	r3, [pc, #184]	; (8002b38 <EXTI9_5_IRQHandler+0x2ac>)
 8002a7e:	781a      	ldrb	r2, [r3, #0]
 8002a80:	4b31      	ldr	r3, [pc, #196]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 8002a82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002a8c:	d10f      	bne.n	8002aae <EXTI9_5_IRQHandler+0x222>
						TIM_Cmd(TIM14, ENABLE);
 8002a8e:	4c2f      	ldr	r4, [pc, #188]	; (8002b4c <EXTI9_5_IRQHandler+0x2c0>)
 8002a90:	2101      	movs	r1, #1
 8002a92:	4620      	mov	r0, r4
 8002a94:	f7fe fd06 	bl	80014a4 <TIM_Cmd>
						TIM_SetCounter(TIM14, 0x00);
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4620      	mov	r0, r4
 8002a9c:	f7fe fcf3 	bl	8001486 <TIM_SetCounter>
 8002aa0:	e7c9      	b.n	8002a36 <EXTI9_5_IRQHandler+0x1aa>
							PULSE_LED_I_1_ON;
 8002aa2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002aa6:	4827      	ldr	r0, [pc, #156]	; (8002b44 <EXTI9_5_IRQHandler+0x2b8>)
 8002aa8:	f7fe fb15 	bl	80010d6 <GPIO_ResetBits>
 8002aac:	e7e6      	b.n	8002a7c <EXTI9_5_IRQHandler+0x1f0>
							PULSE_LED_I_2_ON;
 8002aae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ab2:	4824      	ldr	r0, [pc, #144]	; (8002b44 <EXTI9_5_IRQHandler+0x2b8>)
 8002ab4:	f7fe fb0f 	bl	80010d6 <GPIO_ResetBits>
 8002ab8:	e7e9      	b.n	8002a8e <EXTI9_5_IRQHandler+0x202>
			InitStart_1_SignalTimer();
 8002aba:	f7ff fb2f 	bl	800211c <InitStart_1_SignalTimer>
			gSequencerMode_1 = SEQUENCER_MODE_RUN;
 8002abe:	2000      	movs	r0, #0
 8002ac0:	4b26      	ldr	r3, [pc, #152]	; (8002b5c <EXTI9_5_IRQHandler+0x2d0>)
 8002ac2:	7018      	strb	r0, [r3, #0]
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8002ac4:	4c1c      	ldr	r4, [pc, #112]	; (8002b38 <EXTI9_5_IRQHandler+0x2ac>)
 8002ac6:	7821      	ldrb	r1, [r4, #0]
 8002ac8:	f7ff fe8e 	bl	80027e8 <GetNextStep>
 8002acc:	7020      	strb	r0, [r4, #0]
			PULSE_LED_I_ALL_ON;
 8002ace:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ad2:	481c      	ldr	r0, [pc, #112]	; (8002b44 <EXTI9_5_IRQHandler+0x2b8>)
 8002ad4:	f7fe faff 	bl	80010d6 <GPIO_ResetBits>
			if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8002ad8:	7822      	ldrb	r2, [r4, #0]
 8002ada:	4b1b      	ldr	r3, [pc, #108]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 8002adc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002ae6:	d112      	bne.n	8002b0e <EXTI9_5_IRQHandler+0x282>
			if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8002ae8:	4b13      	ldr	r3, [pc, #76]	; (8002b38 <EXTI9_5_IRQHandler+0x2ac>)
 8002aea:	781a      	ldrb	r2, [r3, #0]
 8002aec:	4b16      	ldr	r3, [pc, #88]	; (8002b48 <EXTI9_5_IRQHandler+0x2bc>)
 8002aee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002af8:	d10f      	bne.n	8002b1a <EXTI9_5_IRQHandler+0x28e>
			TIM_Cmd(TIM14, ENABLE);
 8002afa:	4c14      	ldr	r4, [pc, #80]	; (8002b4c <EXTI9_5_IRQHandler+0x2c0>)
 8002afc:	2101      	movs	r1, #1
 8002afe:	4620      	mov	r0, r4
 8002b00:	f7fe fcd0 	bl	80014a4 <TIM_Cmd>
			TIM_SetCounter(TIM14, 0x00);
 8002b04:	2100      	movs	r1, #0
 8002b06:	4620      	mov	r0, r4
 8002b08:	f7fe fcbd 	bl	8001486 <TIM_SetCounter>
 8002b0c:	e798      	b.n	8002a40 <EXTI9_5_IRQHandler+0x1b4>
				PULSE_LED_I_1_ON;
 8002b0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b12:	480c      	ldr	r0, [pc, #48]	; (8002b44 <EXTI9_5_IRQHandler+0x2b8>)
 8002b14:	f7fe fadf 	bl	80010d6 <GPIO_ResetBits>
 8002b18:	e7e6      	b.n	8002ae8 <EXTI9_5_IRQHandler+0x25c>
				PULSE_LED_I_2_ON;
 8002b1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b1e:	4809      	ldr	r0, [pc, #36]	; (8002b44 <EXTI9_5_IRQHandler+0x2b8>)
 8002b20:	f7fe fad9 	bl	80010d6 <GPIO_ResetBits>
 8002b24:	e7e9      	b.n	8002afa <EXTI9_5_IRQHandler+0x26e>
				InitStart_1_SignalTimer();
 8002b26:	f7ff faf9 	bl	800211c <InitStart_1_SignalTimer>
 8002b2a:	e78e      	b.n	8002a4a <EXTI9_5_IRQHandler+0x1be>
 8002b2c:	40013c00 	.word	0x40013c00
 8002b30:	200002c2 	.word	0x200002c2
 8002b34:	20000274 	.word	0x20000274
 8002b38:	200002bf 	.word	0x200002bf
 8002b3c:	200002b0 	.word	0x200002b0
 8002b40:	200002f0 	.word	0x200002f0
 8002b44:	40020400 	.word	0x40020400
 8002b48:	200008a4 	.word	0x200008a4
 8002b4c:	40002000 	.word	0x40002000
 8002b50:	200002c0 	.word	0x200002c0
 8002b54:	40020000 	.word	0x40020000
 8002b58:	40010400 	.word	0x40010400
 8002b5c:	200002c1 	.word	0x200002c1
 8002b60:	200002bd 	.word	0x200002bd
 8002b64:	08006498 	.word	0x08006498
			gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8002b68:	4b45      	ldr	r3, [pc, #276]	; (8002c80 <EXTI9_5_IRQHandler+0x3f4>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
			gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8002b6e:	4c45      	ldr	r4, [pc, #276]	; (8002c84 <EXTI9_5_IRQHandler+0x3f8>)
 8002b70:	7821      	ldrb	r1, [r4, #0]
 8002b72:	2001      	movs	r0, #1
 8002b74:	f7ff fe38 	bl	80027e8 <GetNextStep>
 8002b78:	7020      	strb	r0, [r4, #0]
			PULSE_LED_II_ALL_ON;
 8002b7a:	2104      	movs	r1, #4
 8002b7c:	4842      	ldr	r0, [pc, #264]	; (8002c88 <EXTI9_5_IRQHandler+0x3fc>)
 8002b7e:	f7fe faaa 	bl	80010d6 <GPIO_ResetBits>
									if (Steps[0][gSequenceStepNumber_2].b.OutputPulse1) {
 8002b82:	7822      	ldrb	r2, [r4, #0]
 8002b84:	4b41      	ldr	r3, [pc, #260]	; (8002c8c <EXTI9_5_IRQHandler+0x400>)
 8002b86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002b90:	d112      	bne.n	8002bb8 <EXTI9_5_IRQHandler+0x32c>
									if (Steps[0][gSequenceStepNumber_2].b.OutputPulse2) {
 8002b92:	4b3c      	ldr	r3, [pc, #240]	; (8002c84 <EXTI9_5_IRQHandler+0x3f8>)
 8002b94:	781a      	ldrb	r2, [r3, #0]
 8002b96:	4b3d      	ldr	r3, [pc, #244]	; (8002c8c <EXTI9_5_IRQHandler+0x400>)
 8002b98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002ba2:	d10e      	bne.n	8002bc2 <EXTI9_5_IRQHandler+0x336>
									TIM_Cmd(TIM8, ENABLE);
 8002ba4:	4c3a      	ldr	r4, [pc, #232]	; (8002c90 <EXTI9_5_IRQHandler+0x404>)
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	4620      	mov	r0, r4
 8002baa:	f7fe fc7b 	bl	80014a4 <TIM_Cmd>
									TIM_SetCounter(TIM8, 0x00);
 8002bae:	2100      	movs	r1, #0
 8002bb0:	4620      	mov	r0, r4
 8002bb2:	f7fe fc68 	bl	8001486 <TIM_SetCounter>
 8002bb6:	e68a      	b.n	80028ce <EXTI9_5_IRQHandler+0x42>
										PULSE_LED_II_1_ON;
 8002bb8:	2108      	movs	r1, #8
 8002bba:	4833      	ldr	r0, [pc, #204]	; (8002c88 <EXTI9_5_IRQHandler+0x3fc>)
 8002bbc:	f7fe fa8b 	bl	80010d6 <GPIO_ResetBits>
 8002bc0:	e7e7      	b.n	8002b92 <EXTI9_5_IRQHandler+0x306>
										PULSE_LED_II_2_ON;
 8002bc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bc6:	4830      	ldr	r0, [pc, #192]	; (8002c88 <EXTI9_5_IRQHandler+0x3fc>)
 8002bc8:	f7fe fa85 	bl	80010d6 <GPIO_ResetBits>
 8002bcc:	e7ea      	b.n	8002ba4 <EXTI9_5_IRQHandler+0x318>
			InitStart_2_SignalTimer();
 8002bce:	f7ff fac1 	bl	8002154 <InitStart_2_SignalTimer>
						gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8002bd2:	4b2b      	ldr	r3, [pc, #172]	; (8002c80 <EXTI9_5_IRQHandler+0x3f4>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	701a      	strb	r2, [r3, #0]
						gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8002bd8:	4c2a      	ldr	r4, [pc, #168]	; (8002c84 <EXTI9_5_IRQHandler+0x3f8>)
 8002bda:	7821      	ldrb	r1, [r4, #0]
 8002bdc:	2001      	movs	r0, #1
 8002bde:	f7ff fe03 	bl	80027e8 <GetNextStep>
 8002be2:	7020      	strb	r0, [r4, #0]
						PULSE_LED_II_ALL_ON;
 8002be4:	2104      	movs	r1, #4
 8002be6:	4828      	ldr	r0, [pc, #160]	; (8002c88 <EXTI9_5_IRQHandler+0x3fc>)
 8002be8:	f7fe fa75 	bl	80010d6 <GPIO_ResetBits>
						if (Steps[0][gSequenceStepNumber_2].b.OutputPulse1) {
 8002bec:	7822      	ldrb	r2, [r4, #0]
 8002bee:	4b27      	ldr	r3, [pc, #156]	; (8002c8c <EXTI9_5_IRQHandler+0x400>)
 8002bf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002bfa:	d112      	bne.n	8002c22 <EXTI9_5_IRQHandler+0x396>
						if (Steps[0][gSequenceStepNumber_2].b.OutputPulse2) {
 8002bfc:	4b21      	ldr	r3, [pc, #132]	; (8002c84 <EXTI9_5_IRQHandler+0x3f8>)
 8002bfe:	781a      	ldrb	r2, [r3, #0]
 8002c00:	4b22      	ldr	r3, [pc, #136]	; (8002c8c <EXTI9_5_IRQHandler+0x400>)
 8002c02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002c0c:	d10e      	bne.n	8002c2c <EXTI9_5_IRQHandler+0x3a0>
						TIM_Cmd(TIM8, ENABLE);
 8002c0e:	4c20      	ldr	r4, [pc, #128]	; (8002c90 <EXTI9_5_IRQHandler+0x404>)
 8002c10:	2101      	movs	r1, #1
 8002c12:	4620      	mov	r0, r4
 8002c14:	f7fe fc46 	bl	80014a4 <TIM_Cmd>
						TIM_SetCounter(TIM8, 0x00);
 8002c18:	2100      	movs	r1, #0
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	f7fe fc33 	bl	8001486 <TIM_SetCounter>
 8002c20:	e65b      	b.n	80028da <EXTI9_5_IRQHandler+0x4e>
							PULSE_LED_II_1_ON;
 8002c22:	2108      	movs	r1, #8
 8002c24:	4818      	ldr	r0, [pc, #96]	; (8002c88 <EXTI9_5_IRQHandler+0x3fc>)
 8002c26:	f7fe fa56 	bl	80010d6 <GPIO_ResetBits>
 8002c2a:	e7e7      	b.n	8002bfc <EXTI9_5_IRQHandler+0x370>
							PULSE_LED_II_2_ON;
 8002c2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c30:	4815      	ldr	r0, [pc, #84]	; (8002c88 <EXTI9_5_IRQHandler+0x3fc>)
 8002c32:	f7fe fa50 	bl	80010d6 <GPIO_ResetBits>
 8002c36:	e7ea      	b.n	8002c0e <EXTI9_5_IRQHandler+0x382>
							InitStart_1_SignalTimer();
 8002c38:	f7ff fa70 	bl	800211c <InitStart_1_SignalTimer>
 8002c3c:	e653      	b.n	80028e6 <EXTI9_5_IRQHandler+0x5a>
					PULSE_LED_I_1_ON;
 8002c3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c42:	4814      	ldr	r0, [pc, #80]	; (8002c94 <EXTI9_5_IRQHandler+0x408>)
 8002c44:	f7fe fa47 	bl	80010d6 <GPIO_ResetBits>
 8002c48:	e676      	b.n	8002938 <EXTI9_5_IRQHandler+0xac>
					PULSE_LED_I_2_ON;
 8002c4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c4e:	4811      	ldr	r0, [pc, #68]	; (8002c94 <EXTI9_5_IRQHandler+0x408>)
 8002c50:	f7fe fa41 	bl	80010d6 <GPIO_ResetBits>
 8002c54:	e67a      	b.n	800294c <EXTI9_5_IRQHandler+0xc0>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8002c56:	4b10      	ldr	r3, [pc, #64]	; (8002c98 <EXTI9_5_IRQHandler+0x40c>)
 8002c58:	781a      	ldrb	r2, [r3, #0]
 8002c5a:	f042 0201 	orr.w	r2, r2, #1
 8002c5e:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8002c60:	781a      	ldrb	r2, [r3, #0]
 8002c62:	f042 0202 	orr.w	r2, r2, #2
 8002c66:	701a      	strb	r2, [r3, #0]
 8002c68:	e68d      	b.n	8002986 <EXTI9_5_IRQHandler+0xfa>
					PULSE_LED_II_1_ON;
 8002c6a:	2108      	movs	r1, #8
 8002c6c:	4806      	ldr	r0, [pc, #24]	; (8002c88 <EXTI9_5_IRQHandler+0x3fc>)
 8002c6e:	f7fe fa32 	bl	80010d6 <GPIO_ResetBits>
 8002c72:	e698      	b.n	80029a6 <EXTI9_5_IRQHandler+0x11a>
					PULSE_LED_II_2_ON;
 8002c74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c78:	4803      	ldr	r0, [pc, #12]	; (8002c88 <EXTI9_5_IRQHandler+0x3fc>)
 8002c7a:	f7fe fa2c 	bl	80010d6 <GPIO_ResetBits>
 8002c7e:	e69e      	b.n	80029be <EXTI9_5_IRQHandler+0x132>
 8002c80:	200002c2 	.word	0x200002c2
 8002c84:	200002c0 	.word	0x200002c0
 8002c88:	40020000 	.word	0x40020000
 8002c8c:	200008a4 	.word	0x200008a4
 8002c90:	40010400 	.word	0x40010400
 8002c94:	40020400 	.word	0x40020400
 8002c98:	200002f0 	.word	0x200002f0
 8002c9c:	00000000 	.word	0x00000000

08002ca0 <TIM4_IRQHandler>:

/*
	Timer interrupt handler for 1 section steps
*/
void TIM4_IRQHandler()
{
 8002ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float deltaVoltage;
	unsigned long CurStep;
	
	
	/* Clear interrupt flag */
	TIM4->SR = (uint16_t) ~TIM_IT_Update;
 8002ca2:	4e77      	ldr	r6, [pc, #476]	; (8002e80 <TIM4_IRQHandler+0x1e0>)
 8002ca4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002ca8:	8233      	strh	r3, [r6, #16]

	/* Calculate next step duration */		
	StepWidth_1 = GetStepWidth(0, gSequenceStepNumber_1);
 8002caa:	4d76      	ldr	r5, [pc, #472]	; (8002e84 <TIM4_IRQHandler+0x1e4>)
 8002cac:	7829      	ldrb	r1, [r5, #0]
 8002cae:	2000      	movs	r0, #0
 8002cb0:	f7ff fb7c 	bl	80023ac <GetStepWidth>
 8002cb4:	4604      	mov	r4, r0
					
					
		/* Calculate prescaler/multiplier*/

		TIM4->PSC = (uint16_t) ((((((float) AddData[ADC_TIMEMULTIPLY_Ch_1])*3.5f)/CalConstants[ADC_TIMEMULTIPLY_Ch_1])+0.5f)*STEP_TIMER_PRESCALER);
 8002cb6:	4b74      	ldr	r3, [pc, #464]	; (8002e88 <TIM4_IRQHandler+0x1e8>)
 8002cb8:	ed93 7a04 	vldr	s14, [r3, #16]
 8002cbc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002cc0:	eef0 7a0c 	vmov.f32	s15, #12	; 0x40600000  3.5
 8002cc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cc8:	4b70      	ldr	r3, [pc, #448]	; (8002e8c <TIM4_IRQHandler+0x1ec>)
 8002cca:	edd3 6a04 	vldr	s13, [r3, #16]
 8002cce:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002cd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cd6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002cda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cde:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8002e90 <TIM4_IRQHandler+0x1f0>
 8002ce2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ce6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cea:	ee17 3a90 	vmov	r3, s15
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	8533      	strh	r3, [r6, #40]	; 0x28
		

		if (Steps[0][gSequenceStepNumber_1].b.Sloped) {
 8002cf2:	782b      	ldrb	r3, [r5, #0]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	4a67      	ldr	r2, [pc, #412]	; (8002e94 <TIM4_IRQHandler+0x1f4>)
 8002cf8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002cfc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002d00:	d05c      	beq.n	8002dbc <TIM4_IRQHandler+0x11c>
			//Calculate the voltage in slope mode
			CurStep = GetStepVoltage(0, gSequenceStepNumber_1);
 8002d02:	7829      	ldrb	r1, [r5, #0]
 8002d04:	2000      	movs	r0, #0
 8002d06:	f7ff fc19 	bl	800253c <GetStepVoltage>
 8002d0a:	4605      	mov	r5, r0
			if(gSequencerMode_1 == SEQUENCER_MODE_RUN || gSequencerMode_1 == SEQUENCER_MODE_ADVANCE)
 8002d0c:	4b62      	ldr	r3, [pc, #392]	; (8002e98 <TIM4_IRQHandler+0x1f8>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	b123      	cbz	r3, 8002d1c <TIM4_IRQHandler+0x7c>
 8002d12:	4b61      	ldr	r3, [pc, #388]	; (8002e98 <TIM4_IRQHandler+0x1f8>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b06      	cmp	r3, #6
 8002d1a:	d145      	bne.n	8002da8 <TIM4_IRQHandler+0x108>
			{
				if (PreviousStep>CurStep) {
 8002d1c:	4b5f      	ldr	r3, [pc, #380]	; (8002e9c <TIM4_IRQHandler+0x1fc>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	42ab      	cmp	r3, r5
 8002d22:	d822      	bhi.n	8002d6a <TIM4_IRQHandler+0xca>
					deltaVoltage =  (float) (PreviousStep-CurStep) / StepWidth_1;
					DAC_SetChannel1Data(DAC_Align_12b_R, PreviousStep - (unsigned int) (deltaVoltage*gStepWidth_1) );
				};
				if (CurStep>PreviousStep) {
 8002d24:	4b5d      	ldr	r3, [pc, #372]	; (8002e9c <TIM4_IRQHandler+0x1fc>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	42ab      	cmp	r3, r5
 8002d2a:	d250      	bcs.n	8002dce <TIM4_IRQHandler+0x12e>
					deltaVoltage =  (float) (CurStep-PreviousStep) / StepWidth_1;
 8002d2c:	4b5b      	ldr	r3, [pc, #364]	; (8002e9c <TIM4_IRQHandler+0x1fc>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	1aad      	subs	r5, r5, r2
 8002d32:	ee07 5a90 	vmov	s15, r5
 8002d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d3a:	ee07 4a10 	vmov	s14, r4
 8002d3e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002d42:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					DAC_SetChannel1Data(DAC_Align_12b_R, PreviousStep + (unsigned int) (deltaVoltage*gStepWidth_1) );
 8002d46:	4a56      	ldr	r2, [pc, #344]	; (8002ea0 <TIM4_IRQHandler+0x200>)
 8002d48:	edd2 7a00 	vldr	s15, [r2]
 8002d4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d58:	ee17 1a90 	vmov	r1, s15
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4419      	add	r1, r3
 8002d60:	b289      	uxth	r1, r1
 8002d62:	2000      	movs	r0, #0
 8002d64:	f7fe f8e4 	bl	8000f30 <DAC_SetChannel1Data>
 8002d68:	e031      	b.n	8002dce <TIM4_IRQHandler+0x12e>
					deltaVoltage =  (float) (PreviousStep-CurStep) / StepWidth_1;
 8002d6a:	4a4c      	ldr	r2, [pc, #304]	; (8002e9c <TIM4_IRQHandler+0x1fc>)
 8002d6c:	6813      	ldr	r3, [r2, #0]
 8002d6e:	1b5b      	subs	r3, r3, r5
 8002d70:	ee07 3a90 	vmov	s15, r3
 8002d74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d78:	ee07 4a90 	vmov	s15, r4
 8002d7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d80:	eec7 6a27 	vdiv.f32	s13, s14, s15
					DAC_SetChannel1Data(DAC_Align_12b_R, PreviousStep - (unsigned int) (deltaVoltage*gStepWidth_1) );
 8002d84:	6811      	ldr	r1, [r2, #0]
 8002d86:	4b46      	ldr	r3, [pc, #280]	; (8002ea0 <TIM4_IRQHandler+0x200>)
 8002d88:	edd3 7a00 	vldr	s15, [r3]
 8002d8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d90:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d98:	ee17 3a90 	vmov	r3, s15
 8002d9c:	1ac9      	subs	r1, r1, r3
 8002d9e:	b289      	uxth	r1, r1
 8002da0:	2000      	movs	r0, #0
 8002da2:	f7fe f8c5 	bl	8000f30 <DAC_SetChannel1Data>
 8002da6:	e7bd      	b.n	8002d24 <TIM4_IRQHandler+0x84>
				};
			}			
			else 
			{
				DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
 8002da8:	4b36      	ldr	r3, [pc, #216]	; (8002e84 <TIM4_IRQHandler+0x1e4>)
 8002daa:	7819      	ldrb	r1, [r3, #0]
 8002dac:	2000      	movs	r0, #0
 8002dae:	f7ff fbc5 	bl	800253c <GetStepVoltage>
 8002db2:	b281      	uxth	r1, r0
 8002db4:	2000      	movs	r0, #0
 8002db6:	f7fe f8bb 	bl	8000f30 <DAC_SetChannel1Data>
 8002dba:	e008      	b.n	8002dce <TIM4_IRQHandler+0x12e>
			}
		} else {
			//Calculate the voltage in not slope mode
			DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
 8002dbc:	4b31      	ldr	r3, [pc, #196]	; (8002e84 <TIM4_IRQHandler+0x1e4>)
 8002dbe:	7819      	ldrb	r1, [r3, #0]
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	f7ff fbbb 	bl	800253c <GetStepVoltage>
 8002dc6:	b281      	uxth	r1, r0
 8002dc8:	2000      	movs	r0, #0
 8002dca:	f7fe f8b1 	bl	8000f30 <DAC_SetChannel1Data>
		};
		
			/*additional channels - ref and time*/
			MAX5135_DAC_send(EXT_DAC_CH_0, Steps[0][gSequenceStepNumber_1].b.TLevel >> 2);
 8002dce:	4b2d      	ldr	r3, [pc, #180]	; (8002e84 <TIM4_IRQHandler+0x1e4>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	4a2f      	ldr	r2, [pc, #188]	; (8002e94 <TIM4_IRQHandler+0x1f4>)
 8002dd6:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8002dda:	f3c1 3189 	ubfx	r1, r1, #14, #10
 8002dde:	2000      	movs	r0, #0
 8002de0:	f7fe fe5c 	bl	8001a9c <MAX5135_DAC_send>
			MAX5135_DAC_send(EXT_DAC_CH_1, 1023 - (unsigned int) (((double) 1023/ (double) StepWidth_1)*((double) gStepWidth_1)) );
 8002de4:	4620      	mov	r0, r4
 8002de6:	f7fd fb31 	bl	800044c <__aeabi_ui2d>
 8002dea:	4602      	mov	r2, r0
 8002dec:	460b      	mov	r3, r1
 8002dee:	a122      	add	r1, pc, #136	; (adr r1, 8002e78 <TIM4_IRQHandler+0x1d8>)
 8002df0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002df4:	f7fd fcce 	bl	8000794 <__aeabi_ddiv>
 8002df8:	4606      	mov	r6, r0
 8002dfa:	460f      	mov	r7, r1
 8002dfc:	4b28      	ldr	r3, [pc, #160]	; (8002ea0 <TIM4_IRQHandler+0x200>)
 8002dfe:	6818      	ldr	r0, [r3, #0]
 8002e00:	f7fd fb24 	bl	800044c <__aeabi_ui2d>
 8002e04:	4602      	mov	r2, r0
 8002e06:	460b      	mov	r3, r1
 8002e08:	4630      	mov	r0, r6
 8002e0a:	4639      	mov	r1, r7
 8002e0c:	f7fd fb98 	bl	8000540 <__aeabi_dmul>
 8002e10:	f7fd fda8 	bl	8000964 <__aeabi_d2uiz>
 8002e14:	f5c0 717f 	rsb	r1, r0, #1020	; 0x3fc
 8002e18:	3103      	adds	r1, #3
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	f7fe fe3e 	bl	8001a9c <MAX5135_DAC_send>
		
		
		/* Increment step counter */ 
		if ((gSequencerMode_1 == SEQUENCER_MODE_RUN)|| ((gSequencerMode_1 == SEQUENCER_MODE_ADVANCE)))
 8002e20:	4b1d      	ldr	r3, [pc, #116]	; (8002e98 <TIM4_IRQHandler+0x1f8>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	b123      	cbz	r3, 8002e30 <TIM4_IRQHandler+0x190>
 8002e26:	4b1c      	ldr	r3, [pc, #112]	; (8002e98 <TIM4_IRQHandler+0x1f8>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b06      	cmp	r3, #6
 8002e2e:	d103      	bne.n	8002e38 <TIM4_IRQHandler+0x198>
		{
			gStepWidth_1++;
 8002e30:	4a1b      	ldr	r2, [pc, #108]	; (8002ea0 <TIM4_IRQHandler+0x200>)
 8002e32:	6813      	ldr	r3, [r2, #0]
 8002e34:	3301      	adds	r3, #1
 8002e36:	6013      	str	r3, [r2, #0]
		};

		if ((gStepWidth_1 < StepWidth_1)) {
 8002e38:	4b19      	ldr	r3, [pc, #100]	; (8002ea0 <TIM4_IRQHandler+0x200>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	42a3      	cmp	r3, r4
 8002e3e:	d235      	bcs.n	8002eac <TIM4_IRQHandler+0x20c>
						TIM_Cmd(TIM14, ENABLE);
						TIM_SetCounter(TIM14, 0x00);
					};
		};
	
	if (gSequencerMode_1 == SEQUENCER_MODE_WAIT) {
 8002e40:	4b15      	ldr	r3, [pc, #84]	; (8002e98 <TIM4_IRQHandler+0x1f8>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	f000 8143 	beq.w	80030d2 <TIM4_IRQHandler+0x432>
			TIM_Cmd(TIM14, ENABLE);
			TIM_SetCounter(TIM14, 0x00);
		}
	};	

	if (gSequencerMode_1 == SEQUENCER_MODE_WAIT_STROBE) {
 8002e4c:	4b12      	ldr	r3, [pc, #72]	; (8002e98 <TIM4_IRQHandler+0x1f8>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b03      	cmp	r3, #3
 8002e54:	f000 8192 	beq.w	800317c <TIM4_IRQHandler+0x4dc>
			gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1); //(float) AddData[6]/(float) (CalConstants[6]/15.0)
			DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
		gSequencerMode_1 = gPrevSequencerMode_1;
	}
		
	if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 8002e58:	4b12      	ldr	r3, [pc, #72]	; (8002ea4 <TIM4_IRQHandler+0x204>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	b943      	cbnz	r3, 8002e70 <TIM4_IRQHandler+0x1d0>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8002e5e:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <TIM4_IRQHandler+0x208>)
 8002e60:	781a      	ldrb	r2, [r3, #0]
 8002e62:	f042 0201 	orr.w	r2, r2, #1
 8002e66:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8002e68:	781a      	ldrb	r2, [r3, #0]
 8002e6a:	f042 0202 	orr.w	r2, r2, #2
 8002e6e:	701a      	strb	r2, [r3, #0]
	};		
	
		return;
};
 8002e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e72:	bf00      	nop
 8002e74:	f3af 8000 	nop.w
 8002e78:	00000000 	.word	0x00000000
 8002e7c:	408ff800 	.word	0x408ff800
 8002e80:	40000800 	.word	0x40000800
 8002e84:	200002bf 	.word	0x200002bf
 8002e88:	200007f8 	.word	0x200007f8
 8002e8c:	20000250 	.word	0x20000250
 8002e90:	46241000 	.word	0x46241000
 8002e94:	200008a4 	.word	0x200008a4
 8002e98:	200002c1 	.word	0x200002c1
 8002e9c:	200002a0 	.word	0x200002a0
 8002ea0:	200002c4 	.word	0x200002c4
 8002ea4:	200002b0 	.word	0x200002b0
 8002ea8:	200002f0 	.word	0x200002f0
			PreviousStep = GetStepVoltage(0, gSequenceStepNumber_1);
 8002eac:	4baa      	ldr	r3, [pc, #680]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002eae:	7819      	ldrb	r1, [r3, #0]
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	f7ff fb43 	bl	800253c <GetStepVoltage>
 8002eb6:	4ba9      	ldr	r3, [pc, #676]	; (800315c <TIM4_IRQHandler+0x4bc>)
 8002eb8:	6018      	str	r0, [r3, #0]
			if ( (gSequencerMode_1 == SEQUENCER_MODE_ADVANCE)   ) { 
 8002eba:	4ba9      	ldr	r3, [pc, #676]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b06      	cmp	r3, #6
 8002ec2:	d074      	beq.n	8002fae <TIM4_IRQHandler+0x30e>
			if (Steps[0][gSequenceStepNumber_1].b.OpModeSTOP) {
 8002ec4:	4ba4      	ldr	r3, [pc, #656]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002ec6:	781a      	ldrb	r2, [r3, #0]
 8002ec8:	4ba6      	ldr	r3, [pc, #664]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8002eca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f013 0f02 	tst.w	r3, #2
 8002ed4:	d006      	beq.n	8002ee4 <TIM4_IRQHandler+0x244>
				gPrevSequencerMode_1 = gSequencerMode_1;
 8002ed6:	4aa2      	ldr	r2, [pc, #648]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002ed8:	7813      	ldrb	r3, [r2, #0]
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	49a2      	ldr	r1, [pc, #648]	; (8003168 <TIM4_IRQHandler+0x4c8>)
 8002ede:	700b      	strb	r3, [r1, #0]
				gSequencerMode_1 = SEQUENCER_MODE_STOP;				
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	7013      	strb	r3, [r2, #0]
			if ((Steps[0][gSequenceStepNumber_1].b.OpModeENABLE))  {
 8002ee4:	4b9c      	ldr	r3, [pc, #624]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002ee6:	781a      	ldrb	r2, [r3, #0]
 8002ee8:	4b9e      	ldr	r3, [pc, #632]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8002eea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f013 0f08 	tst.w	r3, #8
 8002ef4:	d15f      	bne.n	8002fb6 <TIM4_IRQHandler+0x316>
			if ( (Steps[0][gSequenceStepNumber_1].b.OpModeSUSTAIN)) {
 8002ef6:	4b98      	ldr	r3, [pc, #608]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002ef8:	781a      	ldrb	r2, [r3, #0]
 8002efa:	4b9a      	ldr	r3, [pc, #616]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8002efc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f013 0f04 	tst.w	r3, #4
 8002f06:	d16a      	bne.n	8002fde <TIM4_IRQHandler+0x33e>
			if ( (!(Steps[0][gSequenceStepNumber_1].b.OpModeSTOP)) &&
 8002f08:	4b93      	ldr	r3, [pc, #588]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002f0a:	781a      	ldrb	r2, [r3, #0]
 8002f0c:	4b95      	ldr	r3, [pc, #596]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8002f0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f013 0f02 	tst.w	r3, #2
 8002f18:	d10e      	bne.n	8002f38 <TIM4_IRQHandler+0x298>
					(!(Steps[0][gSequenceStepNumber_1].b.OpModeENABLE)) &&
 8002f1a:	4b8f      	ldr	r3, [pc, #572]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002f1c:	781a      	ldrb	r2, [r3, #0]
 8002f1e:	4b91      	ldr	r3, [pc, #580]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8002f20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f24:	685b      	ldr	r3, [r3, #4]
			if ( (!(Steps[0][gSequenceStepNumber_1].b.OpModeSTOP)) &&
 8002f26:	f013 0f08 	tst.w	r3, #8
 8002f2a:	d105      	bne.n	8002f38 <TIM4_IRQHandler+0x298>
					(!(Steps[0][gSequenceStepNumber_1].b.OpModeSUSTAIN)) ) {
 8002f2c:	4b8a      	ldr	r3, [pc, #552]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002f2e:	781a      	ldrb	r2, [r3, #0]
 8002f30:	4b8c      	ldr	r3, [pc, #560]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8002f32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f36:	685b      	ldr	r3, [r3, #4]
			gStepWidth_1 = 0;
 8002f38:	4b8c      	ldr	r3, [pc, #560]	; (800316c <TIM4_IRQHandler+0x4cc>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	601a      	str	r2, [r3, #0]
			if (gSequencerMode_1 == SEQUENCER_MODE_RUN) {
 8002f3e:	4b88      	ldr	r3, [pc, #544]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d05a      	beq.n	8002ffc <TIM4_IRQHandler+0x35c>
		if (gSequencerMode_1 == SEQUENCER_MODE_STOP) {
 8002f46:	4b86      	ldr	r3, [pc, #536]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	f000 8087 	beq.w	8003060 <TIM4_IRQHandler+0x3c0>
		if (gSequencerMode_1 == SEQUENCER_MODE_ADVANCE) {
 8002f52:	4b83      	ldr	r3, [pc, #524]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b06      	cmp	r3, #6
 8002f5a:	f47f af71 	bne.w	8002e40 <TIM4_IRQHandler+0x1a0>
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8002f5e:	4c7e      	ldr	r4, [pc, #504]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002f60:	7821      	ldrb	r1, [r4, #0]
 8002f62:	2000      	movs	r0, #0
 8002f64:	f7ff fc40 	bl	80027e8 <GetNextStep>
 8002f68:	7020      	strb	r0, [r4, #0]
						PULSE_LED_I_ALL_ON;
 8002f6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f6e:	4880      	ldr	r0, [pc, #512]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 8002f70:	f7fe f8b1 	bl	80010d6 <GPIO_ResetBits>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8002f74:	7822      	ldrb	r2, [r4, #0]
 8002f76:	4b7b      	ldr	r3, [pc, #492]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8002f78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002f82:	f040 809a 	bne.w	80030ba <TIM4_IRQHandler+0x41a>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8002f86:	4b74      	ldr	r3, [pc, #464]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002f88:	781a      	ldrb	r2, [r3, #0]
 8002f8a:	4b76      	ldr	r3, [pc, #472]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8002f8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002f96:	f040 8096 	bne.w	80030c6 <TIM4_IRQHandler+0x426>
						TIM_Cmd(TIM14, ENABLE);
 8002f9a:	4c76      	ldr	r4, [pc, #472]	; (8003174 <TIM4_IRQHandler+0x4d4>)
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	f7fe fa80 	bl	80014a4 <TIM_Cmd>
						TIM_SetCounter(TIM14, 0x00);
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	4620      	mov	r0, r4
 8002fa8:	f7fe fa6d 	bl	8001486 <TIM_SetCounter>
 8002fac:	e748      	b.n	8002e40 <TIM4_IRQHandler+0x1a0>
				gSequencerMode_1 =  SEQUENCER_MODE_STOP;
 8002fae:	4b6c      	ldr	r3, [pc, #432]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	701a      	strb	r2, [r3, #0]
 8002fb4:	e786      	b.n	8002ec4 <TIM4_IRQHandler+0x224>
				if( (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 0)) 
 8002fb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fba:	486d      	ldr	r0, [pc, #436]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 8002fbc:	f7fe f882 	bl	80010c4 <GPIO_ReadInputDataBit>
 8002fc0:	2800      	cmp	r0, #0
 8002fc2:	d198      	bne.n	8002ef6 <TIM4_IRQHandler+0x256>
				if(gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z)
 8002fc4:	4b66      	ldr	r3, [pc, #408]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b04      	cmp	r3, #4
 8002fcc:	d093      	beq.n	8002ef6 <TIM4_IRQHandler+0x256>
					gPrevSequencerMode_1 = gSequencerMode_1;
 8002fce:	4a64      	ldr	r2, [pc, #400]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002fd0:	7813      	ldrb	r3, [r2, #0]
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	4964      	ldr	r1, [pc, #400]	; (8003168 <TIM4_IRQHandler+0x4c8>)
 8002fd6:	700b      	strb	r3, [r1, #0]
					gSequencerMode_1 = SEQUENCER_MODE_WAIT_HI_Z;
 8002fd8:	2304      	movs	r3, #4
 8002fda:	7013      	strb	r3, [r2, #0]
 8002fdc:	e78b      	b.n	8002ef6 <TIM4_IRQHandler+0x256>
				if( (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 1))
 8002fde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fe2:	4863      	ldr	r0, [pc, #396]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 8002fe4:	f7fe f86e 	bl	80010c4 <GPIO_ReadInputDataBit>
 8002fe8:	2801      	cmp	r0, #1
 8002fea:	d18d      	bne.n	8002f08 <TIM4_IRQHandler+0x268>
					gPrevSequencerMode_1 = gSequencerMode_1;
 8002fec:	4a5c      	ldr	r2, [pc, #368]	; (8003160 <TIM4_IRQHandler+0x4c0>)
 8002fee:	7813      	ldrb	r3, [r2, #0]
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	495d      	ldr	r1, [pc, #372]	; (8003168 <TIM4_IRQHandler+0x4c8>)
 8002ff4:	700b      	strb	r3, [r1, #0]
					gSequencerMode_1 = SEQUENCER_MODE_STAY_HI_Z;
 8002ff6:	2305      	movs	r3, #5
 8002ff8:	7013      	strb	r3, [r2, #0]
 8002ffa:	e785      	b.n	8002f08 <TIM4_IRQHandler+0x268>
				gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8002ffc:	4c56      	ldr	r4, [pc, #344]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8002ffe:	7821      	ldrb	r1, [r4, #0]
 8003000:	4610      	mov	r0, r2
 8003002:	f7ff fbf1 	bl	80027e8 <GetNextStep>
 8003006:	7020      	strb	r0, [r4, #0]
				PULSE_LED_I_ALL_ON;
 8003008:	f44f 7100 	mov.w	r1, #512	; 0x200
 800300c:	4858      	ldr	r0, [pc, #352]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 800300e:	f7fe f862 	bl	80010d6 <GPIO_ResetBits>
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8003012:	7822      	ldrb	r2, [r4, #0]
 8003014:	4b53      	ldr	r3, [pc, #332]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8003016:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003020:	d112      	bne.n	8003048 <TIM4_IRQHandler+0x3a8>
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8003022:	4b4d      	ldr	r3, [pc, #308]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 8003024:	781a      	ldrb	r2, [r3, #0]
 8003026:	4b4f      	ldr	r3, [pc, #316]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8003028:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003032:	d10f      	bne.n	8003054 <TIM4_IRQHandler+0x3b4>
				TIM_Cmd(TIM14, ENABLE);
 8003034:	4c4f      	ldr	r4, [pc, #316]	; (8003174 <TIM4_IRQHandler+0x4d4>)
 8003036:	2101      	movs	r1, #1
 8003038:	4620      	mov	r0, r4
 800303a:	f7fe fa33 	bl	80014a4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 800303e:	2100      	movs	r1, #0
 8003040:	4620      	mov	r0, r4
 8003042:	f7fe fa20 	bl	8001486 <TIM_SetCounter>
 8003046:	e77e      	b.n	8002f46 <TIM4_IRQHandler+0x2a6>
					PULSE_LED_I_1_ON;
 8003048:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800304c:	4848      	ldr	r0, [pc, #288]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 800304e:	f7fe f842 	bl	80010d6 <GPIO_ResetBits>
 8003052:	e7e6      	b.n	8003022 <TIM4_IRQHandler+0x382>
					PULSE_LED_I_2_ON;
 8003054:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003058:	4845      	ldr	r0, [pc, #276]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 800305a:	f7fe f83c 	bl	80010d6 <GPIO_ResetBits>
 800305e:	e7e9      	b.n	8003034 <TIM4_IRQHandler+0x394>
						PULSE_LED_I_ALL_ON;
 8003060:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003064:	4842      	ldr	r0, [pc, #264]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 8003066:	f7fe f836 	bl	80010d6 <GPIO_ResetBits>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 800306a:	4b3b      	ldr	r3, [pc, #236]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 800306c:	781a      	ldrb	r2, [r3, #0]
 800306e:	4b3d      	ldr	r3, [pc, #244]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8003070:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800307a:	d112      	bne.n	80030a2 <TIM4_IRQHandler+0x402>
						if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 800307c:	4b36      	ldr	r3, [pc, #216]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 800307e:	781a      	ldrb	r2, [r3, #0]
 8003080:	4b38      	ldr	r3, [pc, #224]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8003082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800308c:	d10f      	bne.n	80030ae <TIM4_IRQHandler+0x40e>
						TIM_Cmd(TIM14, ENABLE);
 800308e:	4c39      	ldr	r4, [pc, #228]	; (8003174 <TIM4_IRQHandler+0x4d4>)
 8003090:	2101      	movs	r1, #1
 8003092:	4620      	mov	r0, r4
 8003094:	f7fe fa06 	bl	80014a4 <TIM_Cmd>
						TIM_SetCounter(TIM14, 0x00);
 8003098:	2100      	movs	r1, #0
 800309a:	4620      	mov	r0, r4
 800309c:	f7fe f9f3 	bl	8001486 <TIM_SetCounter>
 80030a0:	e757      	b.n	8002f52 <TIM4_IRQHandler+0x2b2>
							PULSE_LED_I_1_ON;
 80030a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030a6:	4832      	ldr	r0, [pc, #200]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 80030a8:	f7fe f815 	bl	80010d6 <GPIO_ResetBits>
 80030ac:	e7e6      	b.n	800307c <TIM4_IRQHandler+0x3dc>
							PULSE_LED_I_2_ON;
 80030ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030b2:	482f      	ldr	r0, [pc, #188]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 80030b4:	f7fe f80f 	bl	80010d6 <GPIO_ResetBits>
 80030b8:	e7e9      	b.n	800308e <TIM4_IRQHandler+0x3ee>
							PULSE_LED_I_1_ON;
 80030ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030be:	482c      	ldr	r0, [pc, #176]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 80030c0:	f7fe f809 	bl	80010d6 <GPIO_ResetBits>
 80030c4:	e75f      	b.n	8002f86 <TIM4_IRQHandler+0x2e6>
							PULSE_LED_I_2_ON;
 80030c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030ca:	4829      	ldr	r0, [pc, #164]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 80030cc:	f7fe f803 	bl	80010d6 <GPIO_ResetBits>
 80030d0:	e763      	b.n	8002f9a <TIM4_IRQHandler+0x2fa>
		if(gSequenceStepNumber_1 != (unsigned int) (pots_step[0]-1))
 80030d2:	4b21      	ldr	r3, [pc, #132]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 80030d4:	781a      	ldrb	r2, [r3, #0]
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	4b27      	ldr	r3, [pc, #156]	; (8003178 <TIM4_IRQHandler+0x4d8>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	3b01      	subs	r3, #1
 80030de:	429a      	cmp	r2, r3
 80030e0:	f43f aeb4 	beq.w	8002e4c <TIM4_IRQHandler+0x1ac>
			gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1); 
 80030e4:	4b24      	ldr	r3, [pc, #144]	; (8003178 <TIM4_IRQHandler+0x4d8>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	3b01      	subs	r3, #1
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	4c1a      	ldr	r4, [pc, #104]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 80030ee:	7023      	strb	r3, [r4, #0]
			DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
 80030f0:	7821      	ldrb	r1, [r4, #0]
 80030f2:	2000      	movs	r0, #0
 80030f4:	f7ff fa22 	bl	800253c <GetStepVoltage>
 80030f8:	b281      	uxth	r1, r0
 80030fa:	2000      	movs	r0, #0
 80030fc:	f7fd ff18 	bl	8000f30 <DAC_SetChannel1Data>
			PULSE_LED_I_ALL_ON;
 8003100:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003104:	481a      	ldr	r0, [pc, #104]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 8003106:	f7fd ffe6 	bl	80010d6 <GPIO_ResetBits>
			if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 800310a:	7822      	ldrb	r2, [r4, #0]
 800310c:	4b15      	ldr	r3, [pc, #84]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 800310e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003118:	d112      	bne.n	8003140 <TIM4_IRQHandler+0x4a0>
			if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 800311a:	4b0f      	ldr	r3, [pc, #60]	; (8003158 <TIM4_IRQHandler+0x4b8>)
 800311c:	781a      	ldrb	r2, [r3, #0]
 800311e:	4b11      	ldr	r3, [pc, #68]	; (8003164 <TIM4_IRQHandler+0x4c4>)
 8003120:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800312a:	d10f      	bne.n	800314c <TIM4_IRQHandler+0x4ac>
			TIM_Cmd(TIM14, ENABLE);
 800312c:	4c11      	ldr	r4, [pc, #68]	; (8003174 <TIM4_IRQHandler+0x4d4>)
 800312e:	2101      	movs	r1, #1
 8003130:	4620      	mov	r0, r4
 8003132:	f7fe f9b7 	bl	80014a4 <TIM_Cmd>
			TIM_SetCounter(TIM14, 0x00);
 8003136:	2100      	movs	r1, #0
 8003138:	4620      	mov	r0, r4
 800313a:	f7fe f9a4 	bl	8001486 <TIM_SetCounter>
 800313e:	e685      	b.n	8002e4c <TIM4_IRQHandler+0x1ac>
				PULSE_LED_I_1_ON;
 8003140:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003144:	480a      	ldr	r0, [pc, #40]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 8003146:	f7fd ffc6 	bl	80010d6 <GPIO_ResetBits>
 800314a:	e7e6      	b.n	800311a <TIM4_IRQHandler+0x47a>
				PULSE_LED_I_2_ON;
 800314c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003150:	4807      	ldr	r0, [pc, #28]	; (8003170 <TIM4_IRQHandler+0x4d0>)
 8003152:	f7fd ffc0 	bl	80010d6 <GPIO_ResetBits>
 8003156:	e7e9      	b.n	800312c <TIM4_IRQHandler+0x48c>
 8003158:	200002bf 	.word	0x200002bf
 800315c:	200002a0 	.word	0x200002a0
 8003160:	200002c1 	.word	0x200002c1
 8003164:	200008a4 	.word	0x200008a4
 8003168:	200002bd 	.word	0x200002bd
 800316c:	200002c4 	.word	0x200002c4
 8003170:	40020400 	.word	0x40020400
 8003174:	40002000 	.word	0x40002000
 8003178:	20000274 	.word	0x20000274
			gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1); //(float) AddData[6]/(float) (CalConstants[6]/15.0)
 800317c:	4b09      	ldr	r3, [pc, #36]	; (80031a4 <TIM4_IRQHandler+0x504>)
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	3b01      	subs	r3, #1
 8003182:	b2db      	uxtb	r3, r3
 8003184:	4a08      	ldr	r2, [pc, #32]	; (80031a8 <TIM4_IRQHandler+0x508>)
 8003186:	7013      	strb	r3, [r2, #0]
			DAC_SetChannel1Data(DAC_Align_12b_R, GetStepVoltage(0, gSequenceStepNumber_1));
 8003188:	7811      	ldrb	r1, [r2, #0]
 800318a:	2000      	movs	r0, #0
 800318c:	f7ff f9d6 	bl	800253c <GetStepVoltage>
 8003190:	b281      	uxth	r1, r0
 8003192:	2000      	movs	r0, #0
 8003194:	f7fd fecc 	bl	8000f30 <DAC_SetChannel1Data>
		gSequencerMode_1 = gPrevSequencerMode_1;
 8003198:	4b04      	ldr	r3, [pc, #16]	; (80031ac <TIM4_IRQHandler+0x50c>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	b2db      	uxtb	r3, r3
 800319e:	4a04      	ldr	r2, [pc, #16]	; (80031b0 <TIM4_IRQHandler+0x510>)
 80031a0:	7013      	strb	r3, [r2, #0]
 80031a2:	e659      	b.n	8002e58 <TIM4_IRQHandler+0x1b8>
 80031a4:	20000274 	.word	0x20000274
 80031a8:	200002bf 	.word	0x200002bf
 80031ac:	200002bd 	.word	0x200002bd
 80031b0:	200002c1 	.word	0x200002c1
 80031b4:	00000000 	.word	0x00000000

080031b8 <TIM5_IRQHandler>:

/*
 Timer interrupt handler for 1 section steps
*/
void TIM5_IRQHandler()
{
 80031b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	unsigned long int StepWidth_2=0;	
	float deltaVoltage;
	unsigned long CurStep;

	/* Clear interrupt flag */
	TIM5->SR = (uint16_t) ~TIM_IT_Update;
 80031bc:	4e76      	ldr	r6, [pc, #472]	; (8003398 <TIM5_IRQHandler+0x1e0>)
 80031be:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80031c2:	8233      	strh	r3, [r6, #16]
	
	/* Calculate next step duration */	
	
		/* Calculate next step duration */
		StepWidth_2 = GetStepWidth(1, gSequenceStepNumber_2);
 80031c4:	4d75      	ldr	r5, [pc, #468]	; (800339c <TIM5_IRQHandler+0x1e4>)
 80031c6:	7829      	ldrb	r1, [r5, #0]
 80031c8:	2001      	movs	r0, #1
 80031ca:	f7ff f8ef 	bl	80023ac <GetStepWidth>
 80031ce:	4604      	mov	r4, r0

		/* Calculate prescaler/multiplier*/
		TIM5->PSC = (uint16_t) (((((AddData[ADC_TIMEMULTIPLY_Ch_2])*3.5)/CalConstants[ADC_TIMEMULTIPLY_Ch_2])+0.5)*STEP_TIMER_PRESCALER);
 80031d0:	4b73      	ldr	r3, [pc, #460]	; (80033a0 <TIM5_IRQHandler+0x1e8>)
 80031d2:	6958      	ldr	r0, [r3, #20]
 80031d4:	f7fd f93a 	bl	800044c <__aeabi_ui2d>
 80031d8:	2200      	movs	r2, #0
 80031da:	4b72      	ldr	r3, [pc, #456]	; (80033a4 <TIM5_IRQHandler+0x1ec>)
 80031dc:	f7fd f9b0 	bl	8000540 <__aeabi_dmul>
 80031e0:	4680      	mov	r8, r0
 80031e2:	4689      	mov	r9, r1
 80031e4:	4b70      	ldr	r3, [pc, #448]	; (80033a8 <TIM5_IRQHandler+0x1f0>)
 80031e6:	6958      	ldr	r0, [r3, #20]
 80031e8:	f7fd f930 	bl	800044c <__aeabi_ui2d>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4640      	mov	r0, r8
 80031f2:	4649      	mov	r1, r9
 80031f4:	f7fd face 	bl	8000794 <__aeabi_ddiv>
 80031f8:	2200      	movs	r2, #0
 80031fa:	4b6c      	ldr	r3, [pc, #432]	; (80033ac <TIM5_IRQHandler+0x1f4>)
 80031fc:	f7fc ffea 	bl	80001d4 <__adddf3>
 8003200:	a361      	add	r3, pc, #388	; (adr r3, 8003388 <TIM5_IRQHandler+0x1d0>)
 8003202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003206:	f7fd f99b 	bl	8000540 <__aeabi_dmul>
 800320a:	f7fd fbab 	bl	8000964 <__aeabi_d2uiz>
 800320e:	b280      	uxth	r0, r0
 8003210:	8530      	strh	r0, [r6, #40]	; 0x28
		
		if (Steps[1][gSequenceStepNumber_2].b.Sloped) {
 8003212:	782b      	ldrb	r3, [r5, #0]
 8003214:	3320      	adds	r3, #32
 8003216:	4a66      	ldr	r2, [pc, #408]	; (80033b0 <TIM5_IRQHandler+0x1f8>)
 8003218:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800321c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003220:	d05c      	beq.n	80032dc <TIM5_IRQHandler+0x124>
			//Calculate the voltage in slope mode
			CurStep = GetStepVoltage(1, gSequenceStepNumber_2);
 8003222:	7829      	ldrb	r1, [r5, #0]
 8003224:	2001      	movs	r0, #1
 8003226:	f7ff f989 	bl	800253c <GetStepVoltage>
 800322a:	4605      	mov	r5, r0
			if(gSequencerMode_2 == SEQUENCER_MODE_RUN || gSequencerMode_2 == SEQUENCER_MODE_ADVANCE)
 800322c:	4b61      	ldr	r3, [pc, #388]	; (80033b4 <TIM5_IRQHandler+0x1fc>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	b123      	cbz	r3, 800323c <TIM5_IRQHandler+0x84>
 8003232:	4b60      	ldr	r3, [pc, #384]	; (80033b4 <TIM5_IRQHandler+0x1fc>)
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b06      	cmp	r3, #6
 800323a:	d145      	bne.n	80032c8 <TIM5_IRQHandler+0x110>
			{
				if (PreviousStep_2>CurStep) {
 800323c:	4b5e      	ldr	r3, [pc, #376]	; (80033b8 <TIM5_IRQHandler+0x200>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	42ab      	cmp	r3, r5
 8003242:	d822      	bhi.n	800328a <TIM5_IRQHandler+0xd2>
					deltaVoltage =  (float) (PreviousStep_2-CurStep) / StepWidth_2;
					DAC_SetChannel2Data(DAC_Align_12b_R, PreviousStep_2 - (unsigned int) (deltaVoltage*gStepWidth_2) );
				};
				if (CurStep>PreviousStep_2) {
 8003244:	4b5c      	ldr	r3, [pc, #368]	; (80033b8 <TIM5_IRQHandler+0x200>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	42ab      	cmp	r3, r5
 800324a:	d250      	bcs.n	80032ee <TIM5_IRQHandler+0x136>
					deltaVoltage =  (float) (CurStep-PreviousStep_2) / StepWidth_2;
 800324c:	4b5a      	ldr	r3, [pc, #360]	; (80033b8 <TIM5_IRQHandler+0x200>)
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	1aad      	subs	r5, r5, r2
 8003252:	ee07 5a90 	vmov	s15, r5
 8003256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800325a:	ee07 4a10 	vmov	s14, r4
 800325e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003262:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					DAC_SetChannel2Data(DAC_Align_12b_R, PreviousStep_2 + (unsigned int) (deltaVoltage*gStepWidth_2) );
 8003266:	4a55      	ldr	r2, [pc, #340]	; (80033bc <TIM5_IRQHandler+0x204>)
 8003268:	edd2 7a00 	vldr	s15, [r2]
 800326c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003270:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003274:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003278:	ee17 1a90 	vmov	r1, s15
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4419      	add	r1, r3
 8003280:	b289      	uxth	r1, r1
 8003282:	2000      	movs	r0, #0
 8003284:	f7fd fe64 	bl	8000f50 <DAC_SetChannel2Data>
 8003288:	e031      	b.n	80032ee <TIM5_IRQHandler+0x136>
					deltaVoltage =  (float) (PreviousStep_2-CurStep) / StepWidth_2;
 800328a:	4a4b      	ldr	r2, [pc, #300]	; (80033b8 <TIM5_IRQHandler+0x200>)
 800328c:	6813      	ldr	r3, [r2, #0]
 800328e:	1b5b      	subs	r3, r3, r5
 8003290:	ee07 3a90 	vmov	s15, r3
 8003294:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003298:	ee07 4a90 	vmov	s15, r4
 800329c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032a0:	eec7 6a27 	vdiv.f32	s13, s14, s15
					DAC_SetChannel2Data(DAC_Align_12b_R, PreviousStep_2 - (unsigned int) (deltaVoltage*gStepWidth_2) );
 80032a4:	6811      	ldr	r1, [r2, #0]
 80032a6:	4b45      	ldr	r3, [pc, #276]	; (80033bc <TIM5_IRQHandler+0x204>)
 80032a8:	edd3 7a00 	vldr	s15, [r3]
 80032ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032b8:	ee17 3a90 	vmov	r3, s15
 80032bc:	1ac9      	subs	r1, r1, r3
 80032be:	b289      	uxth	r1, r1
 80032c0:	2000      	movs	r0, #0
 80032c2:	f7fd fe45 	bl	8000f50 <DAC_SetChannel2Data>
 80032c6:	e7bd      	b.n	8003244 <TIM5_IRQHandler+0x8c>
				};	
			}
			else
			{
				DAC_SetChannel2Data(DAC_Align_12b_R, GetStepVoltage(1, gSequenceStepNumber_2));
 80032c8:	4b34      	ldr	r3, [pc, #208]	; (800339c <TIM5_IRQHandler+0x1e4>)
 80032ca:	7819      	ldrb	r1, [r3, #0]
 80032cc:	2001      	movs	r0, #1
 80032ce:	f7ff f935 	bl	800253c <GetStepVoltage>
 80032d2:	b281      	uxth	r1, r0
 80032d4:	2000      	movs	r0, #0
 80032d6:	f7fd fe3b 	bl	8000f50 <DAC_SetChannel2Data>
 80032da:	e008      	b.n	80032ee <TIM5_IRQHandler+0x136>
			}
			
		} else {
			//Calculate the voltage in not slope mode
			DAC_SetChannel2Data(DAC_Align_12b_R, GetStepVoltage(1, gSequenceStepNumber_2));
 80032dc:	4b2f      	ldr	r3, [pc, #188]	; (800339c <TIM5_IRQHandler+0x1e4>)
 80032de:	7819      	ldrb	r1, [r3, #0]
 80032e0:	2001      	movs	r0, #1
 80032e2:	f7ff f92b 	bl	800253c <GetStepVoltage>
 80032e6:	b281      	uxth	r1, r0
 80032e8:	2000      	movs	r0, #0
 80032ea:	f7fd fe31 	bl	8000f50 <DAC_SetChannel2Data>
		};

			MAX5135_DAC_send(EXT_DAC_CH_2, Steps[1][gSequenceStepNumber_2].b.TLevel >> 2);
 80032ee:	4b2b      	ldr	r3, [pc, #172]	; (800339c <TIM5_IRQHandler+0x1e4>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	3320      	adds	r3, #32
 80032f4:	4a2e      	ldr	r2, [pc, #184]	; (80033b0 <TIM5_IRQHandler+0x1f8>)
 80032f6:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80032fa:	f3c1 3189 	ubfx	r1, r1, #14, #10
 80032fe:	2002      	movs	r0, #2
 8003300:	f7fe fbcc 	bl	8001a9c <MAX5135_DAC_send>
			MAX5135_DAC_send(EXT_DAC_CH_3, 0x3FF - (unsigned int) (((double) 0x3FF/ (double) StepWidth_2)*((double) gStepWidth_2)) );
 8003304:	4620      	mov	r0, r4
 8003306:	f7fd f8a1 	bl	800044c <__aeabi_ui2d>
 800330a:	4602      	mov	r2, r0
 800330c:	460b      	mov	r3, r1
 800330e:	a120      	add	r1, pc, #128	; (adr r1, 8003390 <TIM5_IRQHandler+0x1d8>)
 8003310:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003314:	f7fd fa3e 	bl	8000794 <__aeabi_ddiv>
 8003318:	4606      	mov	r6, r0
 800331a:	460f      	mov	r7, r1
 800331c:	4b27      	ldr	r3, [pc, #156]	; (80033bc <TIM5_IRQHandler+0x204>)
 800331e:	6818      	ldr	r0, [r3, #0]
 8003320:	f7fd f894 	bl	800044c <__aeabi_ui2d>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4630      	mov	r0, r6
 800332a:	4639      	mov	r1, r7
 800332c:	f7fd f908 	bl	8000540 <__aeabi_dmul>
 8003330:	f7fd fb18 	bl	8000964 <__aeabi_d2uiz>
 8003334:	f5c0 717f 	rsb	r1, r0, #1020	; 0x3fc
 8003338:	3103      	adds	r1, #3
 800333a:	2003      	movs	r0, #3
 800333c:	f7fe fbae 	bl	8001a9c <MAX5135_DAC_send>

	/* Increment step counter */
		if ((gSequencerMode_2 == SEQUENCER_MODE_RUN ) || ((gSequencerMode_2 == SEQUENCER_MODE_ADVANCE)))
 8003340:	4b1c      	ldr	r3, [pc, #112]	; (80033b4 <TIM5_IRQHandler+0x1fc>)
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	b123      	cbz	r3, 8003350 <TIM5_IRQHandler+0x198>
 8003346:	4b1b      	ldr	r3, [pc, #108]	; (80033b4 <TIM5_IRQHandler+0x1fc>)
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b06      	cmp	r3, #6
 800334e:	d103      	bne.n	8003358 <TIM5_IRQHandler+0x1a0>
		{
			gStepWidth_2++;
 8003350:	4a1a      	ldr	r2, [pc, #104]	; (80033bc <TIM5_IRQHandler+0x204>)
 8003352:	6813      	ldr	r3, [r2, #0]
 8003354:	3301      	adds	r3, #1
 8003356:	6013      	str	r3, [r2, #0]
		};

		if ((gStepWidth_2 < StepWidth_2)) {
 8003358:	4b18      	ldr	r3, [pc, #96]	; (80033bc <TIM5_IRQHandler+0x204>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	42a3      	cmp	r3, r4
 800335e:	d231      	bcs.n	80033c4 <TIM5_IRQHandler+0x20c>
							TIM_SetCounter(TIM8, 0x00);
			};
		};
	

	if (gSequencerMode_2 == SEQUENCER_MODE_WAIT) {
 8003360:	4b14      	ldr	r3, [pc, #80]	; (80033b4 <TIM5_IRQHandler+0x1fc>)
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b01      	cmp	r3, #1
 8003368:	f000 811a 	beq.w	80035a0 <TIM5_IRQHandler+0x3e8>
			TIM_Cmd(TIM8, ENABLE);
			TIM_SetCounter(TIM8, 0x00);
		}
	};	
	
		if (gSequencerMode_2 == SEQUENCER_MODE_WAIT_STROBE) {
 800336c:	4b11      	ldr	r3, [pc, #68]	; (80033b4 <TIM5_IRQHandler+0x1fc>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b03      	cmp	r3, #3
 8003374:	f000 8159 	beq.w	800362a <TIM5_IRQHandler+0x472>

		gSequencerMode_2 = gPrevSequencerMode_2;
	}
	
	
	if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 8003378:	4b11      	ldr	r3, [pc, #68]	; (80033c0 <TIM5_IRQHandler+0x208>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b01      	cmp	r3, #1
 8003380:	f000 8167 	beq.w	8003652 <TIM5_IRQHandler+0x49a>
		DisplayUpdateFlags.b.MainDisplay = 1;
		DisplayUpdateFlags.b.StepsDisplay = 1;
	};	
		return;
};
 8003384:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003388:	00000000 	.word	0x00000000
 800338c:	40c48200 	.word	0x40c48200
 8003390:	00000000 	.word	0x00000000
 8003394:	408ff800 	.word	0x408ff800
 8003398:	40000c00 	.word	0x40000c00
 800339c:	200002c0 	.word	0x200002c0
 80033a0:	200007f8 	.word	0x200007f8
 80033a4:	400c0000 	.word	0x400c0000
 80033a8:	20000250 	.word	0x20000250
 80033ac:	3fe00000 	.word	0x3fe00000
 80033b0:	200008a4 	.word	0x200008a4
 80033b4:	200002c2 	.word	0x200002c2
 80033b8:	200002a4 	.word	0x200002a4
 80033bc:	200002c8 	.word	0x200002c8
 80033c0:	200002b0 	.word	0x200002b0
			PreviousStep_2 = GetStepVoltage(1, gSequenceStepNumber_2);	
 80033c4:	4ba8      	ldr	r3, [pc, #672]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 80033c6:	7819      	ldrb	r1, [r3, #0]
 80033c8:	2001      	movs	r0, #1
 80033ca:	f7ff f8b7 	bl	800253c <GetStepVoltage>
 80033ce:	4ba7      	ldr	r3, [pc, #668]	; (800366c <TIM5_IRQHandler+0x4b4>)
 80033d0:	6018      	str	r0, [r3, #0]
			if((gSequencerMode_2 == SEQUENCER_MODE_ADVANCE)) { 
 80033d2:	4ba7      	ldr	r3, [pc, #668]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b06      	cmp	r3, #6
 80033da:	d076      	beq.n	80034ca <TIM5_IRQHandler+0x312>
			if (Steps[1][gSequenceStepNumber_2].b.OpModeSTOP) {
 80033dc:	4ba2      	ldr	r3, [pc, #648]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	f103 0220 	add.w	r2, r3, #32
 80033e4:	4ba3      	ldr	r3, [pc, #652]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 80033e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f013 0f02 	tst.w	r3, #2
 80033f0:	d006      	beq.n	8003400 <TIM5_IRQHandler+0x248>
				gPrevSequencerMode_2 = gSequencerMode_2;
 80033f2:	4a9f      	ldr	r2, [pc, #636]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 80033f4:	7813      	ldrb	r3, [r2, #0]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	499f      	ldr	r1, [pc, #636]	; (8003678 <TIM5_IRQHandler+0x4c0>)
 80033fa:	700b      	strb	r3, [r1, #0]
				gSequencerMode_2 = SEQUENCER_MODE_STOP;				
 80033fc:	2302      	movs	r3, #2
 80033fe:	7013      	strb	r3, [r2, #0]
			if ( (Steps[1][gSequenceStepNumber_2].b.OpModeENABLE))  {
 8003400:	4b99      	ldr	r3, [pc, #612]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	f103 0220 	add.w	r2, r3, #32
 8003408:	4b9a      	ldr	r3, [pc, #616]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 800340a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f013 0f08 	tst.w	r3, #8
 8003414:	d15d      	bne.n	80034d2 <TIM5_IRQHandler+0x31a>
			if ( (Steps[1][gSequenceStepNumber_2].b.OpModeSUSTAIN)) {
 8003416:	4b94      	ldr	r3, [pc, #592]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	f103 0220 	add.w	r2, r3, #32
 800341e:	4b95      	ldr	r3, [pc, #596]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 8003420:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f013 0f04 	tst.w	r3, #4
 800342a:	d165      	bne.n	80034f8 <TIM5_IRQHandler+0x340>
			if ( (!(Steps[1][gSequenceStepNumber_2].b.OpModeSTOP)) &&
 800342c:	4b8e      	ldr	r3, [pc, #568]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	f103 0220 	add.w	r2, r3, #32
 8003434:	4b8f      	ldr	r3, [pc, #572]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 8003436:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f013 0f02 	tst.w	r3, #2
 8003440:	d112      	bne.n	8003468 <TIM5_IRQHandler+0x2b0>
					(!(Steps[1][gSequenceStepNumber_2].b.OpModeENABLE)) &&
 8003442:	4b89      	ldr	r3, [pc, #548]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	f103 0220 	add.w	r2, r3, #32
 800344a:	4b8a      	ldr	r3, [pc, #552]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 800344c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003450:	685b      	ldr	r3, [r3, #4]
			if ( (!(Steps[1][gSequenceStepNumber_2].b.OpModeSTOP)) &&
 8003452:	f013 0f08 	tst.w	r3, #8
 8003456:	d107      	bne.n	8003468 <TIM5_IRQHandler+0x2b0>
					(!(Steps[1][gSequenceStepNumber_2].b.OpModeSUSTAIN)) ) {
 8003458:	4b83      	ldr	r3, [pc, #524]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	f103 0220 	add.w	r2, r3, #32
 8003460:	4b84      	ldr	r3, [pc, #528]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 8003462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003466:	685b      	ldr	r3, [r3, #4]
			gStepWidth_2 = 0;
 8003468:	4b84      	ldr	r3, [pc, #528]	; (800367c <TIM5_IRQHandler+0x4c4>)
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]
			if (gSequencerMode_2 == SEQUENCER_MODE_RUN) {
 800346e:	4b80      	ldr	r3, [pc, #512]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d055      	beq.n	8003522 <TIM5_IRQHandler+0x36a>
			if (gSequencerMode_2 == SEQUENCER_MODE_STOP) {
 8003476:	4b7e      	ldr	r3, [pc, #504]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b02      	cmp	r3, #2
 800347e:	f47f af6f 	bne.w	8003360 <TIM5_IRQHandler+0x1a8>
							PULSE_LED_II_ALL_ON;
 8003482:	2104      	movs	r1, #4
 8003484:	487e      	ldr	r0, [pc, #504]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 8003486:	f7fd fe26 	bl	80010d6 <GPIO_ResetBits>
							if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 800348a:	4b77      	ldr	r3, [pc, #476]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	f103 0220 	add.w	r2, r3, #32
 8003492:	4b78      	ldr	r3, [pc, #480]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 8003494:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800349e:	d174      	bne.n	800358a <TIM5_IRQHandler+0x3d2>
							if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 80034a0:	4b71      	ldr	r3, [pc, #452]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	f103 0220 	add.w	r2, r3, #32
 80034a8:	4b72      	ldr	r3, [pc, #456]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 80034aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80034b4:	d16e      	bne.n	8003594 <TIM5_IRQHandler+0x3dc>
							TIM_Cmd(TIM8, ENABLE);
 80034b6:	4c73      	ldr	r4, [pc, #460]	; (8003684 <TIM5_IRQHandler+0x4cc>)
 80034b8:	2101      	movs	r1, #1
 80034ba:	4620      	mov	r0, r4
 80034bc:	f7fd fff2 	bl	80014a4 <TIM_Cmd>
							TIM_SetCounter(TIM8, 0x00);
 80034c0:	2100      	movs	r1, #0
 80034c2:	4620      	mov	r0, r4
 80034c4:	f7fd ffdf 	bl	8001486 <TIM_SetCounter>
 80034c8:	e74a      	b.n	8003360 <TIM5_IRQHandler+0x1a8>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
 80034ca:	4b69      	ldr	r3, [pc, #420]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 80034cc:	2202      	movs	r2, #2
 80034ce:	701a      	strb	r2, [r3, #0]
 80034d0:	e784      	b.n	80033dc <TIM5_IRQHandler+0x224>
				if( (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 0)) 
 80034d2:	2140      	movs	r1, #64	; 0x40
 80034d4:	486c      	ldr	r0, [pc, #432]	; (8003688 <TIM5_IRQHandler+0x4d0>)
 80034d6:	f7fd fdf5 	bl	80010c4 <GPIO_ReadInputDataBit>
 80034da:	2800      	cmp	r0, #0
 80034dc:	d19b      	bne.n	8003416 <TIM5_IRQHandler+0x25e>
					if(gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z)
 80034de:	4b64      	ldr	r3, [pc, #400]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d096      	beq.n	8003416 <TIM5_IRQHandler+0x25e>
						gPrevSequencerMode_2 = gSequencerMode_2;
 80034e8:	4a61      	ldr	r2, [pc, #388]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 80034ea:	7813      	ldrb	r3, [r2, #0]
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	4962      	ldr	r1, [pc, #392]	; (8003678 <TIM5_IRQHandler+0x4c0>)
 80034f0:	700b      	strb	r3, [r1, #0]
						gSequencerMode_2 = SEQUENCER_MODE_WAIT_HI_Z;
 80034f2:	2304      	movs	r3, #4
 80034f4:	7013      	strb	r3, [r2, #0]
 80034f6:	e78e      	b.n	8003416 <TIM5_IRQHandler+0x25e>
				if( (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 1)) 
 80034f8:	2140      	movs	r1, #64	; 0x40
 80034fa:	4863      	ldr	r0, [pc, #396]	; (8003688 <TIM5_IRQHandler+0x4d0>)
 80034fc:	f7fd fde2 	bl	80010c4 <GPIO_ReadInputDataBit>
 8003500:	2801      	cmp	r0, #1
 8003502:	d193      	bne.n	800342c <TIM5_IRQHandler+0x274>
					if(gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z)
 8003504:	4b5a      	ldr	r3, [pc, #360]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b05      	cmp	r3, #5
 800350c:	d08e      	beq.n	800342c <TIM5_IRQHandler+0x274>
						gPrevSequencerMode_2 = gSequencerMode_2;
 800350e:	4a58      	ldr	r2, [pc, #352]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 8003510:	7813      	ldrb	r3, [r2, #0]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	4958      	ldr	r1, [pc, #352]	; (8003678 <TIM5_IRQHandler+0x4c0>)
 8003516:	700b      	strb	r3, [r1, #0]
						gSequencerMode_2 = SEQUENCER_MODE_STAY_HI_Z;
 8003518:	2305      	movs	r3, #5
 800351a:	7013      	strb	r3, [r2, #0]
						InitStart_2_SignalTimer();
 800351c:	f7fe fe1a 	bl	8002154 <InitStart_2_SignalTimer>
 8003520:	e784      	b.n	800342c <TIM5_IRQHandler+0x274>
					gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8003522:	4c51      	ldr	r4, [pc, #324]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 8003524:	7821      	ldrb	r1, [r4, #0]
 8003526:	2001      	movs	r0, #1
 8003528:	f7ff f95e 	bl	80027e8 <GetNextStep>
 800352c:	7020      	strb	r0, [r4, #0]
				PULSE_LED_II_ALL_ON;
 800352e:	2104      	movs	r1, #4
 8003530:	4853      	ldr	r0, [pc, #332]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 8003532:	f7fd fdd0 	bl	80010d6 <GPIO_ResetBits>
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8003536:	7823      	ldrb	r3, [r4, #0]
 8003538:	f103 0220 	add.w	r2, r3, #32
 800353c:	4b4d      	ldr	r3, [pc, #308]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 800353e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003548:	d114      	bne.n	8003574 <TIM5_IRQHandler+0x3bc>
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 800354a:	4b47      	ldr	r3, [pc, #284]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	f103 0220 	add.w	r2, r3, #32
 8003552:	4b48      	ldr	r3, [pc, #288]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 8003554:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800355e:	d10e      	bne.n	800357e <TIM5_IRQHandler+0x3c6>
				TIM_Cmd(TIM8, ENABLE);
 8003560:	4c48      	ldr	r4, [pc, #288]	; (8003684 <TIM5_IRQHandler+0x4cc>)
 8003562:	2101      	movs	r1, #1
 8003564:	4620      	mov	r0, r4
 8003566:	f7fd ff9d 	bl	80014a4 <TIM_Cmd>
				TIM_SetCounter(TIM8, 0x00);
 800356a:	2100      	movs	r1, #0
 800356c:	4620      	mov	r0, r4
 800356e:	f7fd ff8a 	bl	8001486 <TIM_SetCounter>
 8003572:	e780      	b.n	8003476 <TIM5_IRQHandler+0x2be>
					PULSE_LED_II_1_ON;
 8003574:	2108      	movs	r1, #8
 8003576:	4842      	ldr	r0, [pc, #264]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 8003578:	f7fd fdad 	bl	80010d6 <GPIO_ResetBits>
 800357c:	e7e5      	b.n	800354a <TIM5_IRQHandler+0x392>
					PULSE_LED_II_2_ON;
 800357e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003582:	483f      	ldr	r0, [pc, #252]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 8003584:	f7fd fda7 	bl	80010d6 <GPIO_ResetBits>
 8003588:	e7ea      	b.n	8003560 <TIM5_IRQHandler+0x3a8>
								PULSE_LED_II_1_ON;
 800358a:	2108      	movs	r1, #8
 800358c:	483c      	ldr	r0, [pc, #240]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 800358e:	f7fd fda2 	bl	80010d6 <GPIO_ResetBits>
 8003592:	e785      	b.n	80034a0 <TIM5_IRQHandler+0x2e8>
								PULSE_LED_II_2_ON;
 8003594:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003598:	4839      	ldr	r0, [pc, #228]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 800359a:	f7fd fd9c 	bl	80010d6 <GPIO_ResetBits>
 800359e:	e78a      	b.n	80034b6 <TIM5_IRQHandler+0x2fe>
		if(gSequenceStepNumber_2 != (unsigned int)(pots_step[1]-1))
 80035a0:	4b31      	ldr	r3, [pc, #196]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 80035a2:	781a      	ldrb	r2, [r3, #0]
 80035a4:	b2d2      	uxtb	r2, r2
 80035a6:	4b39      	ldr	r3, [pc, #228]	; (800368c <TIM5_IRQHandler+0x4d4>)
 80035a8:	785b      	ldrb	r3, [r3, #1]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	429a      	cmp	r2, r3
 80035ae:	f43f aedd 	beq.w	800336c <TIM5_IRQHandler+0x1b4>
			gSequenceStepNumber_2 = (unsigned int)(pots_step[1]-1);
 80035b2:	4b36      	ldr	r3, [pc, #216]	; (800368c <TIM5_IRQHandler+0x4d4>)
 80035b4:	785b      	ldrb	r3, [r3, #1]
 80035b6:	3b01      	subs	r3, #1
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	4c2b      	ldr	r4, [pc, #172]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 80035bc:	7023      	strb	r3, [r4, #0]
			DAC_SetChannel2Data(DAC_Align_12b_R, GetStepVoltage(1, gSequenceStepNumber_2));
 80035be:	7821      	ldrb	r1, [r4, #0]
 80035c0:	2001      	movs	r0, #1
 80035c2:	f7fe ffbb 	bl	800253c <GetStepVoltage>
 80035c6:	b281      	uxth	r1, r0
 80035c8:	2000      	movs	r0, #0
 80035ca:	f7fd fcc1 	bl	8000f50 <DAC_SetChannel2Data>
			PULSE_LED_II_ALL_ON;
 80035ce:	2104      	movs	r1, #4
 80035d0:	482b      	ldr	r0, [pc, #172]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 80035d2:	f7fd fd80 	bl	80010d6 <GPIO_ResetBits>
			if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 80035d6:	7823      	ldrb	r3, [r4, #0]
 80035d8:	f103 0220 	add.w	r2, r3, #32
 80035dc:	4b25      	ldr	r3, [pc, #148]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 80035de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80035e8:	d114      	bne.n	8003614 <TIM5_IRQHandler+0x45c>
			if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 80035ea:	4b1f      	ldr	r3, [pc, #124]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	f103 0220 	add.w	r2, r3, #32
 80035f2:	4b20      	ldr	r3, [pc, #128]	; (8003674 <TIM5_IRQHandler+0x4bc>)
 80035f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80035fe:	d10e      	bne.n	800361e <TIM5_IRQHandler+0x466>
			TIM_Cmd(TIM8, ENABLE);
 8003600:	4c20      	ldr	r4, [pc, #128]	; (8003684 <TIM5_IRQHandler+0x4cc>)
 8003602:	2101      	movs	r1, #1
 8003604:	4620      	mov	r0, r4
 8003606:	f7fd ff4d 	bl	80014a4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 800360a:	2100      	movs	r1, #0
 800360c:	4620      	mov	r0, r4
 800360e:	f7fd ff3a 	bl	8001486 <TIM_SetCounter>
 8003612:	e6ab      	b.n	800336c <TIM5_IRQHandler+0x1b4>
				PULSE_LED_II_1_ON;
 8003614:	2108      	movs	r1, #8
 8003616:	481a      	ldr	r0, [pc, #104]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 8003618:	f7fd fd5d 	bl	80010d6 <GPIO_ResetBits>
 800361c:	e7e5      	b.n	80035ea <TIM5_IRQHandler+0x432>
				PULSE_LED_II_2_ON;
 800361e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003622:	4817      	ldr	r0, [pc, #92]	; (8003680 <TIM5_IRQHandler+0x4c8>)
 8003624:	f7fd fd57 	bl	80010d6 <GPIO_ResetBits>
 8003628:	e7ea      	b.n	8003600 <TIM5_IRQHandler+0x448>
			gSequenceStepNumber_2 = (unsigned int)(pots_step[1]-1);
 800362a:	4b18      	ldr	r3, [pc, #96]	; (800368c <TIM5_IRQHandler+0x4d4>)
 800362c:	785b      	ldrb	r3, [r3, #1]
 800362e:	3b01      	subs	r3, #1
 8003630:	b2db      	uxtb	r3, r3
 8003632:	4a0d      	ldr	r2, [pc, #52]	; (8003668 <TIM5_IRQHandler+0x4b0>)
 8003634:	7013      	strb	r3, [r2, #0]
			DAC_SetChannel2Data(DAC_Align_12b_R, GetStepVoltage(1, gSequenceStepNumber_2));
 8003636:	7811      	ldrb	r1, [r2, #0]
 8003638:	2001      	movs	r0, #1
 800363a:	f7fe ff7f 	bl	800253c <GetStepVoltage>
 800363e:	b281      	uxth	r1, r0
 8003640:	2000      	movs	r0, #0
 8003642:	f7fd fc85 	bl	8000f50 <DAC_SetChannel2Data>
		gSequencerMode_2 = gPrevSequencerMode_2;
 8003646:	4b0c      	ldr	r3, [pc, #48]	; (8003678 <TIM5_IRQHandler+0x4c0>)
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	b2db      	uxtb	r3, r3
 800364c:	4a08      	ldr	r2, [pc, #32]	; (8003670 <TIM5_IRQHandler+0x4b8>)
 800364e:	7013      	strb	r3, [r2, #0]
 8003650:	e692      	b.n	8003378 <TIM5_IRQHandler+0x1c0>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8003652:	4b0f      	ldr	r3, [pc, #60]	; (8003690 <TIM5_IRQHandler+0x4d8>)
 8003654:	781a      	ldrb	r2, [r3, #0]
 8003656:	f042 0201 	orr.w	r2, r2, #1
 800365a:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 800365c:	781a      	ldrb	r2, [r3, #0]
 800365e:	f042 0202 	orr.w	r2, r2, #2
 8003662:	701a      	strb	r2, [r3, #0]
		return;
 8003664:	e68e      	b.n	8003384 <TIM5_IRQHandler+0x1cc>
 8003666:	bf00      	nop
 8003668:	200002c0 	.word	0x200002c0
 800366c:	200002a4 	.word	0x200002a4
 8003670:	200002c2 	.word	0x200002c2
 8003674:	200008a4 	.word	0x200008a4
 8003678:	200002be 	.word	0x200002be
 800367c:	200002c8 	.word	0x200002c8
 8003680:	40020000 	.word	0x40020000
 8003684:	40010400 	.word	0x40010400
 8003688:	40020400 	.word	0x40020400
 800368c:	20000274 	.word	0x20000274
 8003690:	200002f0 	.word	0x200002f0

08003694 <mTimersInit>:

/*
	Init 2 timers to control steps
*/
void mTimersInit(void)
{
 8003694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003698:	b084      	sub	sp, #16
	TIM_TimeBaseInitTypeDef myTimer;
	NVIC_InitTypeDef nvicStructure;
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800369a:	2101      	movs	r1, #1
 800369c:	2004      	movs	r0, #4
 800369e:	f7fd fd9d 	bl	80011dc <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructInit(&myTimer);
 80036a2:	a801      	add	r0, sp, #4
 80036a4:	f7fd fee6 	bl	8001474 <TIM_TimeBaseStructInit>
	myTimer.TIM_Prescaler = STEP_TIMER_PRESCALER;
 80036a8:	f642 1304 	movw	r3, #10500	; 0x2904
 80036ac:	f8ad 3004 	strh.w	r3, [sp, #4]
	myTimer.TIM_Period = 1;
 80036b0:	2401      	movs	r4, #1
 80036b2:	9402      	str	r4, [sp, #8]
	myTimer.TIM_ClockDivision = TIM_CKD_DIV1;
 80036b4:	2500      	movs	r5, #0
 80036b6:	f8ad 500c 	strh.w	r5, [sp, #12]
	myTimer.TIM_CounterMode = TIM_CounterMode_Up;
 80036ba:	f8ad 5006 	strh.w	r5, [sp, #6]
	
	TIM_TimeBaseInit(TIM4, &myTimer);	
 80036be:	4f4d      	ldr	r7, [pc, #308]	; (80037f4 <mTimersInit+0x160>)
 80036c0:	a901      	add	r1, sp, #4
 80036c2:	4638      	mov	r0, r7
 80036c4:	f7fd fe98 	bl	80013f8 <TIM_TimeBaseInit>
	TIM_ARRPreloadConfig(TIM4, ENABLE);
 80036c8:	4621      	mov	r1, r4
 80036ca:	4638      	mov	r0, r7
 80036cc:	f7fd fedd 	bl	800148a <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 80036d0:	4621      	mov	r1, r4
 80036d2:	4638      	mov	r0, r7
 80036d4:	f7fd fee6 	bl	80014a4 <TIM_Cmd>
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 80036d8:	4621      	mov	r1, r4
 80036da:	2008      	movs	r0, #8
 80036dc:	f7fd fd7e 	bl	80011dc <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInit(TIM5, &myTimer);
 80036e0:	4e45      	ldr	r6, [pc, #276]	; (80037f8 <mTimersInit+0x164>)
 80036e2:	a901      	add	r1, sp, #4
 80036e4:	4630      	mov	r0, r6
 80036e6:	f7fd fe87 	bl	80013f8 <TIM_TimeBaseInit>
	TIM_ARRPreloadConfig(TIM5, ENABLE);
 80036ea:	4621      	mov	r1, r4
 80036ec:	4630      	mov	r0, r6
 80036ee:	f7fd fecc 	bl	800148a <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM5, ENABLE);
 80036f2:	4621      	mov	r1, r4
 80036f4:	4630      	mov	r0, r6
 80036f6:	f7fd fed5 	bl	80014a4 <TIM_Cmd>
	
	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 80036fa:	4622      	mov	r2, r4
 80036fc:	4621      	mov	r1, r4
 80036fe:	4638      	mov	r0, r7
 8003700:	f7fd fef0 	bl	80014e4 <TIM_ITConfig>
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 8003704:	4622      	mov	r2, r4
 8003706:	4621      	mov	r1, r4
 8003708:	4630      	mov	r0, r6
 800370a:	f7fd feeb 	bl	80014e4 <TIM_ITConfig>
	
	
	
	nvicStructure.NVIC_IRQChannel = TIM4_IRQn;
 800370e:	231e      	movs	r3, #30
 8003710:	f88d 3000 	strb.w	r3, [sp]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003714:	f88d 5001 	strb.w	r5, [sp, #1]
	nvicStructure.NVIC_IRQChannelSubPriority = 0;
 8003718:	f88d 5002 	strb.w	r5, [sp, #2]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 800371c:	f88d 4003 	strb.w	r4, [sp, #3]
	NVIC_Init(&nvicStructure);
 8003720:	4668      	mov	r0, sp
 8003722:	f7fd faf7 	bl	8000d14 <NVIC_Init>
	
	nvicStructure.NVIC_IRQChannel = TIM5_IRQn;
 8003726:	2332      	movs	r3, #50	; 0x32
 8003728:	f88d 3000 	strb.w	r3, [sp]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800372c:	f88d 5001 	strb.w	r5, [sp, #1]
	nvicStructure.NVIC_IRQChannelSubPriority = 0;
 8003730:	f88d 5002 	strb.w	r5, [sp, #2]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 8003734:	f88d 4003 	strb.w	r4, [sp, #3]
	NVIC_Init(&nvicStructure);
 8003738:	4668      	mov	r0, sp
 800373a:	f7fd faeb 	bl	8000d14 <NVIC_Init>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800373e:	4e2f      	ldr	r6, [pc, #188]	; (80037fc <mTimersInit+0x168>)
 8003740:	f886 531e 	strb.w	r5, [r6, #798]	; 0x31e
 8003744:	f886 5332 	strb.w	r5, [r6, #818]	; 0x332
	
	NVIC_SetPriority (TIM4_IRQn, 0);
	NVIC_SetPriority (TIM5_IRQn, 0);
	
	SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup_0;
 8003748:	4b2d      	ldr	r3, [pc, #180]	; (8003800 <mTimersInit+0x16c>)
 800374a:	4a2e      	ldr	r2, [pc, #184]	; (8003804 <mTimersInit+0x170>)
 800374c:	60da      	str	r2, [r3, #12]
	
	gStepWidth_1 = 8;
 800374e:	2308      	movs	r3, #8
 8003750:	4a2d      	ldr	r2, [pc, #180]	; (8003808 <mTimersInit+0x174>)
 8003752:	6013      	str	r3, [r2, #0]
	gStepWidth_2 = 8;
 8003754:	4a2d      	ldr	r2, [pc, #180]	; (800380c <mTimersInit+0x178>)
 8003756:	6013      	str	r3, [r2, #0]
	gFullStepWidth_1 = 8;
 8003758:	4a2d      	ldr	r2, [pc, #180]	; (8003810 <mTimersInit+0x17c>)
 800375a:	6013      	str	r3, [r2, #0]
	gFullStepWidth_2 = 8;
 800375c:	4a2d      	ldr	r2, [pc, #180]	; (8003814 <mTimersInit+0x180>)
 800375e:	6013      	str	r3, [r2, #0]
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
 8003760:	4621      	mov	r1, r4
 8003762:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003766:	f7fd fd39 	bl	80011dc <RCC_APB1PeriphClockCmd>
	
	TIM_TimeBaseStructInit(&myTimer);
 800376a:	a801      	add	r0, sp, #4
 800376c:	f7fd fe82 	bl	8001474 <TIM_TimeBaseStructInit>
	myTimer.TIM_Prescaler = 210;
 8003770:	f04f 08d2 	mov.w	r8, #210	; 0xd2
 8003774:	f8ad 8004 	strh.w	r8, [sp, #4]
	myTimer.TIM_Period = 320;
 8003778:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800377c:	9302      	str	r3, [sp, #8]
	myTimer.TIM_ClockDivision = TIM_CKD_DIV1;
 800377e:	f8ad 500c 	strh.w	r5, [sp, #12]
	myTimer.TIM_CounterMode = TIM_CounterMode_Up;
 8003782:	f8ad 5006 	strh.w	r5, [sp, #6]
	
	TIM_TimeBaseInit(TIM14, &myTimer);	
 8003786:	f507 57c0 	add.w	r7, r7, #6144	; 0x1800
 800378a:	a901      	add	r1, sp, #4
 800378c:	4638      	mov	r0, r7
 800378e:	f7fd fe33 	bl	80013f8 <TIM_TimeBaseInit>
	
	TIM_Cmd(TIM14, DISABLE);
 8003792:	4629      	mov	r1, r5
 8003794:	4638      	mov	r0, r7
 8003796:	f7fd fe85 	bl	80014a4 <TIM_Cmd>
	TIM_ITConfig(TIM14, TIM_IT_Update, ENABLE);
 800379a:	4622      	mov	r2, r4
 800379c:	4621      	mov	r1, r4
 800379e:	4638      	mov	r0, r7
 80037a0:	f7fd fea0 	bl	80014e4 <TIM_ITConfig>
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80037a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037a8:	6073      	str	r3, [r6, #4]
	NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 80037aa:	4621      	mov	r1, r4
 80037ac:	2002      	movs	r0, #2
 80037ae:	f7fd fd23 	bl	80011f8 <RCC_APB2PeriphClockCmd>
	
	TIM_TimeBaseStructInit(&myTimer);
 80037b2:	a801      	add	r0, sp, #4
 80037b4:	f7fd fe5e 	bl	8001474 <TIM_TimeBaseStructInit>
	myTimer.TIM_Prescaler = 210;
 80037b8:	f8ad 8004 	strh.w	r8, [sp, #4]
	myTimer.TIM_Period = 640;// Seq2 pulse duration
 80037bc:	f44f 7320 	mov.w	r3, #640	; 0x280
 80037c0:	9302      	str	r3, [sp, #8]
	myTimer.TIM_ClockDivision = TIM_CKD_DIV1;
 80037c2:	f8ad 500c 	strh.w	r5, [sp, #12]
	myTimer.TIM_CounterMode = TIM_CounterMode_Up;
 80037c6:	f8ad 5006 	strh.w	r5, [sp, #6]
	
	TIM_TimeBaseInit(TIM8, &myTimer);	
 80037ca:	f507 4764 	add.w	r7, r7, #58368	; 0xe400
 80037ce:	a901      	add	r1, sp, #4
 80037d0:	4638      	mov	r0, r7
 80037d2:	f7fd fe11 	bl	80013f8 <TIM_TimeBaseInit>
	
	TIM_Cmd(TIM8, DISABLE);
 80037d6:	4629      	mov	r1, r5
 80037d8:	4638      	mov	r0, r7
 80037da:	f7fd fe63 	bl	80014a4 <TIM_Cmd>
	TIM_ITConfig(TIM8, TIM_IT_Update, ENABLE);
 80037de:	4622      	mov	r2, r4
 80037e0:	4621      	mov	r1, r4
 80037e2:	4638      	mov	r0, r7
 80037e4:	f7fd fe7e 	bl	80014e4 <TIM_ITConfig>
 80037e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037ec:	6073      	str	r3, [r6, #4]
	NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
	
};
 80037ee:	b004      	add	sp, #16
 80037f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037f4:	40000800 	.word	0x40000800
 80037f8:	40000c00 	.word	0x40000c00
 80037fc:	e000e100 	.word	0xe000e100
 8003800:	e000ed00 	.word	0xe000ed00
 8003804:	05fa0700 	.word	0x05fa0700
 8003808:	200002c4 	.word	0x200002c4
 800380c:	200002c8 	.word	0x200002c8
 8003810:	200002b4 	.word	0x200002b4
 8003814:	200002b8 	.word	0x200002b8

08003818 <TIM8_UP_TIM13_IRQHandler>:

//Turn off pulses
//Section 1
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003818:	b538      	push	{r3, r4, r5, lr}
	if(TIM_GetITStatus(TIM8, TIM_IT_Update) != RESET)
 800381a:	2101      	movs	r1, #1
 800381c:	480e      	ldr	r0, [pc, #56]	; (8003858 <TIM8_UP_TIM13_IRQHandler+0x40>)
 800381e:	f7fd fe6b 	bl	80014f8 <TIM_GetITStatus>
 8003822:	b900      	cbnz	r0, 8003826 <TIM8_UP_TIM13_IRQHandler+0xe>
		PULSE_LED_II_ALL_OFF;
		PULSE_LED_II_1_OFF;
		PULSE_LED_II_2_OFF;
		TIM_ClearITPendingBit(TIM8, TIM_IT_Update);
	}		
}
 8003824:	bd38      	pop	{r3, r4, r5, pc}
		TIM_Cmd(TIM8, DISABLE);
 8003826:	4d0c      	ldr	r5, [pc, #48]	; (8003858 <TIM8_UP_TIM13_IRQHandler+0x40>)
 8003828:	2100      	movs	r1, #0
 800382a:	4628      	mov	r0, r5
 800382c:	f7fd fe3a 	bl	80014a4 <TIM_Cmd>
		PULSE_LED_II_ALL_OFF;
 8003830:	4c0a      	ldr	r4, [pc, #40]	; (800385c <TIM8_UP_TIM13_IRQHandler+0x44>)
 8003832:	2104      	movs	r1, #4
 8003834:	4620      	mov	r0, r4
 8003836:	f7fd fc4c 	bl	80010d2 <GPIO_SetBits>
		PULSE_LED_II_1_OFF;
 800383a:	2108      	movs	r1, #8
 800383c:	4620      	mov	r0, r4
 800383e:	f7fd fc48 	bl	80010d2 <GPIO_SetBits>
		PULSE_LED_II_2_OFF;
 8003842:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003846:	4620      	mov	r0, r4
 8003848:	f7fd fc43 	bl	80010d2 <GPIO_SetBits>
		TIM_ClearITPendingBit(TIM8, TIM_IT_Update);
 800384c:	2101      	movs	r1, #1
 800384e:	4628      	mov	r0, r5
 8003850:	f7fd fe5e 	bl	8001510 <TIM_ClearITPendingBit>
}
 8003854:	e7e6      	b.n	8003824 <TIM8_UP_TIM13_IRQHandler+0xc>
 8003856:	bf00      	nop
 8003858:	40010400 	.word	0x40010400
 800385c:	40020000 	.word	0x40020000

08003860 <TIM8_TRG_COM_TIM14_IRQHandler>:

//Section 2
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003860:	b538      	push	{r3, r4, r5, lr}
	if(TIM_GetITStatus(TIM14, TIM_IT_Update) != RESET)
 8003862:	2101      	movs	r1, #1
 8003864:	480f      	ldr	r0, [pc, #60]	; (80038a4 <TIM8_TRG_COM_TIM14_IRQHandler+0x44>)
 8003866:	f7fd fe47 	bl	80014f8 <TIM_GetITStatus>
 800386a:	b900      	cbnz	r0, 800386e <TIM8_TRG_COM_TIM14_IRQHandler+0xe>
		PULSE_LED_I_ALL_OFF;
		PULSE_LED_I_1_OFF;
		PULSE_LED_I_2_OFF;
		TIM_ClearITPendingBit(TIM14, TIM_IT_Update);
	}		
}
 800386c:	bd38      	pop	{r3, r4, r5, pc}
		TIM_Cmd(TIM14, DISABLE);
 800386e:	4d0d      	ldr	r5, [pc, #52]	; (80038a4 <TIM8_TRG_COM_TIM14_IRQHandler+0x44>)
 8003870:	2100      	movs	r1, #0
 8003872:	4628      	mov	r0, r5
 8003874:	f7fd fe16 	bl	80014a4 <TIM_Cmd>
		PULSE_LED_I_ALL_OFF;
 8003878:	4c0b      	ldr	r4, [pc, #44]	; (80038a8 <TIM8_TRG_COM_TIM14_IRQHandler+0x48>)
 800387a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800387e:	4620      	mov	r0, r4
 8003880:	f7fd fc27 	bl	80010d2 <GPIO_SetBits>
		PULSE_LED_I_1_OFF;
 8003884:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003888:	4620      	mov	r0, r4
 800388a:	f7fd fc22 	bl	80010d2 <GPIO_SetBits>
		PULSE_LED_I_2_OFF;
 800388e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003892:	4620      	mov	r0, r4
 8003894:	f7fd fc1d 	bl	80010d2 <GPIO_SetBits>
		TIM_ClearITPendingBit(TIM14, TIM_IT_Update);
 8003898:	2101      	movs	r1, #1
 800389a:	4628      	mov	r0, r5
 800389c:	f7fd fe38 	bl	8001510 <TIM_ClearITPendingBit>
}
 80038a0:	e7e4      	b.n	800386c <TIM8_TRG_COM_TIM14_IRQHandler+0xc>
 80038a2:	bf00      	nop
 80038a4:	40002000 	.word	0x40002000
 80038a8:	40020400 	.word	0x40020400

080038ac <TIM3_IRQHandler>:

//Timer Interrupt handler for start switch scan
//Section 1
void TIM3_IRQHandler()
{
 80038ac:	b570      	push	{r4, r5, r6, lr}
 80038ae:	b082      	sub	sp, #8
	TIM3->SR = (uint16_t) ~TIM_IT_Update;	
 80038b0:	4b53      	ldr	r3, [pc, #332]	; (8003a00 <TIM3_IRQHandler+0x154>)
 80038b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80038b6:	821a      	strh	r2, [r3, #16]
	
	if ( (gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) 
 80038b8:	4b52      	ldr	r3, [pc, #328]	; (8003a04 <TIM3_IRQHandler+0x158>)
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b04      	cmp	r3, #4
 80038c0:	d010      	beq.n	80038e4 <TIM3_IRQHandler+0x38>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 0) ) {
	}
	else if((gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) 
 80038c2:	4b50      	ldr	r3, [pc, #320]	; (8003a04 <TIM3_IRQHandler+0x158>)
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b04      	cmp	r3, #4
 80038ca:	d013      	beq.n	80038f4 <TIM3_IRQHandler+0x48>
		gSequencerMode_1 = SEQUENCER_MODE_RUN;
		gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
		TIM3->CR1 &= ~TIM_CR1_CEN;
	}
	
	if((gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z)
 80038cc:	4b4d      	ldr	r3, [pc, #308]	; (8003a04 <TIM3_IRQHandler+0x158>)
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b05      	cmp	r3, #5
 80038d4:	d025      	beq.n	8003922 <TIM3_IRQHandler+0x76>
	{
PulseStatus;


	}
	else if((gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z)
 80038d6:	4b4b      	ldr	r3, [pc, #300]	; (8003a04 <TIM3_IRQHandler+0x158>)
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b05      	cmp	r3, #5
 80038de:	d03c      	beq.n	800395a <TIM3_IRQHandler+0xae>
					};

					TIM_Cmd(TIM14, ENABLE);
					TIM_SetCounter(TIM14, 0x00);
	}
};
 80038e0:	b002      	add	sp, #8
 80038e2:	bd70      	pop	{r4, r5, r6, pc}
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 0) ) {
 80038e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038e8:	4847      	ldr	r0, [pc, #284]	; (8003a08 <TIM3_IRQHandler+0x15c>)
 80038ea:	f7fd fbeb 	bl	80010c4 <GPIO_ReadInputDataBit>
 80038ee:	2800      	cmp	r0, #0
 80038f0:	d0ec      	beq.n	80038cc <TIM3_IRQHandler+0x20>
 80038f2:	e7e6      	b.n	80038c2 <TIM3_IRQHandler+0x16>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 1))
 80038f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038f8:	4843      	ldr	r0, [pc, #268]	; (8003a08 <TIM3_IRQHandler+0x15c>)
 80038fa:	f7fd fbe3 	bl	80010c4 <GPIO_ReadInputDataBit>
 80038fe:	2801      	cmp	r0, #1
 8003900:	d1e4      	bne.n	80038cc <TIM3_IRQHandler+0x20>
		gSequencerMode_1 = SEQUENCER_MODE_RUN;
 8003902:	2000      	movs	r0, #0
 8003904:	4b3f      	ldr	r3, [pc, #252]	; (8003a04 <TIM3_IRQHandler+0x158>)
 8003906:	7018      	strb	r0, [r3, #0]
		gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8003908:	4c40      	ldr	r4, [pc, #256]	; (8003a0c <TIM3_IRQHandler+0x160>)
 800390a:	7821      	ldrb	r1, [r4, #0]
 800390c:	f7fe ff6c 	bl	80027e8 <GetNextStep>
 8003910:	7020      	strb	r0, [r4, #0]
		TIM3->CR1 &= ~TIM_CR1_CEN;
 8003912:	4a3b      	ldr	r2, [pc, #236]	; (8003a00 <TIM3_IRQHandler+0x154>)
 8003914:	8813      	ldrh	r3, [r2, #0]
 8003916:	b29b      	uxth	r3, r3
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	b29b      	uxth	r3, r3
 800391e:	8013      	strh	r3, [r2, #0]
 8003920:	e7d4      	b.n	80038cc <TIM3_IRQHandler+0x20>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 1))
 8003922:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003926:	4838      	ldr	r0, [pc, #224]	; (8003a08 <TIM3_IRQHandler+0x15c>)
 8003928:	f7fd fbcc 	bl	80010c4 <GPIO_ReadInputDataBit>
 800392c:	2801      	cmp	r0, #1
 800392e:	d1d2      	bne.n	80038d6 <TIM3_IRQHandler+0x2a>
PulseStatus;
 8003930:	4936      	ldr	r1, [pc, #216]	; (8003a0c <TIM3_IRQHandler+0x160>)
 8003932:	780a      	ldrb	r2, [r1, #0]
 8003934:	4b33      	ldr	r3, [pc, #204]	; (8003a04 <TIM3_IRQHandler+0x158>)
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	4835      	ldr	r0, [pc, #212]	; (8003a10 <TIM3_IRQHandler+0x164>)
 800393a:	7800      	ldrb	r0, [r0, #0]
 800393c:	780c      	ldrb	r4, [r1, #0]
 800393e:	4935      	ldr	r1, [pc, #212]	; (8003a14 <TIM3_IRQHandler+0x168>)
 8003940:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8003944:	6849      	ldr	r1, [r1, #4]
 8003946:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 800394a:	9101      	str	r1, [sp, #4]
 800394c:	9000      	str	r0, [sp, #0]
 800394e:	f240 51cb 	movw	r1, #1483	; 0x5cb
 8003952:	4831      	ldr	r0, [pc, #196]	; (8003a18 <TIM3_IRQHandler+0x16c>)
 8003954:	f002 fd4d 	bl	80063f2 <iprintf>
 8003958:	e7c2      	b.n	80038e0 <TIM3_IRQHandler+0x34>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) == 0))
 800395a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800395e:	482a      	ldr	r0, [pc, #168]	; (8003a08 <TIM3_IRQHandler+0x15c>)
 8003960:	f7fd fbb0 	bl	80010c4 <GPIO_ReadInputDataBit>
 8003964:	2800      	cmp	r0, #0
 8003966:	d1bb      	bne.n	80038e0 <TIM3_IRQHandler+0x34>
		PulseStatus;
 8003968:	4c28      	ldr	r4, [pc, #160]	; (8003a0c <TIM3_IRQHandler+0x160>)
 800396a:	7822      	ldrb	r2, [r4, #0]
 800396c:	4e25      	ldr	r6, [pc, #148]	; (8003a04 <TIM3_IRQHandler+0x158>)
 800396e:	7833      	ldrb	r3, [r6, #0]
 8003970:	4927      	ldr	r1, [pc, #156]	; (8003a10 <TIM3_IRQHandler+0x164>)
 8003972:	7808      	ldrb	r0, [r1, #0]
 8003974:	7821      	ldrb	r1, [r4, #0]
 8003976:	4d27      	ldr	r5, [pc, #156]	; (8003a14 <TIM3_IRQHandler+0x168>)
 8003978:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 800397c:	6849      	ldr	r1, [r1, #4]
 800397e:	f3c1 21c0 	ubfx	r1, r1, #11, #1
 8003982:	9101      	str	r1, [sp, #4]
 8003984:	9000      	str	r0, [sp, #0]
 8003986:	f240 51d2 	movw	r1, #1490	; 0x5d2
 800398a:	4823      	ldr	r0, [pc, #140]	; (8003a18 <TIM3_IRQHandler+0x16c>)
 800398c:	f002 fd31 	bl	80063f2 <iprintf>
		gSequencerMode_1 = SEQUENCER_MODE_RUN;
 8003990:	2000      	movs	r0, #0
 8003992:	7030      	strb	r0, [r6, #0]
		gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8003994:	7821      	ldrb	r1, [r4, #0]
 8003996:	f7fe ff27 	bl	80027e8 <GetNextStep>
 800399a:	7020      	strb	r0, [r4, #0]
		TIM3->CR1 &= ~TIM_CR1_CEN;
 800399c:	4a18      	ldr	r2, [pc, #96]	; (8003a00 <TIM3_IRQHandler+0x154>)
 800399e:	8813      	ldrh	r3, [r2, #0]
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	f023 0301 	bic.w	r3, r3, #1
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	8013      	strh	r3, [r2, #0]
		PULSE_LED_I_ALL_ON;
 80039aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039ae:	4816      	ldr	r0, [pc, #88]	; (8003a08 <TIM3_IRQHandler+0x15c>)
 80039b0:	f7fd fb91 	bl	80010d6 <GPIO_ResetBits>
					if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 80039b4:	7823      	ldrb	r3, [r4, #0]
 80039b6:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80039ba:	686b      	ldr	r3, [r5, #4]
 80039bc:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80039c0:	d112      	bne.n	80039e8 <TIM3_IRQHandler+0x13c>
					if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 80039c2:	4b12      	ldr	r3, [pc, #72]	; (8003a0c <TIM3_IRQHandler+0x160>)
 80039c4:	781a      	ldrb	r2, [r3, #0]
 80039c6:	4b13      	ldr	r3, [pc, #76]	; (8003a14 <TIM3_IRQHandler+0x168>)
 80039c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80039d2:	d10f      	bne.n	80039f4 <TIM3_IRQHandler+0x148>
					TIM_Cmd(TIM14, ENABLE);
 80039d4:	4c11      	ldr	r4, [pc, #68]	; (8003a1c <TIM3_IRQHandler+0x170>)
 80039d6:	2101      	movs	r1, #1
 80039d8:	4620      	mov	r0, r4
 80039da:	f7fd fd63 	bl	80014a4 <TIM_Cmd>
					TIM_SetCounter(TIM14, 0x00);
 80039de:	2100      	movs	r1, #0
 80039e0:	4620      	mov	r0, r4
 80039e2:	f7fd fd50 	bl	8001486 <TIM_SetCounter>
};
 80039e6:	e77b      	b.n	80038e0 <TIM3_IRQHandler+0x34>
						PULSE_LED_I_1_ON;
 80039e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80039ec:	4806      	ldr	r0, [pc, #24]	; (8003a08 <TIM3_IRQHandler+0x15c>)
 80039ee:	f7fd fb72 	bl	80010d6 <GPIO_ResetBits>
 80039f2:	e7e6      	b.n	80039c2 <TIM3_IRQHandler+0x116>
						PULSE_LED_I_2_ON;
 80039f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80039f8:	4803      	ldr	r0, [pc, #12]	; (8003a08 <TIM3_IRQHandler+0x15c>)
 80039fa:	f7fd fb6c 	bl	80010d6 <GPIO_ResetBits>
 80039fe:	e7e9      	b.n	80039d4 <TIM3_IRQHandler+0x128>
 8003a00:	40000400 	.word	0x40000400
 8003a04:	200002c1 	.word	0x200002c1
 8003a08:	40020400 	.word	0x40020400
 8003a0c:	200002bf 	.word	0x200002bf
 8003a10:	200002bd 	.word	0x200002bd
 8003a14:	200008a4 	.word	0x200008a4
 8003a18:	08006498 	.word	0x08006498
 8003a1c:	40002000 	.word	0x40002000

08003a20 <TIM7_IRQHandler>:

//Section 2
void TIM7_IRQHandler()
{
 8003a20:	b510      	push	{r4, lr}
	TIM7->SR = (uint16_t) ~TIM_IT_Update;	
 8003a22:	4b40      	ldr	r3, [pc, #256]	; (8003b24 <TIM7_IRQHandler+0x104>)
 8003a24:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003a28:	821a      	strh	r2, [r3, #16]
	
	if ( (gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) 
 8003a2a:	4b3f      	ldr	r3, [pc, #252]	; (8003b28 <TIM7_IRQHandler+0x108>)
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d00f      	beq.n	8003a54 <TIM7_IRQHandler+0x34>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 0) ) {
	}
	else if((gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) 
 8003a34:	4b3c      	ldr	r3, [pc, #240]	; (8003b28 <TIM7_IRQHandler+0x108>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b04      	cmp	r3, #4
 8003a3c:	d011      	beq.n	8003a62 <TIM7_IRQHandler+0x42>
		gSequencerMode_2 = SEQUENCER_MODE_RUN;
		gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
		TIM7->CR1 &= ~TIM_CR1_CEN;
	}
	
	if((gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) 
 8003a3e:	4b3a      	ldr	r3, [pc, #232]	; (8003b28 <TIM7_IRQHandler+0x108>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b05      	cmp	r3, #5
 8003a46:	d022      	beq.n	8003a8e <TIM7_IRQHandler+0x6e>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 1))
	{
	}
	else if((gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) 
 8003a48:	4b37      	ldr	r3, [pc, #220]	; (8003b28 <TIM7_IRQHandler+0x108>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b05      	cmp	r3, #5
 8003a50:	d024      	beq.n	8003a9c <TIM7_IRQHandler+0x7c>
						};

						TIM_Cmd(TIM8, ENABLE);
						TIM_SetCounter(TIM8, 0x00);
	}
};
 8003a52:	bd10      	pop	{r4, pc}
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 0) ) {
 8003a54:	2140      	movs	r1, #64	; 0x40
 8003a56:	4835      	ldr	r0, [pc, #212]	; (8003b2c <TIM7_IRQHandler+0x10c>)
 8003a58:	f7fd fb34 	bl	80010c4 <GPIO_ReadInputDataBit>
 8003a5c:	2800      	cmp	r0, #0
 8003a5e:	d0ee      	beq.n	8003a3e <TIM7_IRQHandler+0x1e>
 8003a60:	e7e8      	b.n	8003a34 <TIM7_IRQHandler+0x14>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 1))
 8003a62:	2140      	movs	r1, #64	; 0x40
 8003a64:	4831      	ldr	r0, [pc, #196]	; (8003b2c <TIM7_IRQHandler+0x10c>)
 8003a66:	f7fd fb2d 	bl	80010c4 <GPIO_ReadInputDataBit>
 8003a6a:	2801      	cmp	r0, #1
 8003a6c:	d1e7      	bne.n	8003a3e <TIM7_IRQHandler+0x1e>
		gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8003a6e:	4b2e      	ldr	r3, [pc, #184]	; (8003b28 <TIM7_IRQHandler+0x108>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
		gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8003a74:	4c2e      	ldr	r4, [pc, #184]	; (8003b30 <TIM7_IRQHandler+0x110>)
 8003a76:	7821      	ldrb	r1, [r4, #0]
 8003a78:	f7fe feb6 	bl	80027e8 <GetNextStep>
 8003a7c:	7020      	strb	r0, [r4, #0]
		TIM7->CR1 &= ~TIM_CR1_CEN;
 8003a7e:	4a29      	ldr	r2, [pc, #164]	; (8003b24 <TIM7_IRQHandler+0x104>)
 8003a80:	8813      	ldrh	r3, [r2, #0]
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	f023 0301 	bic.w	r3, r3, #1
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	8013      	strh	r3, [r2, #0]
 8003a8c:	e7d7      	b.n	8003a3e <TIM7_IRQHandler+0x1e>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 1))
 8003a8e:	2140      	movs	r1, #64	; 0x40
 8003a90:	4826      	ldr	r0, [pc, #152]	; (8003b2c <TIM7_IRQHandler+0x10c>)
 8003a92:	f7fd fb17 	bl	80010c4 <GPIO_ReadInputDataBit>
 8003a96:	2801      	cmp	r0, #1
 8003a98:	d1d6      	bne.n	8003a48 <TIM7_IRQHandler+0x28>
 8003a9a:	e7da      	b.n	8003a52 <TIM7_IRQHandler+0x32>
			&& (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6) == 0))
 8003a9c:	2140      	movs	r1, #64	; 0x40
 8003a9e:	4823      	ldr	r0, [pc, #140]	; (8003b2c <TIM7_IRQHandler+0x10c>)
 8003aa0:	f7fd fb10 	bl	80010c4 <GPIO_ReadInputDataBit>
 8003aa4:	2800      	cmp	r0, #0
 8003aa6:	d1d4      	bne.n	8003a52 <TIM7_IRQHandler+0x32>
		gSequencerMode_2 = SEQUENCER_MODE_RUN;
 8003aa8:	4b1f      	ldr	r3, [pc, #124]	; (8003b28 <TIM7_IRQHandler+0x108>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	701a      	strb	r2, [r3, #0]
		gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8003aae:	4c20      	ldr	r4, [pc, #128]	; (8003b30 <TIM7_IRQHandler+0x110>)
 8003ab0:	7821      	ldrb	r1, [r4, #0]
 8003ab2:	2001      	movs	r0, #1
 8003ab4:	f7fe fe98 	bl	80027e8 <GetNextStep>
 8003ab8:	7020      	strb	r0, [r4, #0]
		TIM7->CR1 &= ~TIM_CR1_CEN;
 8003aba:	4a1a      	ldr	r2, [pc, #104]	; (8003b24 <TIM7_IRQHandler+0x104>)
 8003abc:	8813      	ldrh	r3, [r2, #0]
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	f023 0301 	bic.w	r3, r3, #1
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	8013      	strh	r3, [r2, #0]
		PULSE_LED_II_ALL_ON;
 8003ac8:	2104      	movs	r1, #4
 8003aca:	481a      	ldr	r0, [pc, #104]	; (8003b34 <TIM7_IRQHandler+0x114>)
 8003acc:	f7fd fb03 	bl	80010d6 <GPIO_ResetBits>
						if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8003ad0:	7823      	ldrb	r3, [r4, #0]
 8003ad2:	f103 0220 	add.w	r2, r3, #32
 8003ad6:	4b18      	ldr	r3, [pc, #96]	; (8003b38 <TIM7_IRQHandler+0x118>)
 8003ad8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003ae2:	d114      	bne.n	8003b0e <TIM7_IRQHandler+0xee>
						if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8003ae4:	4b12      	ldr	r3, [pc, #72]	; (8003b30 <TIM7_IRQHandler+0x110>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	f103 0220 	add.w	r2, r3, #32
 8003aec:	4b12      	ldr	r3, [pc, #72]	; (8003b38 <TIM7_IRQHandler+0x118>)
 8003aee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003af8:	d10e      	bne.n	8003b18 <TIM7_IRQHandler+0xf8>
						TIM_Cmd(TIM8, ENABLE);
 8003afa:	4c10      	ldr	r4, [pc, #64]	; (8003b3c <TIM7_IRQHandler+0x11c>)
 8003afc:	2101      	movs	r1, #1
 8003afe:	4620      	mov	r0, r4
 8003b00:	f7fd fcd0 	bl	80014a4 <TIM_Cmd>
						TIM_SetCounter(TIM8, 0x00);
 8003b04:	2100      	movs	r1, #0
 8003b06:	4620      	mov	r0, r4
 8003b08:	f7fd fcbd 	bl	8001486 <TIM_SetCounter>
};
 8003b0c:	e7a1      	b.n	8003a52 <TIM7_IRQHandler+0x32>
							PULSE_LED_II_1_ON;
 8003b0e:	2108      	movs	r1, #8
 8003b10:	4808      	ldr	r0, [pc, #32]	; (8003b34 <TIM7_IRQHandler+0x114>)
 8003b12:	f7fd fae0 	bl	80010d6 <GPIO_ResetBits>
 8003b16:	e7e5      	b.n	8003ae4 <TIM7_IRQHandler+0xc4>
							PULSE_LED_II_2_ON;
 8003b18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b1c:	4805      	ldr	r0, [pc, #20]	; (8003b34 <TIM7_IRQHandler+0x114>)
 8003b1e:	f7fd fada 	bl	80010d6 <GPIO_ResetBits>
 8003b22:	e7ea      	b.n	8003afa <TIM7_IRQHandler+0xda>
 8003b24:	40001400 	.word	0x40001400
 8003b28:	200002c2 	.word	0x200002c2
 8003b2c:	40020400 	.word	0x40020400
 8003b30:	200002c0 	.word	0x200002c0
 8003b34:	40020000 	.word	0x40020000
 8003b38:	200008a4 	.word	0x200008a4
 8003b3c:	40010400 	.word	0x40010400

08003b40 <PulsesInit>:

/*
Init GPIO for pulses generation
*/
void PulsesInit()
{
 8003b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b42:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_Pulses;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8003b44:	2101      	movs	r1, #1
 8003b46:	2002      	movs	r0, #2
 8003b48:	f7fd fb3a 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_Pulses, 0, sizeof(GPIO_Pulses));
 8003b4c:	2700      	movs	r7, #0
 8003b4e:	f8ad 7006 	strh.w	r7, [sp, #6]
	GPIO_Pulses.GPIO_Pin 		= PULSE_LED_I_ALL|PULSE_LED_I_1|PULSE_LED_I_2;
 8003b52:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8003b56:	9300      	str	r3, [sp, #0]
	GPIO_Pulses.GPIO_Mode 	= GPIO_Mode_OUT;
 8003b58:	2401      	movs	r4, #1
 8003b5a:	f88d 4004 	strb.w	r4, [sp, #4]
	GPIO_Pulses.GPIO_OType	= GPIO_OType_PP;
	GPIO_Pulses.GPIO_PuPd		= GPIO_PuPd_NOPULL;
	GPIO_Pulses.GPIO_Speed	= GPIO_Speed_100MHz;
 8003b5e:	2603      	movs	r6, #3
 8003b60:	f88d 6005 	strb.w	r6, [sp, #5]
	
	GPIO_Init(GPIOB, &GPIO_Pulses);
 8003b64:	4d1a      	ldr	r5, [pc, #104]	; (8003bd0 <PulsesInit+0x90>)
 8003b66:	4669      	mov	r1, sp
 8003b68:	4628      	mov	r0, r5
 8003b6a:	f7fd fa5d 	bl	8001028 <GPIO_Init>
	
	PULSE_LED_I_ALL_OFF;
 8003b6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b72:	4628      	mov	r0, r5
 8003b74:	f7fd faad 	bl	80010d2 <GPIO_SetBits>
	PULSE_LED_I_1_OFF;
 8003b78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b7c:	4628      	mov	r0, r5
 8003b7e:	f7fd faa8 	bl	80010d2 <GPIO_SetBits>
	PULSE_LED_I_2_OFF;
 8003b82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b86:	4628      	mov	r0, r5
 8003b88:	f7fd faa3 	bl	80010d2 <GPIO_SetBits>
		
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003b8c:	4621      	mov	r1, r4
 8003b8e:	4620      	mov	r0, r4
 8003b90:	f7fd fb16 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	memset(&GPIO_Pulses, 0, sizeof(GPIO_Pulses));
 8003b94:	f8ad 7006 	strh.w	r7, [sp, #6]
	GPIO_Pulses.GPIO_Pin 		= PULSE_LED_II_ALL|PULSE_LED_II_1|PULSE_LED_II_2;
 8003b98:	f241 030c 	movw	r3, #4108	; 0x100c
 8003b9c:	9300      	str	r3, [sp, #0]
	GPIO_Pulses.GPIO_Mode 	= GPIO_Mode_OUT;
 8003b9e:	f88d 4004 	strb.w	r4, [sp, #4]
	GPIO_Pulses.GPIO_OType	= GPIO_OType_PP;
	GPIO_Pulses.GPIO_PuPd		= GPIO_PuPd_NOPULL;
	GPIO_Pulses.GPIO_Speed	= GPIO_Speed_100MHz;
 8003ba2:	f88d 6005 	strb.w	r6, [sp, #5]
	
	GPIO_Init(GPIOA, &GPIO_Pulses);
 8003ba6:	4c0b      	ldr	r4, [pc, #44]	; (8003bd4 <PulsesInit+0x94>)
 8003ba8:	4669      	mov	r1, sp
 8003baa:	4620      	mov	r0, r4
 8003bac:	f7fd fa3c 	bl	8001028 <GPIO_Init>
	
	PULSE_LED_II_ALL_OFF;
 8003bb0:	2104      	movs	r1, #4
 8003bb2:	4620      	mov	r0, r4
 8003bb4:	f7fd fa8d 	bl	80010d2 <GPIO_SetBits>
	PULSE_LED_II_1_OFF;
 8003bb8:	2108      	movs	r1, #8
 8003bba:	4620      	mov	r0, r4
 8003bbc:	f7fd fa89 	bl	80010d2 <GPIO_SetBits>
	PULSE_LED_II_2_OFF;
 8003bc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bc4:	4620      	mov	r0, r4
 8003bc6:	f7fd fa84 	bl	80010d2 <GPIO_SetBits>
};
 8003bca:	b003      	add	sp, #12
 8003bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40020400 	.word	0x40020400
 8003bd4:	40020000 	.word	0x40020000

08003bd8 <DisplayLedsIOInit>:

/*
Init GPIOs for display leds
*/
void DisplayLedsIOInit(void)
{
 8003bd8:	b500      	push	{lr}
 8003bda:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	
	//Ã�ËœÃ�Â½Ã�Â¸Ã‘â€ Ã�Â¸Ã�Â°Ã�Â»Ã�Â¸Ã�Â·Ã�Â°Ã‘ï¿½ Ã�Â¿Ã�ÂµÃ‘â‚¬Ã�Â¸Ã‘â€žÃ�ÂµÃ‘â‚¬Ã�Â¸Ã�Â¸ Ã�Â´Ã�Â»Ã‘ï¿½ Ã‘Æ’Ã�Â¿Ã‘â‚¬Ã�Â°Ã�Â²Ã�Â»Ã�ÂµÃ�Â½Ã�Â¸Ã‘ï¿½ Ã‘ï¿½Ã�Â²Ã�ÂµÃ‘â€šÃ�Â¾Ã�Â´Ã�Â¸Ã�Â¾Ã�Â´Ã�Â°Ã�Â¼Ã�Â¸ DISPLAY
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003bdc:	2101      	movs	r1, #1
 8003bde:	4608      	mov	r0, r1
 8003be0:	f7fd faee 	bl	80011c0 <RCC_AHB1PeriphClockCmd>
	
	GPIO_InitStructure.GPIO_Pin 	= DISPLAY_LED_I|DISPLAY_LED_II;
 8003be4:	23c0      	movs	r3, #192	; 0xc0
 8003be6:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8003be8:	2303      	movs	r3, #3
 8003bea:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_OUT;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003bfa:	4669      	mov	r1, sp
 8003bfc:	4802      	ldr	r0, [pc, #8]	; (8003c08 <DisplayLedsIOInit+0x30>)
 8003bfe:	f7fd fa13 	bl	8001028 <GPIO_Init>
};
 8003c02:	b003      	add	sp, #12
 8003c04:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c08:	40020000 	.word	0x40020000

08003c0c <InternalDACInit>:

/*
 Init internal DAC
*/
void InternalDACInit(void)
{
 8003c0c:	b510      	push	{r4, lr}
 8003c0e:	b086      	sub	sp, #24
	DAC_InitTypeDef mDacInit;
	GPIO_InitTypeDef mGPIO_InitStructure;
	
	DAC_StructInit(&mDacInit);
 8003c10:	a802      	add	r0, sp, #8
 8003c12:	f7fd f973 	bl	8000efc <DAC_StructInit>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003c16:	2101      	movs	r1, #1
 8003c18:	4608      	mov	r0, r1
 8003c1a:	f7fd fad1 	bl	80011c0 <RCC_AHB1PeriphClockCmd>

	//GPIOs init
	
	mGPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_4|GPIO_Pin_5;
 8003c1e:	2330      	movs	r3, #48	; 0x30
 8003c20:	9300      	str	r3, [sp, #0]
	mGPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8003c22:	2303      	movs	r3, #3
 8003c24:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_Init(GPIOA, &mGPIO_InitStructure);
 8003c28:	4669      	mov	r1, sp
 8003c2a:	4814      	ldr	r0, [pc, #80]	; (8003c7c <InternalDACInit+0x70>)
 8003c2c:	f7fd f9fc 	bl	8001028 <GPIO_Init>
		
	/* DAC Periph clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 8003c30:	2101      	movs	r1, #1
 8003c32:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003c36:	f7fd fad1 	bl	80011dc <RCC_APB1PeriphClockCmd>
	
	//DAC init
	mDacInit.DAC_Trigger 				= DAC_Trigger_None;
 8003c3a:	2400      	movs	r4, #0
 8003c3c:	9402      	str	r4, [sp, #8]
	mDacInit.DAC_OutputBuffer 	= DAC_OutputBuffer_Disable;
 8003c3e:	2302      	movs	r3, #2
 8003c40:	9305      	str	r3, [sp, #20]
	mDacInit.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8003c42:	9403      	str	r4, [sp, #12]

	DAC_DeInit();
 8003c44:	f7fd f935 	bl	8000eb2 <DAC_DeInit>
	
	DAC_Init(DAC_Channel_1, &mDacInit);
 8003c48:	a902      	add	r1, sp, #8
 8003c4a:	4620      	mov	r0, r4
 8003c4c:	f7fd f93e 	bl	8000ecc <DAC_Init>
	DAC_Init(DAC_Channel_2, &mDacInit);
 8003c50:	a902      	add	r1, sp, #8
 8003c52:	2010      	movs	r0, #16
 8003c54:	f7fd f93a 	bl	8000ecc <DAC_Init>
	
	DAC_Cmd(DAC_Channel_1, ENABLE);
 8003c58:	2101      	movs	r1, #1
 8003c5a:	4620      	mov	r0, r4
 8003c5c:	f7fd f954 	bl	8000f08 <DAC_Cmd>
	DAC_Cmd(DAC_Channel_2, ENABLE);
 8003c60:	2101      	movs	r1, #1
 8003c62:	2010      	movs	r0, #16
 8003c64:	f7fd f950 	bl	8000f08 <DAC_Cmd>
	
	DAC_SetChannel1Data(DAC_Align_12b_R, 0);
 8003c68:	4621      	mov	r1, r4
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	f7fd f960 	bl	8000f30 <DAC_SetChannel1Data>
	DAC_SetChannel2Data(DAC_Align_12b_R, 0);
 8003c70:	4621      	mov	r1, r4
 8003c72:	4620      	mov	r0, r4
 8003c74:	f7fd f96c 	bl	8000f50 <DAC_SetChannel2Data>
};
 8003c78:	b006      	add	sp, #24
 8003c7a:	bd10      	pop	{r4, pc}
 8003c7c:	40020000 	.word	0x40020000

08003c80 <keyb_proc>:

/*
	Scan all switches
*/
unsigned char keyb_proc(uButtons * key)
{
 8003c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c82:	b083      	sub	sp, #12
 8003c84:	4604      	mov	r4, r0
	unsigned char StepNum = 0, Section = 0, max_step;
	uStep tmpStep;
	
	if(Is_Expander_Present()) max_step = 31;
 8003c86:	f7fd fff7 	bl	8001c78 <Is_Expander_Present>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	f000 82d5 	beq.w	800423a <keyb_proc+0x5ba>
 8003c90:	261f      	movs	r6, #31
	else max_step = 15;
			 
	/* Determine step num for different DisplayModes */
	if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 8003c92:	4bc6      	ldr	r3, [pc, #792]	; (8003fac <keyb_proc+0x32c>)
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f040 82d1 	bne.w	800423e <keyb_proc+0x5be>
		StepNum = gSequenceStepNumber_1;
 8003c9c:	4bc4      	ldr	r3, [pc, #784]	; (8003fb0 <keyb_proc+0x330>)
 8003c9e:	781b      	ldrb	r3, [r3, #0]
 8003ca0:	b2db      	uxtb	r3, r3
		Section = 0;
	};
	if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 8003ca2:	4ac2      	ldr	r2, [pc, #776]	; (8003fac <keyb_proc+0x32c>)
 8003ca4:	7812      	ldrb	r2, [r2, #0]
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	2a01      	cmp	r2, #1
 8003caa:	f000 82ca 	beq.w	8004242 <keyb_proc+0x5c2>
 8003cae:	2200      	movs	r2, #0
		StepNum = gSequenceStepNumber_2;
		Section = 1;
	};
	if (gDisplayMode == DISPLAY_MODE_EDIT_1) {
 8003cb0:	49be      	ldr	r1, [pc, #760]	; (8003fac <keyb_proc+0x32c>)
 8003cb2:	7809      	ldrb	r1, [r1, #0]
 8003cb4:	b2c9      	uxtb	r1, r1
 8003cb6:	2902      	cmp	r1, #2
 8003cb8:	f000 82c7 	beq.w	800424a <keyb_proc+0x5ca>
		StepNum = gEditModeStepNum;
		Section = 0;
	};
	if (gDisplayMode == DISPLAY_MODE_EDIT_2) {
 8003cbc:	49bb      	ldr	r1, [pc, #748]	; (8003fac <keyb_proc+0x32c>)
 8003cbe:	7809      	ldrb	r1, [r1, #0]
 8003cc0:	b2c9      	uxtb	r1, r1
 8003cc2:	2903      	cmp	r1, #3
 8003cc4:	f000 82c5 	beq.w	8004252 <keyb_proc+0x5d2>
		StepNum = gEditModeStepNum;
		Section = 1;
	};
	
	if (gDisplayMode == DISPLAY_MODE_SAVE_1) {
 8003cc8:	49b8      	ldr	r1, [pc, #736]	; (8003fac <keyb_proc+0x32c>)
 8003cca:	7809      	ldrb	r1, [r1, #0]
 8003ccc:	b2c9      	uxtb	r1, r1
 8003cce:	2904      	cmp	r1, #4
 8003cd0:	f000 82c3 	beq.w	800425a <keyb_proc+0x5da>
		StepNum = gEditModeStepNum;
		Section = 0;
	};
	if (gDisplayMode == DISPLAY_MODE_SAVE_2) {
 8003cd4:	49b5      	ldr	r1, [pc, #724]	; (8003fac <keyb_proc+0x32c>)
 8003cd6:	7809      	ldrb	r1, [r1, #0]
 8003cd8:	b2c9      	uxtb	r1, r1
 8003cda:	2905      	cmp	r1, #5
 8003cdc:	f000 82c1 	beq.w	8004262 <keyb_proc+0x5e2>
		StepNum = gEditModeStepNum;
		Section = 1;
	};
	if (gDisplayMode == DISPLAY_MODE_LOAD_1) {
 8003ce0:	49b2      	ldr	r1, [pc, #712]	; (8003fac <keyb_proc+0x32c>)
 8003ce2:	7809      	ldrb	r1, [r1, #0]
 8003ce4:	b2c9      	uxtb	r1, r1
 8003ce6:	2906      	cmp	r1, #6
 8003ce8:	f000 82bf 	beq.w	800426a <keyb_proc+0x5ea>
		StepNum = gEditModeStepNum;
		Section = 0;
	};
	if (gDisplayMode == DISPLAY_MODE_LOAD_2) {
 8003cec:	49af      	ldr	r1, [pc, #700]	; (8003fac <keyb_proc+0x32c>)
 8003cee:	7809      	ldrb	r1, [r1, #0]
 8003cf0:	b2c9      	uxtb	r1, r1
 8003cf2:	2907      	cmp	r1, #7
 8003cf4:	f000 82bd 	beq.w	8004272 <keyb_proc+0x5f2>
		StepNum = gEditModeStepNum;
		Section = 1;
	};
	
	tmpStep = Steps[Section][StepNum];	
 8003cf8:	4617      	mov	r7, r2
 8003cfa:	461d      	mov	r5, r3
 8003cfc:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8003d00:	4aac      	ldr	r2, [pc, #688]	; (8003fb4 <keyb_proc+0x334>)
 8003d02:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003d06:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003d0a:	ab02      	add	r3, sp, #8
 8003d0c:	e903 0003 	stmdb	r3, {r0, r1}
				
	
		/* Middle section */
		
		if ( !key->b.Voltage0 ) {
 8003d10:	7862      	ldrb	r2, [r4, #1]
 8003d12:	f012 0f10 	tst.w	r2, #16
 8003d16:	d10f      	bne.n	8003d38 <keyb_proc+0xb8>
			tmpStep.b.Voltage0 = 1;
 8003d18:	f89d 3003 	ldrb.w	r3, [sp, #3]
			tmpStep.b.Voltage2 = 0;
 8003d1c:	f043 0310 	orr.w	r3, r3, #16
			tmpStep.b.Voltage4 = 0;
			tmpStep.b.Voltage6 = 0;
			tmpStep.b.Voltage8 = 0;
 8003d20:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8003d24:	f36f 0100 	bfc	r1, #0, #1
 8003d28:	f88d 1004 	strb.w	r1, [sp, #4]
			tmpStep.b.FullRange = 0;
 8003d2c:	f003 031f 	and.w	r3, r3, #31
 8003d30:	f36f 0382 	bfc	r3, #2, #1
 8003d34:	f88d 3003 	strb.w	r3, [sp, #3]
		};
		
		if ( !key->b.Voltage2 ) {
 8003d38:	f012 0f20 	tst.w	r2, #32
 8003d3c:	d111      	bne.n	8003d62 <keyb_proc+0xe2>
			tmpStep.b.Voltage0 = 0;
 8003d3e:	f89d 3003 	ldrb.w	r3, [sp, #3]
			tmpStep.b.Voltage2 = 1;
 8003d42:	f003 03ef 	and.w	r3, r3, #239	; 0xef
			tmpStep.b.Voltage4 = 0;
 8003d46:	f043 0320 	orr.w	r3, r3, #32
			tmpStep.b.Voltage6 = 0;
			tmpStep.b.Voltage8 = 0;
 8003d4a:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8003d4e:	f36f 0100 	bfc	r1, #0, #1
 8003d52:	f88d 1004 	strb.w	r1, [sp, #4]
			tmpStep.b.FullRange = 0;
 8003d56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d5a:	f36f 0382 	bfc	r3, #2, #1
 8003d5e:	f88d 3003 	strb.w	r3, [sp, #3]
		};
		
		if ( !key->b.Voltage4 ) {
 8003d62:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003d66:	d111      	bne.n	8003d8c <keyb_proc+0x10c>
			tmpStep.b.Voltage0 = 0;
 8003d68:	f89d 3003 	ldrb.w	r3, [sp, #3]
			tmpStep.b.Voltage2 = 0;
			tmpStep.b.Voltage4 = 1;
 8003d6c:	f003 03cf 	and.w	r3, r3, #207	; 0xcf
			tmpStep.b.Voltage6 = 0;
 8003d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
			tmpStep.b.Voltage8 = 0;
 8003d74:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8003d78:	f36f 0100 	bfc	r1, #0, #1
 8003d7c:	f88d 1004 	strb.w	r1, [sp, #4]
			tmpStep.b.FullRange = 0;
 8003d80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d84:	f36f 0382 	bfc	r3, #2, #1
 8003d88:	f88d 3003 	strb.w	r3, [sp, #3]
		};
		
		if ( !key->b.Voltage6 ) {
 8003d8c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003d90:	d10f      	bne.n	8003db2 <keyb_proc+0x132>
			tmpStep.b.Voltage0 = 0;
 8003d92:	f89d 3003 	ldrb.w	r3, [sp, #3]
			tmpStep.b.Voltage2 = 0;
			tmpStep.b.Voltage4 = 0;
			tmpStep.b.Voltage6 = 1;
 8003d96:	f003 038f 	and.w	r3, r3, #143	; 0x8f
			tmpStep.b.Voltage8 = 0;
 8003d9a:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8003d9e:	f36f 0100 	bfc	r1, #0, #1
 8003da2:	f88d 1004 	strb.w	r1, [sp, #4]
			tmpStep.b.FullRange = 0;
 8003da6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003daa:	f36f 0382 	bfc	r3, #2, #1
 8003dae:	f88d 3003 	strb.w	r3, [sp, #3]
		};
		
		if ( !key->b.Voltage8 ) {
 8003db2:	78a3      	ldrb	r3, [r4, #2]
 8003db4:	f013 0f01 	tst.w	r3, #1
 8003db8:	d10d      	bne.n	8003dd6 <keyb_proc+0x156>
			tmpStep.b.Voltage0 = 0;
 8003dba:	f89d 1003 	ldrb.w	r1, [sp, #3]
			tmpStep.b.Voltage2 = 0;
			tmpStep.b.Voltage4 = 0;
			tmpStep.b.Voltage6 = 0;
			tmpStep.b.Voltage8 = 1;
 8003dbe:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8003dc2:	f040 0001 	orr.w	r0, r0, #1
 8003dc6:	f88d 0004 	strb.w	r0, [sp, #4]
			tmpStep.b.FullRange = 0;
 8003dca:	f001 010f 	and.w	r1, r1, #15
 8003dce:	f36f 0182 	bfc	r1, #2, #1
 8003dd2:	f88d 1003 	strb.w	r1, [sp, #3]
		};
		
		if ( !key->b.FullRangeOn ) {
 8003dd6:	f012 0f01 	tst.w	r2, #1
 8003dda:	d10d      	bne.n	8003df8 <keyb_proc+0x178>
			tmpStep.b.Voltage0 = 0;
 8003ddc:	f89d 1003 	ldrb.w	r1, [sp, #3]
			tmpStep.b.Voltage2 = 0;
			tmpStep.b.Voltage4 = 0;
			tmpStep.b.Voltage6 = 0;
			tmpStep.b.Voltage8 = 0;
 8003de0:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8003de4:	f36f 0000 	bfc	r0, #0, #1
 8003de8:	f88d 0004 	strb.w	r0, [sp, #4]
			tmpStep.b.FullRange = 1;
 8003dec:	f001 010f 	and.w	r1, r1, #15
 8003df0:	f041 0104 	orr.w	r1, r1, #4
 8003df4:	f88d 1003 	strb.w	r1, [sp, #3]
		};
		
		if ( !key->b.Pulse1On ) {
 8003df8:	78e1      	ldrb	r1, [r4, #3]
 8003dfa:	f011 0f10 	tst.w	r1, #16
 8003dfe:	d105      	bne.n	8003e0c <keyb_proc+0x18c>
			tmpStep.b.OutputPulse1 = 1;
 8003e00:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8003e04:	f040 0008 	orr.w	r0, r0, #8
 8003e08:	f88d 0005 	strb.w	r0, [sp, #5]
		};
		
		if ( !key->b.Pulse1Off ) {
 8003e0c:	f011 0f20 	tst.w	r1, #32
 8003e10:	d105      	bne.n	8003e1e <keyb_proc+0x19e>
			tmpStep.b.OutputPulse1 = 0;
 8003e12:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8003e16:	f36f 00c3 	bfc	r0, #3, #1
 8003e1a:	f88d 0005 	strb.w	r0, [sp, #5]
		};
		
		if ( !key->b.Pulse2On ) {
 8003e1e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003e22:	d105      	bne.n	8003e30 <keyb_proc+0x1b0>
			tmpStep.b.OutputPulse2 = 1;
 8003e24:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8003e28:	f040 0010 	orr.w	r0, r0, #16
 8003e2c:	f88d 0005 	strb.w	r0, [sp, #5]
		};
		
		if ( !key->b.Pulse2Off ) {
 8003e30:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003e34:	d105      	bne.n	8003e42 <keyb_proc+0x1c2>
			tmpStep.b.OutputPulse2 = 0;
 8003e36:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8003e3a:	f36f 1104 	bfc	r1, #4, #1
 8003e3e:	f88d 1005 	strb.w	r1, [sp, #5]
		};
		
		if ( !key->b.OutputQuantize ) {
 8003e42:	7821      	ldrb	r1, [r4, #0]
 8003e44:	f011 0f10 	tst.w	r1, #16
 8003e48:	d105      	bne.n	8003e56 <keyb_proc+0x1d6>
			tmpStep.b.Quantize = 1;
 8003e4a:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003e4e:	f040 0001 	orr.w	r0, r0, #1
 8003e52:	f88d 0003 	strb.w	r0, [sp, #3]
		};
		
		if ( !key->b.OutputContinuous ) {
 8003e56:	f011 0f20 	tst.w	r1, #32
 8003e5a:	d105      	bne.n	8003e68 <keyb_proc+0x1e8>
			tmpStep.b.Quantize = 0;
 8003e5c:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003e60:	f36f 0000 	bfc	r0, #0, #1
 8003e64:	f88d 0003 	strb.w	r0, [sp, #3]
		};
		
		if ( !key->b.IntegrationSloped ) {
 8003e68:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003e6c:	d105      	bne.n	8003e7a <keyb_proc+0x1fa>
			tmpStep.b.Sloped = 1;
 8003e6e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8003e72:	f040 0002 	orr.w	r0, r0, #2
 8003e76:	f88d 0003 	strb.w	r0, [sp, #3]
		};
		
		if ( !key->b.IntegrationStepped ) {
 8003e7a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003e7e:	d105      	bne.n	8003e8c <keyb_proc+0x20c>
			tmpStep.b.Sloped = 0;
 8003e80:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8003e84:	f36f 0141 	bfc	r1, #1, #1
 8003e88:	f88d 1003 	strb.w	r1, [sp, #3]
		};
		
		if ( !key->b.SourceExternal ) {
 8003e8c:	f012 0f04 	tst.w	r2, #4
 8003e90:	d105      	bne.n	8003e9e <keyb_proc+0x21e>
			tmpStep.b.VoltageSource = 1;
 8003e92:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8003e96:	f041 0108 	orr.w	r1, r1, #8
 8003e9a:	f88d 1003 	strb.w	r1, [sp, #3]
		};
		
		if ( !key->b.SourceInternal ) {
 8003e9e:	f012 0f08 	tst.w	r2, #8
 8003ea2:	d105      	bne.n	8003eb0 <keyb_proc+0x230>
			tmpStep.b.VoltageSource = 0;
 8003ea4:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8003ea8:	f36f 02c3 	bfc	r2, #3, #1
 8003eac:	f88d 2003 	strb.w	r2, [sp, #3]
		};
		
		if ( !key->b.StopOn ) {
 8003eb0:	f013 0f02 	tst.w	r3, #2
 8003eb4:	d13d      	bne.n	8003f32 <keyb_proc+0x2b2>
			tmpStep.b.OpModeSTOP = 1;
 8003eb6:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.OpModeENABLE = 0;
 8003eba:	f042 0202 	orr.w	r2, r2, #2
			tmpStep.b.OpModeSUSTAIN = 0;
 8003ebe:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8003ec2:	f36f 0282 	bfc	r2, #2, #1
 8003ec6:	f88d 2004 	strb.w	r2, [sp, #4]
			if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z) {
 8003eca:	4a38      	ldr	r2, [pc, #224]	; (8003fac <keyb_proc+0x32c>)
 8003ecc:	7812      	ldrb	r2, [r2, #0]
 8003ece:	b122      	cbz	r2, 8003eda <keyb_proc+0x25a>
 8003ed0:	4a36      	ldr	r2, [pc, #216]	; (8003fac <keyb_proc+0x32c>)
 8003ed2:	7812      	ldrb	r2, [r2, #0]
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	2a02      	cmp	r2, #2
 8003ed8:	d105      	bne.n	8003ee6 <keyb_proc+0x266>
 8003eda:	4a37      	ldr	r2, [pc, #220]	; (8003fb8 <keyb_proc+0x338>)
 8003edc:	7812      	ldrb	r2, [r2, #0]
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	2a05      	cmp	r2, #5
 8003ee2:	f000 81ca 	beq.w	800427a <keyb_proc+0x5fa>
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
				};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8003ee6:	4a31      	ldr	r2, [pc, #196]	; (8003fac <keyb_proc+0x32c>)
 8003ee8:	7812      	ldrb	r2, [r2, #0]
 8003eea:	b2d2      	uxtb	r2, r2
 8003eec:	2a01      	cmp	r2, #1
 8003eee:	f000 81c8 	beq.w	8004282 <keyb_proc+0x602>
 8003ef2:	4a2e      	ldr	r2, [pc, #184]	; (8003fac <keyb_proc+0x32c>)
 8003ef4:	7812      	ldrb	r2, [r2, #0]
 8003ef6:	b2d2      	uxtb	r2, r2
 8003ef8:	2a03      	cmp	r2, #3
 8003efa:	f000 81c2 	beq.w	8004282 <keyb_proc+0x602>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
				};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) {
 8003efe:	4a2b      	ldr	r2, [pc, #172]	; (8003fac <keyb_proc+0x32c>)
 8003f00:	7812      	ldrb	r2, [r2, #0]
 8003f02:	b122      	cbz	r2, 8003f0e <keyb_proc+0x28e>
 8003f04:	4a29      	ldr	r2, [pc, #164]	; (8003fac <keyb_proc+0x32c>)
 8003f06:	7812      	ldrb	r2, [r2, #0]
 8003f08:	b2d2      	uxtb	r2, r2
 8003f0a:	2a02      	cmp	r2, #2
 8003f0c:	d105      	bne.n	8003f1a <keyb_proc+0x29a>
 8003f0e:	4a2a      	ldr	r2, [pc, #168]	; (8003fb8 <keyb_proc+0x338>)
 8003f10:	7812      	ldrb	r2, [r2, #0]
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	2a04      	cmp	r2, #4
 8003f16:	f000 81cd 	beq.w	80042b4 <keyb_proc+0x634>
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
				};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 8003f1a:	4a24      	ldr	r2, [pc, #144]	; (8003fac <keyb_proc+0x32c>)
 8003f1c:	7812      	ldrb	r2, [r2, #0]
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	2a01      	cmp	r2, #1
 8003f22:	f000 81cb 	beq.w	80042bc <keyb_proc+0x63c>
 8003f26:	4a21      	ldr	r2, [pc, #132]	; (8003fac <keyb_proc+0x32c>)
 8003f28:	7812      	ldrb	r2, [r2, #0]
 8003f2a:	b2d2      	uxtb	r2, r2
 8003f2c:	2a03      	cmp	r2, #3
 8003f2e:	f000 81c5 	beq.w	80042bc <keyb_proc+0x63c>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
				};
		};
		
		if ( !key->b.StopOff ) {
 8003f32:	f013 0f04 	tst.w	r3, #4
 8003f36:	d105      	bne.n	8003f44 <keyb_proc+0x2c4>
			tmpStep.b.OpModeSTOP = 0;
 8003f38:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003f3c:	f36f 0241 	bfc	r2, #1, #1
 8003f40:	f88d 2004 	strb.w	r2, [sp, #4]
			/* Determine step num for different DisplayModes */
		};
		
		if ( !key->b.SustainOn ) {
 8003f44:	f013 0f08 	tst.w	r3, #8
 8003f48:	d123      	bne.n	8003f92 <keyb_proc+0x312>
			tmpStep.b.OpModeSUSTAIN = 1;
 8003f4a:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.OpModeSTOP = 0;
 8003f4e:	f042 0204 	orr.w	r2, r2, #4
			tmpStep.b.OpModeENABLE = 0;
 8003f52:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 8003f56:	f36f 02c3 	bfc	r2, #3, #1
 8003f5a:	f88d 2004 	strb.w	r2, [sp, #4]
				if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) {
 8003f5e:	4a13      	ldr	r2, [pc, #76]	; (8003fac <keyb_proc+0x32c>)
 8003f60:	7812      	ldrb	r2, [r2, #0]
 8003f62:	b122      	cbz	r2, 8003f6e <keyb_proc+0x2ee>
 8003f64:	4a11      	ldr	r2, [pc, #68]	; (8003fac <keyb_proc+0x32c>)
 8003f66:	7812      	ldrb	r2, [r2, #0]
 8003f68:	b2d2      	uxtb	r2, r2
 8003f6a:	2a02      	cmp	r2, #2
 8003f6c:	d105      	bne.n	8003f7a <keyb_proc+0x2fa>
 8003f6e:	4a12      	ldr	r2, [pc, #72]	; (8003fb8 <keyb_proc+0x338>)
 8003f70:	7812      	ldrb	r2, [r2, #0]
 8003f72:	b2d2      	uxtb	r2, r2
 8003f74:	2a04      	cmp	r2, #4
 8003f76:	f000 81ab 	beq.w	80042d0 <keyb_proc+0x650>
				gSequencerMode_1 = gPrevSequencerMode_1;
			};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 8003f7a:	4a0c      	ldr	r2, [pc, #48]	; (8003fac <keyb_proc+0x32c>)
 8003f7c:	7812      	ldrb	r2, [r2, #0]
 8003f7e:	b2d2      	uxtb	r2, r2
 8003f80:	2a01      	cmp	r2, #1
 8003f82:	f000 81ab 	beq.w	80042dc <keyb_proc+0x65c>
 8003f86:	4a09      	ldr	r2, [pc, #36]	; (8003fac <keyb_proc+0x32c>)
 8003f88:	7812      	ldrb	r2, [r2, #0]
 8003f8a:	b2d2      	uxtb	r2, r2
 8003f8c:	2a03      	cmp	r2, #3
 8003f8e:	f000 81a5 	beq.w	80042dc <keyb_proc+0x65c>
				gSequencerMode_2 = gPrevSequencerMode_2;
			};
		};
		
		if ( !key->b.SustainOff ) {
 8003f92:	f013 0f10 	tst.w	r3, #16
 8003f96:	d128      	bne.n	8003fea <keyb_proc+0x36a>
			tmpStep.b.OpModeSUSTAIN = 0;
 8003f98:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003f9c:	f36f 0282 	bfc	r2, #2, #1
 8003fa0:	f88d 2004 	strb.w	r2, [sp, #4]
			if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z) {
 8003fa4:	4a01      	ldr	r2, [pc, #4]	; (8003fac <keyb_proc+0x32c>)
 8003fa6:	7812      	ldrb	r2, [r2, #0]
 8003fa8:	b16a      	cbz	r2, 8003fc6 <keyb_proc+0x346>
 8003faa:	e007      	b.n	8003fbc <keyb_proc+0x33c>
 8003fac:	200002b0 	.word	0x200002b0
 8003fb0:	200002bf 	.word	0x200002bf
 8003fb4:	200008a4 	.word	0x200008a4
 8003fb8:	200002c1 	.word	0x200002c1
 8003fbc:	4ab6      	ldr	r2, [pc, #728]	; (8004298 <keyb_proc+0x618>)
 8003fbe:	7812      	ldrb	r2, [r2, #0]
 8003fc0:	b2d2      	uxtb	r2, r2
 8003fc2:	2a02      	cmp	r2, #2
 8003fc4:	d105      	bne.n	8003fd2 <keyb_proc+0x352>
 8003fc6:	4ab5      	ldr	r2, [pc, #724]	; (800429c <keyb_proc+0x61c>)
 8003fc8:	7812      	ldrb	r2, [r2, #0]
 8003fca:	b2d2      	uxtb	r2, r2
 8003fcc:	2a05      	cmp	r2, #5
 8003fce:	f000 8191 	beq.w	80042f4 <keyb_proc+0x674>
				gSequencerMode_1 = gPrevSequencerMode_1;
			};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8003fd2:	4ab1      	ldr	r2, [pc, #708]	; (8004298 <keyb_proc+0x618>)
 8003fd4:	7812      	ldrb	r2, [r2, #0]
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	2a01      	cmp	r2, #1
 8003fda:	f000 8191 	beq.w	8004300 <keyb_proc+0x680>
 8003fde:	4aae      	ldr	r2, [pc, #696]	; (8004298 <keyb_proc+0x618>)
 8003fe0:	7812      	ldrb	r2, [r2, #0]
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	2a03      	cmp	r2, #3
 8003fe6:	f000 818b 	beq.w	8004300 <keyb_proc+0x680>
				gSequencerMode_2 = gPrevSequencerMode_2;
			};
		};
		
		if ( !key->b.EnableOn ) {
 8003fea:	f013 0f20 	tst.w	r3, #32
 8003fee:	d123      	bne.n	8004038 <keyb_proc+0x3b8>
			tmpStep.b.OpModeENABLE = 1;
 8003ff0:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.OpModeSTOP = 0;
 8003ff4:	f042 0208 	orr.w	r2, r2, #8
			tmpStep.b.OpModeSUSTAIN = 0;
 8003ff8:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 8003ffc:	f36f 0282 	bfc	r2, #2, #1
 8004000:	f88d 2004 	strb.w	r2, [sp, #4]
						if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z) {
 8004004:	4aa4      	ldr	r2, [pc, #656]	; (8004298 <keyb_proc+0x618>)
 8004006:	7812      	ldrb	r2, [r2, #0]
 8004008:	b122      	cbz	r2, 8004014 <keyb_proc+0x394>
 800400a:	4aa3      	ldr	r2, [pc, #652]	; (8004298 <keyb_proc+0x618>)
 800400c:	7812      	ldrb	r2, [r2, #0]
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	2a02      	cmp	r2, #2
 8004012:	d105      	bne.n	8004020 <keyb_proc+0x3a0>
 8004014:	4aa1      	ldr	r2, [pc, #644]	; (800429c <keyb_proc+0x61c>)
 8004016:	7812      	ldrb	r2, [r2, #0]
 8004018:	b2d2      	uxtb	r2, r2
 800401a:	2a05      	cmp	r2, #5
 800401c:	f000 817c 	beq.w	8004318 <keyb_proc+0x698>
				gSequencerMode_1 = gPrevSequencerMode_1;
			};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8004020:	4a9d      	ldr	r2, [pc, #628]	; (8004298 <keyb_proc+0x618>)
 8004022:	7812      	ldrb	r2, [r2, #0]
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	2a01      	cmp	r2, #1
 8004028:	f000 817c 	beq.w	8004324 <keyb_proc+0x6a4>
 800402c:	4a9a      	ldr	r2, [pc, #616]	; (8004298 <keyb_proc+0x618>)
 800402e:	7812      	ldrb	r2, [r2, #0]
 8004030:	b2d2      	uxtb	r2, r2
 8004032:	2a03      	cmp	r2, #3
 8004034:	f000 8176 	beq.w	8004324 <keyb_proc+0x6a4>
				gSequencerMode_2 = gPrevSequencerMode_2;
			};
		};
		
		if ( !key->b.EnableOff ) {
 8004038:	f013 0f40 	tst.w	r3, #64	; 0x40
 800403c:	d11f      	bne.n	800407e <keyb_proc+0x3fe>
			tmpStep.b.OpModeENABLE = 0;
 800403e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004042:	f36f 02c3 	bfc	r2, #3, #1
 8004046:	f88d 2004 	strb.w	r2, [sp, #4]
				if ((gDisplayMode == DISPLAY_MODE_VIEW_1 || gDisplayMode == DISPLAY_MODE_EDIT_1) && gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z) {
 800404a:	4a93      	ldr	r2, [pc, #588]	; (8004298 <keyb_proc+0x618>)
 800404c:	7812      	ldrb	r2, [r2, #0]
 800404e:	b122      	cbz	r2, 800405a <keyb_proc+0x3da>
 8004050:	4a91      	ldr	r2, [pc, #580]	; (8004298 <keyb_proc+0x618>)
 8004052:	7812      	ldrb	r2, [r2, #0]
 8004054:	b2d2      	uxtb	r2, r2
 8004056:	2a02      	cmp	r2, #2
 8004058:	d105      	bne.n	8004066 <keyb_proc+0x3e6>
 800405a:	4a90      	ldr	r2, [pc, #576]	; (800429c <keyb_proc+0x61c>)
 800405c:	7812      	ldrb	r2, [r2, #0]
 800405e:	b2d2      	uxtb	r2, r2
 8004060:	2a04      	cmp	r2, #4
 8004062:	f000 816b 	beq.w	800433c <keyb_proc+0x6bc>
				gSequencerMode_1 = gPrevSequencerMode_1;
			};
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 8004066:	4a8c      	ldr	r2, [pc, #560]	; (8004298 <keyb_proc+0x618>)
 8004068:	7812      	ldrb	r2, [r2, #0]
 800406a:	b2d2      	uxtb	r2, r2
 800406c:	2a01      	cmp	r2, #1
 800406e:	f000 816b 	beq.w	8004348 <keyb_proc+0x6c8>
 8004072:	4a89      	ldr	r2, [pc, #548]	; (8004298 <keyb_proc+0x618>)
 8004074:	7812      	ldrb	r2, [r2, #0]
 8004076:	b2d2      	uxtb	r2, r2
 8004078:	2a03      	cmp	r2, #3
 800407a:	f000 8165 	beq.w	8004348 <keyb_proc+0x6c8>
				gSequencerMode_2 = gPrevSequencerMode_2;
			};
		};
		
		if ( !key->b.FirstOn ) {
 800407e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004082:	d107      	bne.n	8004094 <keyb_proc+0x414>
			tmpStep.b.CycleFirst = 1;
 8004084:	f89d 3004 	ldrb.w	r3, [sp, #4]
			tmpStep.b.CycleLast = 0;
 8004088:	f043 0310 	orr.w	r3, r3, #16
 800408c:	f36f 1345 	bfc	r3, #5, #1
 8004090:	f88d 3004 	strb.w	r3, [sp, #4]
		};
		
		if ( !key->b.FirstOff ) {
 8004094:	79a3      	ldrb	r3, [r4, #6]
 8004096:	f013 0f01 	tst.w	r3, #1
 800409a:	d105      	bne.n	80040a8 <keyb_proc+0x428>
			tmpStep.b.CycleFirst = 0;
 800409c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80040a0:	f36f 1204 	bfc	r2, #4, #1
 80040a4:	f88d 2004 	strb.w	r2, [sp, #4]
		};
		
		if ( !key->b.LastOn ) {		
 80040a8:	f013 0f02 	tst.w	r3, #2
 80040ac:	d107      	bne.n	80040be <keyb_proc+0x43e>
			tmpStep.b.CycleLast = 1;
 80040ae:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.CycleFirst = 0;
 80040b2:	f042 0220 	orr.w	r2, r2, #32
 80040b6:	f36f 1204 	bfc	r2, #4, #1
 80040ba:	f88d 2004 	strb.w	r2, [sp, #4]
		};
		
		if ( !key->b.LastOff ) {
 80040be:	f013 0f04 	tst.w	r3, #4
 80040c2:	d105      	bne.n	80040d0 <keyb_proc+0x450>
			tmpStep.b.CycleLast = 0;
 80040c4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80040c8:	f36f 1245 	bfc	r2, #5, #1
 80040cc:	f88d 2004 	strb.w	r2, [sp, #4]
		};
		
		if ( !key->b.TimeSourceExternal ) {
 80040d0:	7922      	ldrb	r2, [r4, #4]
 80040d2:	f012 0f01 	tst.w	r2, #1
 80040d6:	d105      	bne.n	80040e4 <keyb_proc+0x464>
			tmpStep.b.TimeSource = 1;
 80040d8:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80040dc:	f041 0104 	orr.w	r1, r1, #4
 80040e0:	f88d 1005 	strb.w	r1, [sp, #5]
		};
		
		if ( !key->b.TimeSourceInternal ) {
 80040e4:	f012 0f02 	tst.w	r2, #2
 80040e8:	d105      	bne.n	80040f6 <keyb_proc+0x476>
			tmpStep.b.TimeSource = 0;
 80040ea:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80040ee:	f36f 0282 	bfc	r2, #2, #1
 80040f2:	f88d 2005 	strb.w	r2, [sp, #5]
		};
		
		if (!key->b.TimeRange1) {
 80040f6:	f013 0f08 	tst.w	r3, #8
 80040fa:	d10f      	bne.n	800411c <keyb_proc+0x49c>
			tmpStep.b.TimeRange_p03 = 1;
 80040fc:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_p3 =  0;
 8004100:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004104:	f36f 12c7 	bfc	r2, #7, #1
 8004108:	f88d 2004 	strb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_3 =   0;
 800410c:	f89d 2005 	ldrb.w	r2, [sp, #5]
			tmpStep.b.TimeRange_30 =  0;                        
 8004110:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004114:	f36f 0241 	bfc	r2, #1, #1
 8004118:	f88d 2005 	strb.w	r2, [sp, #5]
		};

		if (!key->b.TimeRange2) {
 800411c:	f013 0f10 	tst.w	r3, #16
 8004120:	d10f      	bne.n	8004142 <keyb_proc+0x4c2>
			tmpStep.b.TimeRange_p03 = 0;
 8004122:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_p3 =  1;
 8004126:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
 800412a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800412e:	f88d 2004 	strb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_3 =   0;
 8004132:	f89d 2005 	ldrb.w	r2, [sp, #5]
			tmpStep.b.TimeRange_30 =  0; 
 8004136:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800413a:	f36f 0241 	bfc	r2, #1, #1
 800413e:	f88d 2005 	strb.w	r2, [sp, #5]
		};

		if (!key->b.TimeRange3) {
 8004142:	f013 0f20 	tst.w	r3, #32
 8004146:	d10f      	bne.n	8004168 <keyb_proc+0x4e8>
			tmpStep.b.TimeRange_p03 = 0;
 8004148:	f89d 2004 	ldrb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_p3 =  0;
 800414c:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
 8004150:	f36f 12c7 	bfc	r2, #7, #1
 8004154:	f88d 2004 	strb.w	r2, [sp, #4]
			tmpStep.b.TimeRange_3 =   1;
 8004158:	f89d 2005 	ldrb.w	r2, [sp, #5]
			tmpStep.b.TimeRange_30 =  0; 
 800415c:	f042 0201 	orr.w	r2, r2, #1
 8004160:	f36f 0241 	bfc	r2, #1, #1
 8004164:	f88d 2005 	strb.w	r2, [sp, #5]
		};

		if (!key->b.TimeRange4) {
 8004168:	f013 0f40 	tst.w	r3, #64	; 0x40
 800416c:	d10f      	bne.n	800418e <keyb_proc+0x50e>
			tmpStep.b.TimeRange_p03 = 0;
 800416e:	f89d 3004 	ldrb.w	r3, [sp, #4]
			tmpStep.b.TimeRange_p3 =  0;
 8004172:	f003 03bf 	and.w	r3, r3, #191	; 0xbf
 8004176:	f36f 13c7 	bfc	r3, #7, #1
 800417a:	f88d 3004 	strb.w	r3, [sp, #4]
			tmpStep.b.TimeRange_3 =   0;
 800417e:	f89d 3005 	ldrb.w	r3, [sp, #5]
			tmpStep.b.TimeRange_30 =  1; 
 8004182:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004186:	f043 0302 	orr.w	r3, r3, #2
 800418a:	f88d 3005 	strb.w	r3, [sp, #5]
		};
		
		if (!key->b.ClearUp)  {
 800418e:	7823      	ldrb	r3, [r4, #0]
 8004190:	f013 0f01 	tst.w	r3, #1
 8004194:	f000 80e4 	beq.w	8004360 <keyb_proc+0x6e0>
				DisplayUpdateFlags.b.StepsDisplay = 1;
				DisplayUpdateFlags.b.MainDisplay = 1;
			};			
		};
		
		if (!key->b.ClearDown)  {
 8004198:	7823      	ldrb	r3, [r4, #0]
 800419a:	f013 0f02 	tst.w	r3, #2
 800419e:	f000 813d 	beq.w	800441c <keyb_proc+0x79c>
		};
		

		
		//switch to edit mode
		if ( !key->b.StepLeft ) {
 80041a2:	7823      	ldrb	r3, [r4, #0]
 80041a4:	f013 0f04 	tst.w	r3, #4
 80041a8:	f040 8234 	bne.w	8004614 <keyb_proc+0x994>
			if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 80041ac:	4b3a      	ldr	r3, [pc, #232]	; (8004298 <keyb_proc+0x618>)
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	b92b      	cbnz	r3, 80041be <keyb_proc+0x53e>
				gDisplayMode = DISPLAY_MODE_EDIT_1;
 80041b2:	4b39      	ldr	r3, [pc, #228]	; (8004298 <keyb_proc+0x618>)
 80041b4:	2202      	movs	r2, #2
 80041b6:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 1;
 80041b8:	4b39      	ldr	r3, [pc, #228]	; (80042a0 <keyb_proc+0x620>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	701a      	strb	r2, [r3, #0]
			};
			if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 80041be:	4b36      	ldr	r3, [pc, #216]	; (8004298 <keyb_proc+0x618>)
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	f000 816e 	beq.w	80044a6 <keyb_proc+0x826>
				gDisplayMode = DISPLAY_MODE_EDIT_2;
				gEditModeStepNum = 1;
			};
			if ( (gDisplayMode == DISPLAY_MODE_EDIT_1) ||
 80041ca:	4b33      	ldr	r3, [pc, #204]	; (8004298 <keyb_proc+0x618>)
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	f000 816f 	beq.w	80044b4 <keyb_proc+0x834>
						(gDisplayMode == DISPLAY_MODE_EDIT_2) ) {
 80041d6:	4b30      	ldr	r3, [pc, #192]	; (8004298 <keyb_proc+0x618>)
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	b2db      	uxtb	r3, r3
			if ( (gDisplayMode == DISPLAY_MODE_EDIT_1) ||
 80041dc:	2b03      	cmp	r3, #3
 80041de:	f000 8169 	beq.w	80044b4 <keyb_proc+0x834>
					DisplayUpdateFlags.b.StepsDisplay = 1;
				};
			};
			
			//if in save or load mode left buttons select memory cell for save/recall
			if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 80041e2:	4b2d      	ldr	r3, [pc, #180]	; (8004298 <keyb_proc+0x618>)
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b04      	cmp	r3, #4
 80041ea:	d00f      	beq.n	800420c <keyb_proc+0x58c>
 80041ec:	4b2a      	ldr	r3, [pc, #168]	; (8004298 <keyb_proc+0x618>)
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b05      	cmp	r3, #5
 80041f4:	d00a      	beq.n	800420c <keyb_proc+0x58c>
				 (gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) {
 80041f6:	4b28      	ldr	r3, [pc, #160]	; (8004298 <keyb_proc+0x618>)
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	b2db      	uxtb	r3, r3
			if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 80041fc:	2b06      	cmp	r3, #6
 80041fe:	d005      	beq.n	800420c <keyb_proc+0x58c>
				 (gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) {
 8004200:	4b25      	ldr	r3, [pc, #148]	; (8004298 <keyb_proc+0x618>)
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b07      	cmp	r3, #7
 8004208:	f040 8207 	bne.w	800461a <keyb_proc+0x99a>
				if (gEditModeStepNum > 0) {
 800420c:	4b24      	ldr	r3, [pc, #144]	; (80042a0 <keyb_proc+0x620>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 81ba 	beq.w	800458a <keyb_proc+0x90a>
					if(counterL == 0) gEditModeStepNum--;
 8004216:	4a23      	ldr	r2, [pc, #140]	; (80042a4 <keyb_proc+0x624>)
 8004218:	8812      	ldrh	r2, [r2, #0]
 800421a:	2a00      	cmp	r2, #0
 800421c:	f040 81a5 	bne.w	800456a <keyb_proc+0x8ea>
 8004220:	3b01      	subs	r3, #1
 8004222:	4a1f      	ldr	r2, [pc, #124]	; (80042a0 <keyb_proc+0x620>)
 8004224:	7013      	strb	r3, [r2, #0]
						{
							counterL = 500;
							gEditModeStepNum--;
						}
					}
					counterL++;
 8004226:	4a1f      	ldr	r2, [pc, #124]	; (80042a4 <keyb_proc+0x624>)
 8004228:	8813      	ldrh	r3, [r2, #0]
 800422a:	3301      	adds	r3, #1
 800422c:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 800422e:	4a1e      	ldr	r2, [pc, #120]	; (80042a8 <keyb_proc+0x628>)
 8004230:	7813      	ldrb	r3, [r2, #0]
 8004232:	f043 0302 	orr.w	r3, r3, #2
 8004236:	7013      	strb	r3, [r2, #0]
 8004238:	e1ef      	b.n	800461a <keyb_proc+0x99a>
	else max_step = 15;
 800423a:	260f      	movs	r6, #15
 800423c:	e529      	b.n	8003c92 <keyb_proc+0x12>
	unsigned char StepNum = 0, Section = 0, max_step;
 800423e:	2300      	movs	r3, #0
 8004240:	e52f      	b.n	8003ca2 <keyb_proc+0x22>
		StepNum = gSequenceStepNumber_2;
 8004242:	4b1a      	ldr	r3, [pc, #104]	; (80042ac <keyb_proc+0x62c>)
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	b2db      	uxtb	r3, r3
 8004248:	e532      	b.n	8003cb0 <keyb_proc+0x30>
		StepNum = gEditModeStepNum;
 800424a:	4b15      	ldr	r3, [pc, #84]	; (80042a0 <keyb_proc+0x620>)
 800424c:	781b      	ldrb	r3, [r3, #0]
		Section = 0;
 800424e:	2200      	movs	r2, #0
 8004250:	e534      	b.n	8003cbc <keyb_proc+0x3c>
		StepNum = gEditModeStepNum;
 8004252:	4b13      	ldr	r3, [pc, #76]	; (80042a0 <keyb_proc+0x620>)
 8004254:	781b      	ldrb	r3, [r3, #0]
		Section = 1;
 8004256:	2201      	movs	r2, #1
 8004258:	e536      	b.n	8003cc8 <keyb_proc+0x48>
		StepNum = gEditModeStepNum;
 800425a:	4b11      	ldr	r3, [pc, #68]	; (80042a0 <keyb_proc+0x620>)
 800425c:	781b      	ldrb	r3, [r3, #0]
		Section = 0;
 800425e:	2200      	movs	r2, #0
 8004260:	e538      	b.n	8003cd4 <keyb_proc+0x54>
		StepNum = gEditModeStepNum;
 8004262:	4b0f      	ldr	r3, [pc, #60]	; (80042a0 <keyb_proc+0x620>)
 8004264:	781b      	ldrb	r3, [r3, #0]
		Section = 1;
 8004266:	2201      	movs	r2, #1
 8004268:	e53a      	b.n	8003ce0 <keyb_proc+0x60>
		StepNum = gEditModeStepNum;
 800426a:	4b0d      	ldr	r3, [pc, #52]	; (80042a0 <keyb_proc+0x620>)
 800426c:	781b      	ldrb	r3, [r3, #0]
		Section = 0;
 800426e:	2200      	movs	r2, #0
 8004270:	e53c      	b.n	8003cec <keyb_proc+0x6c>
		StepNum = gEditModeStepNum;
 8004272:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <keyb_proc+0x620>)
 8004274:	781b      	ldrb	r3, [r3, #0]
		Section = 1;
 8004276:	2201      	movs	r2, #1
 8004278:	e53e      	b.n	8003cf8 <keyb_proc+0x78>
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
 800427a:	4a08      	ldr	r2, [pc, #32]	; (800429c <keyb_proc+0x61c>)
 800427c:	2102      	movs	r1, #2
 800427e:	7011      	strb	r1, [r2, #0]
 8004280:	e631      	b.n	8003ee6 <keyb_proc+0x266>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8004282:	4a0b      	ldr	r2, [pc, #44]	; (80042b0 <keyb_proc+0x630>)
 8004284:	7812      	ldrb	r2, [r2, #0]
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	2a05      	cmp	r2, #5
 800428a:	f47f ae38 	bne.w	8003efe <keyb_proc+0x27e>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
 800428e:	4a08      	ldr	r2, [pc, #32]	; (80042b0 <keyb_proc+0x630>)
 8004290:	2102      	movs	r1, #2
 8004292:	7011      	strb	r1, [r2, #0]
 8004294:	e633      	b.n	8003efe <keyb_proc+0x27e>
 8004296:	bf00      	nop
 8004298:	200002b0 	.word	0x200002b0
 800429c:	200002c1 	.word	0x200002c1
 80042a0:	200002b1 	.word	0x200002b1
 80042a4:	200002ac 	.word	0x200002ac
 80042a8:	200002f0 	.word	0x200002f0
 80042ac:	200002c0 	.word	0x200002c0
 80042b0:	200002c2 	.word	0x200002c2
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
 80042b4:	4a9b      	ldr	r2, [pc, #620]	; (8004524 <keyb_proc+0x8a4>)
 80042b6:	2102      	movs	r1, #2
 80042b8:	7011      	strb	r1, [r2, #0]
 80042ba:	e62e      	b.n	8003f1a <keyb_proc+0x29a>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 80042bc:	4a9a      	ldr	r2, [pc, #616]	; (8004528 <keyb_proc+0x8a8>)
 80042be:	7812      	ldrb	r2, [r2, #0]
 80042c0:	b2d2      	uxtb	r2, r2
 80042c2:	2a04      	cmp	r2, #4
 80042c4:	f47f ae35 	bne.w	8003f32 <keyb_proc+0x2b2>
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
 80042c8:	4a97      	ldr	r2, [pc, #604]	; (8004528 <keyb_proc+0x8a8>)
 80042ca:	2102      	movs	r1, #2
 80042cc:	7011      	strb	r1, [r2, #0]
 80042ce:	e630      	b.n	8003f32 <keyb_proc+0x2b2>
				gSequencerMode_1 = gPrevSequencerMode_1;
 80042d0:	4a96      	ldr	r2, [pc, #600]	; (800452c <keyb_proc+0x8ac>)
 80042d2:	7812      	ldrb	r2, [r2, #0]
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	4993      	ldr	r1, [pc, #588]	; (8004524 <keyb_proc+0x8a4>)
 80042d8:	700a      	strb	r2, [r1, #0]
 80042da:	e64e      	b.n	8003f7a <keyb_proc+0x2fa>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 80042dc:	4a92      	ldr	r2, [pc, #584]	; (8004528 <keyb_proc+0x8a8>)
 80042de:	7812      	ldrb	r2, [r2, #0]
 80042e0:	b2d2      	uxtb	r2, r2
 80042e2:	2a04      	cmp	r2, #4
 80042e4:	f47f ae55 	bne.w	8003f92 <keyb_proc+0x312>
				gSequencerMode_2 = gPrevSequencerMode_2;
 80042e8:	4a91      	ldr	r2, [pc, #580]	; (8004530 <keyb_proc+0x8b0>)
 80042ea:	7812      	ldrb	r2, [r2, #0]
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	498e      	ldr	r1, [pc, #568]	; (8004528 <keyb_proc+0x8a8>)
 80042f0:	700a      	strb	r2, [r1, #0]
 80042f2:	e64e      	b.n	8003f92 <keyb_proc+0x312>
				gSequencerMode_1 = gPrevSequencerMode_1;
 80042f4:	4a8d      	ldr	r2, [pc, #564]	; (800452c <keyb_proc+0x8ac>)
 80042f6:	7812      	ldrb	r2, [r2, #0]
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	498a      	ldr	r1, [pc, #552]	; (8004524 <keyb_proc+0x8a4>)
 80042fc:	700a      	strb	r2, [r1, #0]
 80042fe:	e668      	b.n	8003fd2 <keyb_proc+0x352>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8004300:	4a89      	ldr	r2, [pc, #548]	; (8004528 <keyb_proc+0x8a8>)
 8004302:	7812      	ldrb	r2, [r2, #0]
 8004304:	b2d2      	uxtb	r2, r2
 8004306:	2a05      	cmp	r2, #5
 8004308:	f47f ae6f 	bne.w	8003fea <keyb_proc+0x36a>
				gSequencerMode_2 = gPrevSequencerMode_2;
 800430c:	4a88      	ldr	r2, [pc, #544]	; (8004530 <keyb_proc+0x8b0>)
 800430e:	7812      	ldrb	r2, [r2, #0]
 8004310:	b2d2      	uxtb	r2, r2
 8004312:	4985      	ldr	r1, [pc, #532]	; (8004528 <keyb_proc+0x8a8>)
 8004314:	700a      	strb	r2, [r1, #0]
 8004316:	e668      	b.n	8003fea <keyb_proc+0x36a>
				gSequencerMode_1 = gPrevSequencerMode_1;
 8004318:	4a84      	ldr	r2, [pc, #528]	; (800452c <keyb_proc+0x8ac>)
 800431a:	7812      	ldrb	r2, [r2, #0]
 800431c:	b2d2      	uxtb	r2, r2
 800431e:	4981      	ldr	r1, [pc, #516]	; (8004524 <keyb_proc+0x8a4>)
 8004320:	700a      	strb	r2, [r1, #0]
 8004322:	e67d      	b.n	8004020 <keyb_proc+0x3a0>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 8004324:	4a80      	ldr	r2, [pc, #512]	; (8004528 <keyb_proc+0x8a8>)
 8004326:	7812      	ldrb	r2, [r2, #0]
 8004328:	b2d2      	uxtb	r2, r2
 800432a:	2a05      	cmp	r2, #5
 800432c:	f47f ae84 	bne.w	8004038 <keyb_proc+0x3b8>
				gSequencerMode_2 = gPrevSequencerMode_2;
 8004330:	4a7f      	ldr	r2, [pc, #508]	; (8004530 <keyb_proc+0x8b0>)
 8004332:	7812      	ldrb	r2, [r2, #0]
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	497c      	ldr	r1, [pc, #496]	; (8004528 <keyb_proc+0x8a8>)
 8004338:	700a      	strb	r2, [r1, #0]
 800433a:	e67d      	b.n	8004038 <keyb_proc+0x3b8>
				gSequencerMode_1 = gPrevSequencerMode_1;
 800433c:	4a7b      	ldr	r2, [pc, #492]	; (800452c <keyb_proc+0x8ac>)
 800433e:	7812      	ldrb	r2, [r2, #0]
 8004340:	b2d2      	uxtb	r2, r2
 8004342:	4978      	ldr	r1, [pc, #480]	; (8004524 <keyb_proc+0x8a4>)
 8004344:	700a      	strb	r2, [r1, #0]
 8004346:	e68e      	b.n	8004066 <keyb_proc+0x3e6>
			if ((gDisplayMode == DISPLAY_MODE_VIEW_2 || gDisplayMode == DISPLAY_MODE_EDIT_2) && gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z) {
 8004348:	4a77      	ldr	r2, [pc, #476]	; (8004528 <keyb_proc+0x8a8>)
 800434a:	7812      	ldrb	r2, [r2, #0]
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	2a04      	cmp	r2, #4
 8004350:	f47f ae95 	bne.w	800407e <keyb_proc+0x3fe>
				gSequencerMode_2 = gPrevSequencerMode_2;
 8004354:	4a76      	ldr	r2, [pc, #472]	; (8004530 <keyb_proc+0x8b0>)
 8004356:	7812      	ldrb	r2, [r2, #0]
 8004358:	b2d2      	uxtb	r2, r2
 800435a:	4973      	ldr	r1, [pc, #460]	; (8004528 <keyb_proc+0x8a8>)
 800435c:	700a      	strb	r2, [r1, #0]
 800435e:	e68e      	b.n	800407e <keyb_proc+0x3fe>
			InitClear_Timer();
 8004360:	f7fd ff14 	bl	800218c <InitClear_Timer>
			if (gDisplayMode == DISPLAY_MODE_LOAD_1) {
 8004364:	4b73      	ldr	r3, [pc, #460]	; (8004534 <keyb_proc+0x8b4>)
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b06      	cmp	r3, #6
 800436c:	d018      	beq.n	80043a0 <keyb_proc+0x720>
			else if (gDisplayMode == DISPLAY_MODE_LOAD_2) {
 800436e:	4b71      	ldr	r3, [pc, #452]	; (8004534 <keyb_proc+0x8b4>)
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b07      	cmp	r3, #7
 8004376:	d027      	beq.n	80043c8 <keyb_proc+0x748>
			else if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 8004378:	4b6e      	ldr	r3, [pc, #440]	; (8004534 <keyb_proc+0x8b4>)
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d137      	bne.n	80043f0 <keyb_proc+0x770>
				gDisplayMode = DISPLAY_MODE_LOAD_1;
 8004380:	4b6c      	ldr	r3, [pc, #432]	; (8004534 <keyb_proc+0x8b4>)
 8004382:	2206      	movs	r2, #6
 8004384:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 0;
 8004386:	4b6c      	ldr	r3, [pc, #432]	; (8004538 <keyb_proc+0x8b8>)
 8004388:	2200      	movs	r2, #0
 800438a:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 800438c:	4b6b      	ldr	r3, [pc, #428]	; (800453c <keyb_proc+0x8bc>)
 800438e:	781a      	ldrb	r2, [r3, #0]
 8004390:	f042 0202 	orr.w	r2, r2, #2
 8004394:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 8004396:	781a      	ldrb	r2, [r3, #0]
 8004398:	f042 0201 	orr.w	r2, r2, #1
 800439c:	701a      	strb	r2, [r3, #0]
 800439e:	e6fb      	b.n	8004198 <keyb_proc+0x518>
				LoadSequence(gEditModeStepNum);
 80043a0:	4b65      	ldr	r3, [pc, #404]	; (8004538 <keyb_proc+0x8b8>)
 80043a2:	7818      	ldrb	r0, [r3, #0]
 80043a4:	f7fd ff7e 	bl	80022a4 <LoadSequence>
				gKeysNotValid = 1;
 80043a8:	4b65      	ldr	r3, [pc, #404]	; (8004540 <keyb_proc+0x8c0>)
 80043aa:	2201      	movs	r2, #1
 80043ac:	701a      	strb	r2, [r3, #0]
				gDisplayMode = DISPLAY_MODE_VIEW_1;
 80043ae:	2100      	movs	r1, #0
 80043b0:	4b60      	ldr	r3, [pc, #384]	; (8004534 <keyb_proc+0x8b4>)
 80043b2:	7019      	strb	r1, [r3, #0]
				gPrevSequencerMode_1 = gSequencerMode_1;
 80043b4:	4a5b      	ldr	r2, [pc, #364]	; (8004524 <keyb_proc+0x8a4>)
 80043b6:	7813      	ldrb	r3, [r2, #0]
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	485c      	ldr	r0, [pc, #368]	; (800452c <keyb_proc+0x8ac>)
 80043bc:	7003      	strb	r3, [r0, #0]
				gSequenceStepNumber_1 = 0;
 80043be:	4b61      	ldr	r3, [pc, #388]	; (8004544 <keyb_proc+0x8c4>)
 80043c0:	7019      	strb	r1, [r3, #0]
				gSequencerMode_1 = SEQUENCER_MODE_STOP;
 80043c2:	2302      	movs	r3, #2
 80043c4:	7013      	strb	r3, [r2, #0]
 80043c6:	e6e7      	b.n	8004198 <keyb_proc+0x518>
				LoadSequence(gEditModeStepNum);
 80043c8:	4b5b      	ldr	r3, [pc, #364]	; (8004538 <keyb_proc+0x8b8>)
 80043ca:	7818      	ldrb	r0, [r3, #0]
 80043cc:	f7fd ff6a 	bl	80022a4 <LoadSequence>
				gKeysNotValid = 1;
 80043d0:	2301      	movs	r3, #1
 80043d2:	4a5b      	ldr	r2, [pc, #364]	; (8004540 <keyb_proc+0x8c0>)
 80043d4:	7013      	strb	r3, [r2, #0]
				gDisplayMode = DISPLAY_MODE_VIEW_2;
 80043d6:	4a57      	ldr	r2, [pc, #348]	; (8004534 <keyb_proc+0x8b4>)
 80043d8:	7013      	strb	r3, [r2, #0]
				gPrevSequencerMode_2 = gSequencerMode_2;
 80043da:	4a53      	ldr	r2, [pc, #332]	; (8004528 <keyb_proc+0x8a8>)
 80043dc:	7813      	ldrb	r3, [r2, #0]
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	4953      	ldr	r1, [pc, #332]	; (8004530 <keyb_proc+0x8b0>)
 80043e2:	700b      	strb	r3, [r1, #0]
				gSequenceStepNumber_2 = 0;
 80043e4:	4b58      	ldr	r3, [pc, #352]	; (8004548 <keyb_proc+0x8c8>)
 80043e6:	2100      	movs	r1, #0
 80043e8:	7019      	strb	r1, [r3, #0]
				gSequencerMode_2 = SEQUENCER_MODE_STOP;
 80043ea:	2302      	movs	r3, #2
 80043ec:	7013      	strb	r3, [r2, #0]
 80043ee:	e6d3      	b.n	8004198 <keyb_proc+0x518>
			else if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 80043f0:	4b50      	ldr	r3, [pc, #320]	; (8004534 <keyb_proc+0x8b4>)
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	f47f aece 	bne.w	8004198 <keyb_proc+0x518>
				gDisplayMode = DISPLAY_MODE_LOAD_2;
 80043fc:	4b4d      	ldr	r3, [pc, #308]	; (8004534 <keyb_proc+0x8b4>)
 80043fe:	2207      	movs	r2, #7
 8004400:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 0;
 8004402:	4b4d      	ldr	r3, [pc, #308]	; (8004538 <keyb_proc+0x8b8>)
 8004404:	2200      	movs	r2, #0
 8004406:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004408:	4b4c      	ldr	r3, [pc, #304]	; (800453c <keyb_proc+0x8bc>)
 800440a:	781a      	ldrb	r2, [r3, #0]
 800440c:	f042 0202 	orr.w	r2, r2, #2
 8004410:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 8004412:	781a      	ldrb	r2, [r3, #0]
 8004414:	f042 0201 	orr.w	r2, r2, #1
 8004418:	701a      	strb	r2, [r3, #0]
 800441a:	e6bd      	b.n	8004198 <keyb_proc+0x518>
			InitClear_Timer();
 800441c:	f7fd feb6 	bl	800218c <InitClear_Timer>
			if (gDisplayMode == DISPLAY_MODE_SAVE_1) {
 8004420:	4b44      	ldr	r3, [pc, #272]	; (8004534 <keyb_proc+0x8b4>)
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b04      	cmp	r3, #4
 8004428:	d017      	beq.n	800445a <keyb_proc+0x7da>
			else if (gDisplayMode == DISPLAY_MODE_SAVE_2) {
 800442a:	4b42      	ldr	r3, [pc, #264]	; (8004534 <keyb_proc+0x8b4>)
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b05      	cmp	r3, #5
 8004432:	d01a      	beq.n	800446a <keyb_proc+0x7ea>
			else if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 8004434:	4b3f      	ldr	r3, [pc, #252]	; (8004534 <keyb_proc+0x8b4>)
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	b9fb      	cbnz	r3, 800447a <keyb_proc+0x7fa>
				gDisplayMode = DISPLAY_MODE_SAVE_1;
 800443a:	4b3e      	ldr	r3, [pc, #248]	; (8004534 <keyb_proc+0x8b4>)
 800443c:	2204      	movs	r2, #4
 800443e:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 0;
 8004440:	4b3d      	ldr	r3, [pc, #244]	; (8004538 <keyb_proc+0x8b8>)
 8004442:	2200      	movs	r2, #0
 8004444:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004446:	4b3d      	ldr	r3, [pc, #244]	; (800453c <keyb_proc+0x8bc>)
 8004448:	781a      	ldrb	r2, [r3, #0]
 800444a:	f042 0202 	orr.w	r2, r2, #2
 800444e:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 8004450:	781a      	ldrb	r2, [r3, #0]
 8004452:	f042 0201 	orr.w	r2, r2, #1
 8004456:	701a      	strb	r2, [r3, #0]
 8004458:	e6a3      	b.n	80041a2 <keyb_proc+0x522>
				SaveSequence(gEditModeStepNum);
 800445a:	4b37      	ldr	r3, [pc, #220]	; (8004538 <keyb_proc+0x8b8>)
 800445c:	7818      	ldrb	r0, [r3, #0]
 800445e:	f7fd fee3 	bl	8002228 <SaveSequence>
				gDisplayMode = DISPLAY_MODE_VIEW_1;
 8004462:	4b34      	ldr	r3, [pc, #208]	; (8004534 <keyb_proc+0x8b4>)
 8004464:	2200      	movs	r2, #0
 8004466:	701a      	strb	r2, [r3, #0]
 8004468:	e69b      	b.n	80041a2 <keyb_proc+0x522>
				SaveSequence(gEditModeStepNum);
 800446a:	4b33      	ldr	r3, [pc, #204]	; (8004538 <keyb_proc+0x8b8>)
 800446c:	7818      	ldrb	r0, [r3, #0]
 800446e:	f7fd fedb 	bl	8002228 <SaveSequence>
				gDisplayMode = DISPLAY_MODE_VIEW_2;
 8004472:	4b30      	ldr	r3, [pc, #192]	; (8004534 <keyb_proc+0x8b4>)
 8004474:	2201      	movs	r2, #1
 8004476:	701a      	strb	r2, [r3, #0]
 8004478:	e693      	b.n	80041a2 <keyb_proc+0x522>
			else if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 800447a:	4b2e      	ldr	r3, [pc, #184]	; (8004534 <keyb_proc+0x8b4>)
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b01      	cmp	r3, #1
 8004482:	f47f ae8e 	bne.w	80041a2 <keyb_proc+0x522>
				gDisplayMode = DISPLAY_MODE_SAVE_2;
 8004486:	4b2b      	ldr	r3, [pc, #172]	; (8004534 <keyb_proc+0x8b4>)
 8004488:	2205      	movs	r2, #5
 800448a:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 0;
 800448c:	4b2a      	ldr	r3, [pc, #168]	; (8004538 <keyb_proc+0x8b8>)
 800448e:	2200      	movs	r2, #0
 8004490:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004492:	4b2a      	ldr	r3, [pc, #168]	; (800453c <keyb_proc+0x8bc>)
 8004494:	781a      	ldrb	r2, [r3, #0]
 8004496:	f042 0202 	orr.w	r2, r2, #2
 800449a:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 800449c:	781a      	ldrb	r2, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	701a      	strb	r2, [r3, #0]
 80044a4:	e67d      	b.n	80041a2 <keyb_proc+0x522>
				gDisplayMode = DISPLAY_MODE_EDIT_2;
 80044a6:	4b23      	ldr	r3, [pc, #140]	; (8004534 <keyb_proc+0x8b4>)
 80044a8:	2203      	movs	r2, #3
 80044aa:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = 1;
 80044ac:	4b22      	ldr	r3, [pc, #136]	; (8004538 <keyb_proc+0x8b8>)
 80044ae:	2201      	movs	r2, #1
 80044b0:	701a      	strb	r2, [r3, #0]
 80044b2:	e68a      	b.n	80041ca <keyb_proc+0x54a>
				if (gEditModeStepNum > 0) {
 80044b4:	4b20      	ldr	r3, [pc, #128]	; (8004538 <keyb_proc+0x8b8>)
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	b30b      	cbz	r3, 80044fe <keyb_proc+0x87e>
					if(counterL == 0) gEditModeStepNum--;
 80044ba:	4a24      	ldr	r2, [pc, #144]	; (800454c <keyb_proc+0x8cc>)
 80044bc:	8812      	ldrh	r2, [r2, #0]
 80044be:	b982      	cbnz	r2, 80044e2 <keyb_proc+0x862>
 80044c0:	3b01      	subs	r3, #1
 80044c2:	4a1d      	ldr	r2, [pc, #116]	; (8004538 <keyb_proc+0x8b8>)
 80044c4:	7013      	strb	r3, [r2, #0]
					counterL++;
 80044c6:	4a21      	ldr	r2, [pc, #132]	; (800454c <keyb_proc+0x8cc>)
 80044c8:	8813      	ldrh	r3, [r2, #0]
 80044ca:	3301      	adds	r3, #1
 80044cc:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 80044ce:	4b1b      	ldr	r3, [pc, #108]	; (800453c <keyb_proc+0x8bc>)
 80044d0:	781a      	ldrb	r2, [r3, #0]
 80044d2:	f042 0201 	orr.w	r2, r2, #1
 80044d6:	701a      	strb	r2, [r3, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 80044d8:	781a      	ldrb	r2, [r3, #0]
 80044da:	f042 0202 	orr.w	r2, r2, #2
 80044de:	701a      	strb	r2, [r3, #0]
 80044e0:	e67f      	b.n	80041e2 <keyb_proc+0x562>
					else if(counterL >= 500)
 80044e2:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80044e6:	d3ee      	bcc.n	80044c6 <keyb_proc+0x846>
						if(counterL > 600)
 80044e8:	f5b2 7f16 	cmp.w	r2, #600	; 0x258
 80044ec:	d9eb      	bls.n	80044c6 <keyb_proc+0x846>
							counterL = 500;
 80044ee:	4a17      	ldr	r2, [pc, #92]	; (800454c <keyb_proc+0x8cc>)
 80044f0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80044f4:	8011      	strh	r1, [r2, #0]
							gEditModeStepNum--;
 80044f6:	3b01      	subs	r3, #1
 80044f8:	4a0f      	ldr	r2, [pc, #60]	; (8004538 <keyb_proc+0x8b8>)
 80044fa:	7013      	strb	r3, [r2, #0]
 80044fc:	e7e3      	b.n	80044c6 <keyb_proc+0x846>
					if(counterL == 0) gEditModeStepNum = max_step;
 80044fe:	4b13      	ldr	r3, [pc, #76]	; (800454c <keyb_proc+0x8cc>)
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	bb2b      	cbnz	r3, 8004550 <keyb_proc+0x8d0>
 8004504:	4b0c      	ldr	r3, [pc, #48]	; (8004538 <keyb_proc+0x8b8>)
 8004506:	701e      	strb	r6, [r3, #0]
					counterL++;
 8004508:	4a10      	ldr	r2, [pc, #64]	; (800454c <keyb_proc+0x8cc>)
 800450a:	8813      	ldrh	r3, [r2, #0]
 800450c:	3301      	adds	r3, #1
 800450e:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 8004510:	4b0a      	ldr	r3, [pc, #40]	; (800453c <keyb_proc+0x8bc>)
 8004512:	781a      	ldrb	r2, [r3, #0]
 8004514:	f042 0201 	orr.w	r2, r2, #1
 8004518:	701a      	strb	r2, [r3, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 800451a:	781a      	ldrb	r2, [r3, #0]
 800451c:	f042 0202 	orr.w	r2, r2, #2
 8004520:	701a      	strb	r2, [r3, #0]
 8004522:	e65e      	b.n	80041e2 <keyb_proc+0x562>
 8004524:	200002c1 	.word	0x200002c1
 8004528:	200002c2 	.word	0x200002c2
 800452c:	200002bd 	.word	0x200002bd
 8004530:	200002be 	.word	0x200002be
 8004534:	200002b0 	.word	0x200002b0
 8004538:	200002b1 	.word	0x200002b1
 800453c:	200002f0 	.word	0x200002f0
 8004540:	200002bc 	.word	0x200002bc
 8004544:	200002bf 	.word	0x200002bf
 8004548:	200002c0 	.word	0x200002c0
 800454c:	200002ac 	.word	0x200002ac
					else if(counterL >= 500)
 8004550:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004554:	d3d8      	bcc.n	8004508 <keyb_proc+0x888>
						if(counterL > 600)
 8004556:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800455a:	d9d5      	bls.n	8004508 <keyb_proc+0x888>
							counterL = 500;
 800455c:	4b95      	ldr	r3, [pc, #596]	; (80047b4 <keyb_proc+0xb34>)
 800455e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004562:	801a      	strh	r2, [r3, #0]
							gEditModeStepNum = max_step;
 8004564:	4b94      	ldr	r3, [pc, #592]	; (80047b8 <keyb_proc+0xb38>)
 8004566:	701e      	strb	r6, [r3, #0]
 8004568:	e7ce      	b.n	8004508 <keyb_proc+0x888>
					else if(counterL >= 500)
 800456a:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 800456e:	f4ff ae5a 	bcc.w	8004226 <keyb_proc+0x5a6>
						if(counterL > 600)
 8004572:	f5b2 7f16 	cmp.w	r2, #600	; 0x258
 8004576:	f67f ae56 	bls.w	8004226 <keyb_proc+0x5a6>
							counterL = 500;
 800457a:	4a8e      	ldr	r2, [pc, #568]	; (80047b4 <keyb_proc+0xb34>)
 800457c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004580:	8011      	strh	r1, [r2, #0]
							gEditModeStepNum--;
 8004582:	3b01      	subs	r3, #1
 8004584:	4a8c      	ldr	r2, [pc, #560]	; (80047b8 <keyb_proc+0xb38>)
 8004586:	7013      	strb	r3, [r2, #0]
 8004588:	e64d      	b.n	8004226 <keyb_proc+0x5a6>
				} else {
					if(counterL == 0) 
 800458a:	4b8a      	ldr	r3, [pc, #552]	; (80047b4 <keyb_proc+0xb34>)
 800458c:	881b      	ldrh	r3, [r3, #0]
 800458e:	b17b      	cbz	r3, 80045b0 <keyb_proc+0x930>
								bank = 1;
							}
							}
							else gEditModeStepNum = 31;
					}
					else if(counterL >= 500)
 8004590:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004594:	d302      	bcc.n	800459c <keyb_proc+0x91c>
					{
						if(counterL > 600)
 8004596:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800459a:	d820      	bhi.n	80045de <keyb_proc+0x95e>
								}
							}
							else gEditModeStepNum = 31;
						}
					}
					counterL++;
 800459c:	4a85      	ldr	r2, [pc, #532]	; (80047b4 <keyb_proc+0xb34>)
 800459e:	8813      	ldrh	r3, [r2, #0]
 80045a0:	3301      	adds	r3, #1
 80045a2:	8013      	strh	r3, [r2, #0]

					DisplayUpdateFlags.b.StepsDisplay = 1;
 80045a4:	4a85      	ldr	r2, [pc, #532]	; (80047bc <keyb_proc+0xb3c>)
 80045a6:	7813      	ldrb	r3, [r2, #0]
 80045a8:	f043 0302 	orr.w	r3, r3, #2
 80045ac:	7013      	strb	r3, [r2, #0]
 80045ae:	e034      	b.n	800461a <keyb_proc+0x99a>
							if(!Is_Expander_Present())
 80045b0:	f7fd fb62 	bl	8001c78 <Is_Expander_Present>
 80045b4:	b978      	cbnz	r0, 80045d6 <keyb_proc+0x956>
							gEditModeStepNum = 15;
 80045b6:	4b80      	ldr	r3, [pc, #512]	; (80047b8 <keyb_proc+0xb38>)
 80045b8:	220f      	movs	r2, #15
 80045ba:	701a      	strb	r2, [r3, #0]
							if(bank == 1) 
 80045bc:	4b80      	ldr	r3, [pc, #512]	; (80047c0 <keyb_proc+0xb40>)
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d003      	beq.n	80045ce <keyb_proc+0x94e>
								bank = 1;
 80045c6:	4b7e      	ldr	r3, [pc, #504]	; (80047c0 <keyb_proc+0xb40>)
 80045c8:	2201      	movs	r2, #1
 80045ca:	701a      	strb	r2, [r3, #0]
 80045cc:	e7e6      	b.n	800459c <keyb_proc+0x91c>
								bank = 2;
 80045ce:	4b7c      	ldr	r3, [pc, #496]	; (80047c0 <keyb_proc+0xb40>)
 80045d0:	2202      	movs	r2, #2
 80045d2:	701a      	strb	r2, [r3, #0]
 80045d4:	e7e2      	b.n	800459c <keyb_proc+0x91c>
							else gEditModeStepNum = 31;
 80045d6:	4b78      	ldr	r3, [pc, #480]	; (80047b8 <keyb_proc+0xb38>)
 80045d8:	221f      	movs	r2, #31
 80045da:	701a      	strb	r2, [r3, #0]
 80045dc:	e7de      	b.n	800459c <keyb_proc+0x91c>
							counterL = 500;
 80045de:	4b75      	ldr	r3, [pc, #468]	; (80047b4 <keyb_proc+0xb34>)
 80045e0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80045e4:	801a      	strh	r2, [r3, #0]
							if(!Is_Expander_Present())
 80045e6:	f7fd fb47 	bl	8001c78 <Is_Expander_Present>
 80045ea:	b978      	cbnz	r0, 800460c <keyb_proc+0x98c>
								gEditModeStepNum = 15;
 80045ec:	4b72      	ldr	r3, [pc, #456]	; (80047b8 <keyb_proc+0xb38>)
 80045ee:	220f      	movs	r2, #15
 80045f0:	701a      	strb	r2, [r3, #0]
								if(bank == 1) 
 80045f2:	4b73      	ldr	r3, [pc, #460]	; (80047c0 <keyb_proc+0xb40>)
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d003      	beq.n	8004604 <keyb_proc+0x984>
									bank = 1;
 80045fc:	4b70      	ldr	r3, [pc, #448]	; (80047c0 <keyb_proc+0xb40>)
 80045fe:	2201      	movs	r2, #1
 8004600:	701a      	strb	r2, [r3, #0]
 8004602:	e7cb      	b.n	800459c <keyb_proc+0x91c>
									bank = 2;
 8004604:	4b6e      	ldr	r3, [pc, #440]	; (80047c0 <keyb_proc+0xb40>)
 8004606:	2202      	movs	r2, #2
 8004608:	701a      	strb	r2, [r3, #0]
 800460a:	e7c7      	b.n	800459c <keyb_proc+0x91c>
							else gEditModeStepNum = 31;
 800460c:	4b6a      	ldr	r3, [pc, #424]	; (80047b8 <keyb_proc+0xb38>)
 800460e:	221f      	movs	r2, #31
 8004610:	701a      	strb	r2, [r3, #0]
 8004612:	e7c3      	b.n	800459c <keyb_proc+0x91c>
				};
			};
		}
		else 
		{
			counterL = 0;
 8004614:	4b67      	ldr	r3, [pc, #412]	; (80047b4 <keyb_proc+0xb34>)
 8004616:	2200      	movs	r2, #0
 8004618:	801a      	strh	r2, [r3, #0]
		};
		
		if ( !key->b.StepRight ) {
 800461a:	7823      	ldrb	r3, [r4, #0]
 800461c:	f013 0f08 	tst.w	r3, #8
 8004620:	f040 80f6 	bne.w	8004810 <keyb_proc+0xb90>
			if (gDisplayMode == DISPLAY_MODE_VIEW_1) {
 8004624:	4b67      	ldr	r3, [pc, #412]	; (80047c4 <keyb_proc+0xb44>)
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	b923      	cbnz	r3, 8004634 <keyb_proc+0x9b4>
				gDisplayMode = DISPLAY_MODE_EDIT_1;
 800462a:	4b66      	ldr	r3, [pc, #408]	; (80047c4 <keyb_proc+0xb44>)
 800462c:	2202      	movs	r2, #2
 800462e:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = max_step;
 8004630:	4b61      	ldr	r3, [pc, #388]	; (80047b8 <keyb_proc+0xb38>)
 8004632:	701e      	strb	r6, [r3, #0]
			};
			if (gDisplayMode == DISPLAY_MODE_VIEW_2) {
 8004634:	4b63      	ldr	r3, [pc, #396]	; (80047c4 <keyb_proc+0xb44>)
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b01      	cmp	r3, #1
 800463c:	d033      	beq.n	80046a6 <keyb_proc+0xa26>
				gDisplayMode = DISPLAY_MODE_EDIT_2;
				gEditModeStepNum = max_step;
			};
			if ( (gDisplayMode == DISPLAY_MODE_EDIT_1) ||
 800463e:	4b61      	ldr	r3, [pc, #388]	; (80047c4 <keyb_proc+0xb44>)
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	b2db      	uxtb	r3, r3
 8004644:	2b02      	cmp	r3, #2
 8004646:	d034      	beq.n	80046b2 <keyb_proc+0xa32>
						(gDisplayMode == DISPLAY_MODE_EDIT_2) ) {
 8004648:	4b5e      	ldr	r3, [pc, #376]	; (80047c4 <keyb_proc+0xb44>)
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	b2db      	uxtb	r3, r3
			if ( (gDisplayMode == DISPLAY_MODE_EDIT_1) ||
 800464e:	2b03      	cmp	r3, #3
 8004650:	d02f      	beq.n	80046b2 <keyb_proc+0xa32>
					DisplayUpdateFlags.b.StepsDisplay = 1;
				};
			};			
						
			//if in save or load mode right buttons select memory cell for save/recall
			if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8004652:	4b5c      	ldr	r3, [pc, #368]	; (80047c4 <keyb_proc+0xb44>)
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	b2db      	uxtb	r3, r3
 8004658:	2b04      	cmp	r3, #4
 800465a:	d00f      	beq.n	800467c <keyb_proc+0x9fc>
 800465c:	4b59      	ldr	r3, [pc, #356]	; (80047c4 <keyb_proc+0xb44>)
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b05      	cmp	r3, #5
 8004664:	d00a      	beq.n	800467c <keyb_proc+0x9fc>
				(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2)) {
 8004666:	4b57      	ldr	r3, [pc, #348]	; (80047c4 <keyb_proc+0xb44>)
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	b2db      	uxtb	r3, r3
			if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 800466c:	2b06      	cmp	r3, #6
 800466e:	d005      	beq.n	800467c <keyb_proc+0x9fc>
				(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2)) {
 8004670:	4b54      	ldr	r3, [pc, #336]	; (80047c4 <keyb_proc+0xb44>)
 8004672:	781b      	ldrb	r3, [r3, #0]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b07      	cmp	r3, #7
 8004678:	f040 80cd 	bne.w	8004816 <keyb_proc+0xb96>
				if (gEditModeStepNum < max_step) {
 800467c:	4b4e      	ldr	r3, [pc, #312]	; (80047b8 <keyb_proc+0xb38>)
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	42b3      	cmp	r3, r6
 8004682:	d26c      	bcs.n	800475e <keyb_proc+0xade>
					if(counterR == 0) gEditModeStepNum++;
 8004684:	4a50      	ldr	r2, [pc, #320]	; (80047c8 <keyb_proc+0xb48>)
 8004686:	8812      	ldrh	r2, [r2, #0]
 8004688:	2a00      	cmp	r2, #0
 800468a:	d15a      	bne.n	8004742 <keyb_proc+0xac2>
 800468c:	3301      	adds	r3, #1
 800468e:	4a4a      	ldr	r2, [pc, #296]	; (80047b8 <keyb_proc+0xb38>)
 8004690:	7013      	strb	r3, [r2, #0]
						{
							counterR = 500;
							gEditModeStepNum++;
						}
					}
					counterR++;
 8004692:	4a4d      	ldr	r2, [pc, #308]	; (80047c8 <keyb_proc+0xb48>)
 8004694:	8813      	ldrh	r3, [r2, #0]
 8004696:	3301      	adds	r3, #1
 8004698:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 800469a:	4a48      	ldr	r2, [pc, #288]	; (80047bc <keyb_proc+0xb3c>)
 800469c:	7813      	ldrb	r3, [r2, #0]
 800469e:	f043 0302 	orr.w	r3, r3, #2
 80046a2:	7013      	strb	r3, [r2, #0]
 80046a4:	e0b7      	b.n	8004816 <keyb_proc+0xb96>
				gDisplayMode = DISPLAY_MODE_EDIT_2;
 80046a6:	4b47      	ldr	r3, [pc, #284]	; (80047c4 <keyb_proc+0xb44>)
 80046a8:	2203      	movs	r2, #3
 80046aa:	701a      	strb	r2, [r3, #0]
				gEditModeStepNum = max_step;
 80046ac:	4b42      	ldr	r3, [pc, #264]	; (80047b8 <keyb_proc+0xb38>)
 80046ae:	701e      	strb	r6, [r3, #0]
 80046b0:	e7c5      	b.n	800463e <keyb_proc+0x9be>
				if (gEditModeStepNum < max_step) {
 80046b2:	4b41      	ldr	r3, [pc, #260]	; (80047b8 <keyb_proc+0xb38>)
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	42b3      	cmp	r3, r6
 80046b8:	d221      	bcs.n	80046fe <keyb_proc+0xa7e>
					if(counterR == 0) gEditModeStepNum++;
 80046ba:	4a43      	ldr	r2, [pc, #268]	; (80047c8 <keyb_proc+0xb48>)
 80046bc:	8812      	ldrh	r2, [r2, #0]
 80046be:	b982      	cbnz	r2, 80046e2 <keyb_proc+0xa62>
 80046c0:	3301      	adds	r3, #1
 80046c2:	4a3d      	ldr	r2, [pc, #244]	; (80047b8 <keyb_proc+0xb38>)
 80046c4:	7013      	strb	r3, [r2, #0]
					counterR++;
 80046c6:	4a40      	ldr	r2, [pc, #256]	; (80047c8 <keyb_proc+0xb48>)
 80046c8:	8813      	ldrh	r3, [r2, #0]
 80046ca:	3301      	adds	r3, #1
 80046cc:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 80046ce:	4b3b      	ldr	r3, [pc, #236]	; (80047bc <keyb_proc+0xb3c>)
 80046d0:	781a      	ldrb	r2, [r3, #0]
 80046d2:	f042 0201 	orr.w	r2, r2, #1
 80046d6:	701a      	strb	r2, [r3, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 80046d8:	781a      	ldrb	r2, [r3, #0]
 80046da:	f042 0202 	orr.w	r2, r2, #2
 80046de:	701a      	strb	r2, [r3, #0]
 80046e0:	e7b7      	b.n	8004652 <keyb_proc+0x9d2>
					else if(counterR >= 500)
 80046e2:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80046e6:	d3ee      	bcc.n	80046c6 <keyb_proc+0xa46>
						if(counterR > 600)
 80046e8:	f5b2 7f16 	cmp.w	r2, #600	; 0x258
 80046ec:	d9eb      	bls.n	80046c6 <keyb_proc+0xa46>
							counterR = 500;
 80046ee:	4a36      	ldr	r2, [pc, #216]	; (80047c8 <keyb_proc+0xb48>)
 80046f0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80046f4:	8011      	strh	r1, [r2, #0]
							gEditModeStepNum++;
 80046f6:	3301      	adds	r3, #1
 80046f8:	4a2f      	ldr	r2, [pc, #188]	; (80047b8 <keyb_proc+0xb38>)
 80046fa:	7013      	strb	r3, [r2, #0]
 80046fc:	e7e3      	b.n	80046c6 <keyb_proc+0xa46>
					if(counterR == 0) gEditModeStepNum = 0;
 80046fe:	4b32      	ldr	r3, [pc, #200]	; (80047c8 <keyb_proc+0xb48>)
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	b983      	cbnz	r3, 8004726 <keyb_proc+0xaa6>
 8004704:	4b2c      	ldr	r3, [pc, #176]	; (80047b8 <keyb_proc+0xb38>)
 8004706:	2200      	movs	r2, #0
 8004708:	701a      	strb	r2, [r3, #0]
					counterR++;
 800470a:	4a2f      	ldr	r2, [pc, #188]	; (80047c8 <keyb_proc+0xb48>)
 800470c:	8813      	ldrh	r3, [r2, #0]
 800470e:	3301      	adds	r3, #1
 8004710:	8013      	strh	r3, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 8004712:	4b2a      	ldr	r3, [pc, #168]	; (80047bc <keyb_proc+0xb3c>)
 8004714:	781a      	ldrb	r2, [r3, #0]
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	701a      	strb	r2, [r3, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 800471c:	781a      	ldrb	r2, [r3, #0]
 800471e:	f042 0202 	orr.w	r2, r2, #2
 8004722:	701a      	strb	r2, [r3, #0]
 8004724:	e795      	b.n	8004652 <keyb_proc+0x9d2>
					else if(counterR >= 500)
 8004726:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800472a:	d3ee      	bcc.n	800470a <keyb_proc+0xa8a>
						if(counterR > 600)
 800472c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8004730:	d9eb      	bls.n	800470a <keyb_proc+0xa8a>
							counterR = 500;
 8004732:	4b25      	ldr	r3, [pc, #148]	; (80047c8 <keyb_proc+0xb48>)
 8004734:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004738:	801a      	strh	r2, [r3, #0]
							gEditModeStepNum = 0;
 800473a:	4b1f      	ldr	r3, [pc, #124]	; (80047b8 <keyb_proc+0xb38>)
 800473c:	2200      	movs	r2, #0
 800473e:	701a      	strb	r2, [r3, #0]
 8004740:	e7e3      	b.n	800470a <keyb_proc+0xa8a>
					else if(counterR >= 500)
 8004742:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8004746:	d3a4      	bcc.n	8004692 <keyb_proc+0xa12>
						if(counterR > 600)
 8004748:	f5b2 7f16 	cmp.w	r2, #600	; 0x258
 800474c:	d9a1      	bls.n	8004692 <keyb_proc+0xa12>
							counterR = 500;
 800474e:	4a1e      	ldr	r2, [pc, #120]	; (80047c8 <keyb_proc+0xb48>)
 8004750:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004754:	8011      	strh	r1, [r2, #0]
							gEditModeStepNum++;
 8004756:	3301      	adds	r3, #1
 8004758:	4a17      	ldr	r2, [pc, #92]	; (80047b8 <keyb_proc+0xb38>)
 800475a:	7013      	strb	r3, [r2, #0]
 800475c:	e799      	b.n	8004692 <keyb_proc+0xa12>
				} else {
					
					if(counterR == 0) 
 800475e:	4b1a      	ldr	r3, [pc, #104]	; (80047c8 <keyb_proc+0xb48>)
 8004760:	881b      	ldrh	r3, [r3, #0]
 8004762:	b17b      	cbz	r3, 8004784 <keyb_proc+0xb04>
							else 
							{
								gEditModeStepNum = 0;
							}
					}
					else if(counterR >= 500)
 8004764:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004768:	d302      	bcc.n	8004770 <keyb_proc+0xaf0>
					{
						if(counterR > 600)
 800476a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800476e:	d82d      	bhi.n	80047cc <keyb_proc+0xb4c>
							{
								gEditModeStepNum = 0;
							}
						}
					}
					counterR++;
 8004770:	4a15      	ldr	r2, [pc, #84]	; (80047c8 <keyb_proc+0xb48>)
 8004772:	8813      	ldrh	r3, [r2, #0]
 8004774:	3301      	adds	r3, #1
 8004776:	8013      	strh	r3, [r2, #0]

					DisplayUpdateFlags.b.StepsDisplay = 1;
 8004778:	4a10      	ldr	r2, [pc, #64]	; (80047bc <keyb_proc+0xb3c>)
 800477a:	7813      	ldrb	r3, [r2, #0]
 800477c:	f043 0302 	orr.w	r3, r3, #2
 8004780:	7013      	strb	r3, [r2, #0]
 8004782:	e048      	b.n	8004816 <keyb_proc+0xb96>
							if(!Is_Expander_Present())
 8004784:	f7fd fa78 	bl	8001c78 <Is_Expander_Present>
 8004788:	b978      	cbnz	r0, 80047aa <keyb_proc+0xb2a>
								gEditModeStepNum = 0;
 800478a:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <keyb_proc+0xb38>)
 800478c:	2200      	movs	r2, #0
 800478e:	701a      	strb	r2, [r3, #0]
								if(bank == 1) 
 8004790:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <keyb_proc+0xb40>)
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b01      	cmp	r3, #1
 8004798:	d003      	beq.n	80047a2 <keyb_proc+0xb22>
									bank = 1;
 800479a:	4b09      	ldr	r3, [pc, #36]	; (80047c0 <keyb_proc+0xb40>)
 800479c:	2201      	movs	r2, #1
 800479e:	701a      	strb	r2, [r3, #0]
 80047a0:	e7e6      	b.n	8004770 <keyb_proc+0xaf0>
									bank = 2;
 80047a2:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <keyb_proc+0xb40>)
 80047a4:	2202      	movs	r2, #2
 80047a6:	701a      	strb	r2, [r3, #0]
 80047a8:	e7e2      	b.n	8004770 <keyb_proc+0xaf0>
								gEditModeStepNum = 0;
 80047aa:	4b03      	ldr	r3, [pc, #12]	; (80047b8 <keyb_proc+0xb38>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	701a      	strb	r2, [r3, #0]
 80047b0:	e7de      	b.n	8004770 <keyb_proc+0xaf0>
 80047b2:	bf00      	nop
 80047b4:	200002ac 	.word	0x200002ac
 80047b8:	200002b1 	.word	0x200002b1
 80047bc:	200002f0 	.word	0x200002f0
 80047c0:	20000270 	.word	0x20000270
 80047c4:	200002b0 	.word	0x200002b0
 80047c8:	200002ae 	.word	0x200002ae
							counterR = 500;
 80047cc:	4b0d      	ldr	r3, [pc, #52]	; (8004804 <keyb_proc+0xb84>)
 80047ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80047d2:	801a      	strh	r2, [r3, #0]
							if(!Is_Expander_Present())
 80047d4:	f7fd fa50 	bl	8001c78 <Is_Expander_Present>
 80047d8:	b978      	cbnz	r0, 80047fa <keyb_proc+0xb7a>
								gEditModeStepNum = 0;
 80047da:	4b0b      	ldr	r3, [pc, #44]	; (8004808 <keyb_proc+0xb88>)
 80047dc:	2200      	movs	r2, #0
 80047de:	701a      	strb	r2, [r3, #0]
								if(bank == 1) 
 80047e0:	4b0a      	ldr	r3, [pc, #40]	; (800480c <keyb_proc+0xb8c>)
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d003      	beq.n	80047f2 <keyb_proc+0xb72>
									bank = 1;
 80047ea:	4b08      	ldr	r3, [pc, #32]	; (800480c <keyb_proc+0xb8c>)
 80047ec:	2201      	movs	r2, #1
 80047ee:	701a      	strb	r2, [r3, #0]
 80047f0:	e7be      	b.n	8004770 <keyb_proc+0xaf0>
									bank = 2;
 80047f2:	4b06      	ldr	r3, [pc, #24]	; (800480c <keyb_proc+0xb8c>)
 80047f4:	2202      	movs	r2, #2
 80047f6:	701a      	strb	r2, [r3, #0]
 80047f8:	e7ba      	b.n	8004770 <keyb_proc+0xaf0>
								gEditModeStepNum = 0;
 80047fa:	4b03      	ldr	r3, [pc, #12]	; (8004808 <keyb_proc+0xb88>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	701a      	strb	r2, [r3, #0]
 8004800:	e7b6      	b.n	8004770 <keyb_proc+0xaf0>
 8004802:	bf00      	nop
 8004804:	200002ae 	.word	0x200002ae
 8004808:	200002b1 	.word	0x200002b1
 800480c:	20000270 	.word	0x20000270
				};
			};
		}
		else 
		{
			counterR = 0;
 8004810:	4baa      	ldr	r3, [pc, #680]	; (8004abc <keyb_proc+0xe3c>)
 8004812:	2200      	movs	r2, #0
 8004814:	801a      	strh	r2, [r3, #0]
		};
	key_locked = 1;
 8004816:	4baa      	ldr	r3, [pc, #680]	; (8004ac0 <keyb_proc+0xe40>)
 8004818:	2201      	movs	r2, #1
 800481a:	701a      	strb	r2, [r3, #0]
	
		
		//Sections 1/2
	if (gKeysNotValid == 0) {
 800481c:	4ba9      	ldr	r3, [pc, #676]	; (8004ac4 <keyb_proc+0xe44>)
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	b9c3      	cbnz	r3, 8004854 <keyb_proc+0xbd4>
		
	if (!key->b.StageAddress1Display) {
 8004822:	7963      	ldrb	r3, [r4, #5]
 8004824:	f013 0f04 	tst.w	r3, #4
 8004828:	d105      	bne.n	8004836 <keyb_proc+0xbb6>
			if (gDisplayMode != DISPLAY_MODE_VIEW_1) {			
 800482a:	4ba7      	ldr	r3, [pc, #668]	; (8004ac8 <keyb_proc+0xe48>)
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	b113      	cbz	r3, 8004836 <keyb_proc+0xbb6>
				gDisplayMode = DISPLAY_MODE_VIEW_1;
 8004830:	4ba5      	ldr	r3, [pc, #660]	; (8004ac8 <keyb_proc+0xe48>)
 8004832:	2200      	movs	r2, #0
 8004834:	701a      	strb	r2, [r3, #0]
			};		
		};
		

		if (!key->b.StageAddress2Display) {
 8004836:	7923      	ldrb	r3, [r4, #4]
 8004838:	f013 0f40 	tst.w	r3, #64	; 0x40
 800483c:	d10a      	bne.n	8004854 <keyb_proc+0xbd4>
			if (gDisplayMode != DISPLAY_MODE_VIEW_2) {			
 800483e:	4ba2      	ldr	r3, [pc, #648]	; (8004ac8 <keyb_proc+0xe48>)
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b01      	cmp	r3, #1
 8004846:	d005      	beq.n	8004854 <keyb_proc+0xbd4>
				gDisplayMode = DISPLAY_MODE_VIEW_2;
 8004848:	4b9f      	ldr	r3, [pc, #636]	; (8004ac8 <keyb_proc+0xe48>)
 800484a:	2201      	movs	r2, #1
 800484c:	701a      	strb	r2, [r3, #0]
				key_locked = 0;
 800484e:	4b9c      	ldr	r3, [pc, #624]	; (8004ac0 <keyb_proc+0xe40>)
 8004850:	2200      	movs	r2, #0
 8004852:	701a      	strb	r2, [r3, #0]
		};
	};
		
	

		if ( (!key->b.StageAddress1Reset)  ) {
 8004854:	7963      	ldrb	r3, [r4, #5]
 8004856:	f013 0f02 	tst.w	r3, #2
 800485a:	d11f      	bne.n	800489c <keyb_proc+0xc1c>
				if(gSequencerMode_1 != SEQUENCER_MODE_WAIT)
 800485c:	4b9b      	ldr	r3, [pc, #620]	; (8004acc <keyb_proc+0xe4c>)
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b01      	cmp	r3, #1
 8004864:	d01a      	beq.n	800489c <keyb_proc+0xc1c>
				{
				gSequenceStepNumber_1 = 0;
 8004866:	4b9a      	ldr	r3, [pc, #616]	; (8004ad0 <keyb_proc+0xe50>)
 8004868:	2200      	movs	r2, #0
 800486a:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.MainDisplay = 1;
 800486c:	4b99      	ldr	r3, [pc, #612]	; (8004ad4 <keyb_proc+0xe54>)
 800486e:	781a      	ldrb	r2, [r3, #0]
 8004870:	f042 0201 	orr.w	r2, r2, #1
 8004874:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004876:	781a      	ldrb	r2, [r3, #0]
 8004878:	f042 0202 	orr.w	r2, r2, #2
 800487c:	701a      	strb	r2, [r3, #0]
				if (gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z || gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z) {
 800487e:	4b93      	ldr	r3, [pc, #588]	; (8004acc <keyb_proc+0xe4c>)
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b04      	cmp	r3, #4
 8004886:	d004      	beq.n	8004892 <keyb_proc+0xc12>
 8004888:	4b90      	ldr	r3, [pc, #576]	; (8004acc <keyb_proc+0xe4c>)
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b05      	cmp	r3, #5
 8004890:	d104      	bne.n	800489c <keyb_proc+0xc1c>
				gSequencerMode_1 = gPrevSequencerMode_1;
 8004892:	4b91      	ldr	r3, [pc, #580]	; (8004ad8 <keyb_proc+0xe58>)
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	b2db      	uxtb	r3, r3
 8004898:	4a8c      	ldr	r2, [pc, #560]	; (8004acc <keyb_proc+0xe4c>)
 800489a:	7013      	strb	r3, [r2, #0]
				}
			};
		};
					

		if ( (!key->b.StageAddress2Reset)  ) {
 800489c:	7923      	ldrb	r3, [r4, #4]
 800489e:	f013 0f20 	tst.w	r3, #32
 80048a2:	d11f      	bne.n	80048e4 <keyb_proc+0xc64>
				if(gSequencerMode_2 != SEQUENCER_MODE_WAIT)
 80048a4:	4a8d      	ldr	r2, [pc, #564]	; (8004adc <keyb_proc+0xe5c>)
 80048a6:	7812      	ldrb	r2, [r2, #0]
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	2a01      	cmp	r2, #1
 80048ac:	d01a      	beq.n	80048e4 <keyb_proc+0xc64>
				{						
					gSequenceStepNumber_2 = 0;
 80048ae:	4a8c      	ldr	r2, [pc, #560]	; (8004ae0 <keyb_proc+0xe60>)
 80048b0:	2100      	movs	r1, #0
 80048b2:	7011      	strb	r1, [r2, #0]
					DisplayUpdateFlags.b.MainDisplay = 1;
 80048b4:	4a87      	ldr	r2, [pc, #540]	; (8004ad4 <keyb_proc+0xe54>)
 80048b6:	7811      	ldrb	r1, [r2, #0]
 80048b8:	f041 0101 	orr.w	r1, r1, #1
 80048bc:	7011      	strb	r1, [r2, #0]
					DisplayUpdateFlags.b.StepsDisplay = 1;
 80048be:	7811      	ldrb	r1, [r2, #0]
 80048c0:	f041 0102 	orr.w	r1, r1, #2
 80048c4:	7011      	strb	r1, [r2, #0]
					
					if (gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z || gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) {
 80048c6:	4a85      	ldr	r2, [pc, #532]	; (8004adc <keyb_proc+0xe5c>)
 80048c8:	7812      	ldrb	r2, [r2, #0]
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	2a04      	cmp	r2, #4
 80048ce:	d004      	beq.n	80048da <keyb_proc+0xc5a>
 80048d0:	4a82      	ldr	r2, [pc, #520]	; (8004adc <keyb_proc+0xe5c>)
 80048d2:	7812      	ldrb	r2, [r2, #0]
 80048d4:	b2d2      	uxtb	r2, r2
 80048d6:	2a05      	cmp	r2, #5
 80048d8:	d104      	bne.n	80048e4 <keyb_proc+0xc64>
					gSequencerMode_2 = gPrevSequencerMode_2;
 80048da:	4a82      	ldr	r2, [pc, #520]	; (8004ae4 <keyb_proc+0xe64>)
 80048dc:	7812      	ldrb	r2, [r2, #0]
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	497e      	ldr	r1, [pc, #504]	; (8004adc <keyb_proc+0xe5c>)
 80048e2:	700a      	strb	r2, [r1, #0]
				}
		};
		}
				
		if( key->b.Empty5 && strobe_banana_flag1 == 0)
 80048e4:	f013 0f10 	tst.w	r3, #16
 80048e8:	d03a      	beq.n	8004960 <keyb_proc+0xce0>
 80048ea:	4b7f      	ldr	r3, [pc, #508]	; (8004ae8 <keyb_proc+0xe68>)
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d136      	bne.n	8004960 <keyb_proc+0xce0>
		{
			strobe_banana_flag1 = 1;
 80048f2:	4b7d      	ldr	r3, [pc, #500]	; (8004ae8 <keyb_proc+0xe68>)
 80048f4:	2201      	movs	r2, #1
 80048f6:	701a      	strb	r2, [r3, #0]
				gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1);
 80048f8:	4b7c      	ldr	r3, [pc, #496]	; (8004aec <keyb_proc+0xe6c>)
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	4a73      	ldr	r2, [pc, #460]	; (8004ad0 <keyb_proc+0xe50>)
 8004902:	7013      	strb	r3, [r2, #0]
			
			if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 8004904:	4b70      	ldr	r3, [pc, #448]	; (8004ac8 <keyb_proc+0xe48>)
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	b943      	cbnz	r3, 800491c <keyb_proc+0xc9c>
				DisplayUpdateFlags.b.MainDisplay = 1;
 800490a:	4b72      	ldr	r3, [pc, #456]	; (8004ad4 <keyb_proc+0xe54>)
 800490c:	781a      	ldrb	r2, [r3, #0]
 800490e:	f042 0201 	orr.w	r2, r2, #1
 8004912:	701a      	strb	r2, [r3, #0]
				DisplayUpdateFlags.b.StepsDisplay = 1;
 8004914:	781a      	ldrb	r2, [r3, #0]
 8004916:	f042 0202 	orr.w	r2, r2, #2
 800491a:	701a      	strb	r2, [r3, #0]
			};
			
				PULSE_LED_I_ALL_ON;
 800491c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004920:	4873      	ldr	r0, [pc, #460]	; (8004af0 <keyb_proc+0xe70>)
 8004922:	f7fc fbd8 	bl	80010d6 <GPIO_ResetBits>
				
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8004926:	4b6a      	ldr	r3, [pc, #424]	; (8004ad0 <keyb_proc+0xe50>)
 8004928:	781a      	ldrb	r2, [r3, #0]
 800492a:	4b72      	ldr	r3, [pc, #456]	; (8004af4 <keyb_proc+0xe74>)
 800492c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004936:	f040 816e 	bne.w	8004c16 <keyb_proc+0xf96>
					PULSE_LED_I_1_ON;
				};
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 800493a:	4b65      	ldr	r3, [pc, #404]	; (8004ad0 <keyb_proc+0xe50>)
 800493c:	781a      	ldrb	r2, [r3, #0]
 800493e:	4b6d      	ldr	r3, [pc, #436]	; (8004af4 <keyb_proc+0xe74>)
 8004940:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800494a:	f040 816a 	bne.w	8004c22 <keyb_proc+0xfa2>
					PULSE_LED_I_2_ON;
				};	
				
				TIM_Cmd(TIM14, ENABLE);
 800494e:	4e6a      	ldr	r6, [pc, #424]	; (8004af8 <keyb_proc+0xe78>)
 8004950:	2101      	movs	r1, #1
 8004952:	4630      	mov	r0, r6
 8004954:	f7fc fda6 	bl	80014a4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 8004958:	2100      	movs	r1, #0
 800495a:	4630      	mov	r0, r6
 800495c:	f7fc fd93 	bl	8001486 <TIM_SetCounter>
		}
		
		if(!key->b.Empty5) 
 8004960:	7923      	ldrb	r3, [r4, #4]
 8004962:	f013 0f10 	tst.w	r3, #16
 8004966:	d102      	bne.n	800496e <keyb_proc+0xcee>
		{
			strobe_banana_flag1 = 0;
 8004968:	4b5f      	ldr	r3, [pc, #380]	; (8004ae8 <keyb_proc+0xe68>)
 800496a:	2200      	movs	r2, #0
 800496c:	701a      	strb	r2, [r3, #0]
		}
		if ( (!key->b.StageAddress1PulseSelect) ) {
 800496e:	7963      	ldrb	r3, [r4, #5]
 8004970:	f013 0f10 	tst.w	r3, #16
 8004974:	d133      	bne.n	80049de <keyb_proc+0xd5e>
				gSequenceStepNumber_1 = (unsigned int) (pots_step[0]-1);
 8004976:	4b5d      	ldr	r3, [pc, #372]	; (8004aec <keyb_proc+0xe6c>)
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	3b01      	subs	r3, #1
 800497c:	b2db      	uxtb	r3, r3
 800497e:	4a54      	ldr	r2, [pc, #336]	; (8004ad0 <keyb_proc+0xe50>)
 8004980:	7013      	strb	r3, [r2, #0]
					if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 8004982:	4b51      	ldr	r3, [pc, #324]	; (8004ac8 <keyb_proc+0xe48>)
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	b943      	cbnz	r3, 800499a <keyb_proc+0xd1a>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8004988:	4b52      	ldr	r3, [pc, #328]	; (8004ad4 <keyb_proc+0xe54>)
 800498a:	781a      	ldrb	r2, [r3, #0]
 800498c:	f042 0201 	orr.w	r2, r2, #1
 8004990:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8004992:	781a      	ldrb	r2, [r3, #0]
 8004994:	f042 0202 	orr.w	r2, r2, #2
 8004998:	701a      	strb	r2, [r3, #0]
	};
			
				PULSE_LED_I_ALL_ON;
 800499a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800499e:	4854      	ldr	r0, [pc, #336]	; (8004af0 <keyb_proc+0xe70>)
 80049a0:	f7fc fb99 	bl	80010d6 <GPIO_ResetBits>
				
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 80049a4:	4b4a      	ldr	r3, [pc, #296]	; (8004ad0 <keyb_proc+0xe50>)
 80049a6:	781a      	ldrb	r2, [r3, #0]
 80049a8:	4b52      	ldr	r3, [pc, #328]	; (8004af4 <keyb_proc+0xe74>)
 80049aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80049b4:	f040 813b 	bne.w	8004c2e <keyb_proc+0xfae>
					PULSE_LED_I_1_ON;
				};
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 80049b8:	4b45      	ldr	r3, [pc, #276]	; (8004ad0 <keyb_proc+0xe50>)
 80049ba:	781a      	ldrb	r2, [r3, #0]
 80049bc:	4b4d      	ldr	r3, [pc, #308]	; (8004af4 <keyb_proc+0xe74>)
 80049be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80049c8:	f040 8137 	bne.w	8004c3a <keyb_proc+0xfba>
					PULSE_LED_I_2_ON;
				};	
				
				TIM_Cmd(TIM14, ENABLE);
 80049cc:	4e4a      	ldr	r6, [pc, #296]	; (8004af8 <keyb_proc+0xe78>)
 80049ce:	2101      	movs	r1, #1
 80049d0:	4630      	mov	r0, r6
 80049d2:	f7fc fd67 	bl	80014a4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 80049d6:	2100      	movs	r1, #0
 80049d8:	4630      	mov	r0, r6
 80049da:	f7fc fd54 	bl	8001486 <TIM_SetCounter>
		};
		
						
		if( key->b.Empty2 && strobe_banana_flag2 == 0)
 80049de:	78e3      	ldrb	r3, [r4, #3]
 80049e0:	f013 0f08 	tst.w	r3, #8
 80049e4:	d033      	beq.n	8004a4e <keyb_proc+0xdce>
 80049e6:	4b45      	ldr	r3, [pc, #276]	; (8004afc <keyb_proc+0xe7c>)
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d12f      	bne.n	8004a4e <keyb_proc+0xdce>
		{
			strobe_banana_flag2 = 1;
 80049ee:	4b43      	ldr	r3, [pc, #268]	; (8004afc <keyb_proc+0xe7c>)
 80049f0:	2201      	movs	r2, #1
 80049f2:	701a      	strb	r2, [r3, #0]
				gSequenceStepNumber_2 = (unsigned int) (pots_step[1]-1);
 80049f4:	4b3d      	ldr	r3, [pc, #244]	; (8004aec <keyb_proc+0xe6c>)
 80049f6:	785b      	ldrb	r3, [r3, #1]
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	4a38      	ldr	r2, [pc, #224]	; (8004ae0 <keyb_proc+0xe60>)
 80049fe:	7013      	strb	r3, [r2, #0]
					if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 8004a00:	4b31      	ldr	r3, [pc, #196]	; (8004ac8 <keyb_proc+0xe48>)
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	f000 811d 	beq.w	8004c46 <keyb_proc+0xfc6>
		DisplayUpdateFlags.b.MainDisplay = 1;
		DisplayUpdateFlags.b.StepsDisplay = 1;
	};
			
				PULSE_LED_II_ALL_ON;
 8004a0c:	2104      	movs	r1, #4
 8004a0e:	483c      	ldr	r0, [pc, #240]	; (8004b00 <keyb_proc+0xe80>)
 8004a10:	f7fc fb61 	bl	80010d6 <GPIO_ResetBits>
				
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8004a14:	4b2e      	ldr	r3, [pc, #184]	; (8004ad0 <keyb_proc+0xe50>)
 8004a16:	781a      	ldrb	r2, [r3, #0]
 8004a18:	4b36      	ldr	r3, [pc, #216]	; (8004af4 <keyb_proc+0xe74>)
 8004a1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004a24:	f040 8119 	bne.w	8004c5a <keyb_proc+0xfda>
					PULSE_LED_II_1_ON;
				};
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8004a28:	4b29      	ldr	r3, [pc, #164]	; (8004ad0 <keyb_proc+0xe50>)
 8004a2a:	781a      	ldrb	r2, [r3, #0]
 8004a2c:	4b31      	ldr	r3, [pc, #196]	; (8004af4 <keyb_proc+0xe74>)
 8004a2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004a38:	f040 8114 	bne.w	8004c64 <keyb_proc+0xfe4>
					PULSE_LED_II_2_ON;
				};	
				
				TIM_Cmd(TIM8, ENABLE);
 8004a3c:	4e31      	ldr	r6, [pc, #196]	; (8004b04 <keyb_proc+0xe84>)
 8004a3e:	2101      	movs	r1, #1
 8004a40:	4630      	mov	r0, r6
 8004a42:	f7fc fd2f 	bl	80014a4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 8004a46:	2100      	movs	r1, #0
 8004a48:	4630      	mov	r0, r6
 8004a4a:	f7fc fd1c 	bl	8001486 <TIM_SetCounter>
		}
		
		if(!key->b.Empty2) 
 8004a4e:	78e3      	ldrb	r3, [r4, #3]
 8004a50:	f013 0f08 	tst.w	r3, #8
 8004a54:	d102      	bne.n	8004a5c <keyb_proc+0xddc>
		{
			strobe_banana_flag2 = 0;
 8004a56:	4a29      	ldr	r2, [pc, #164]	; (8004afc <keyb_proc+0xe7c>)
 8004a58:	2100      	movs	r1, #0
 8004a5a:	7011      	strb	r1, [r2, #0]
		}


		if ( (!key->b.StageAddress2PulseSelect)) {
 8004a5c:	f013 0f02 	tst.w	r3, #2
 8004a60:	d158      	bne.n	8004b14 <keyb_proc+0xe94>
				gSequenceStepNumber_2 = (unsigned int) (pots_step[1]-1);
 8004a62:	4b22      	ldr	r3, [pc, #136]	; (8004aec <keyb_proc+0xe6c>)
 8004a64:	785b      	ldrb	r3, [r3, #1]
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	4a1d      	ldr	r2, [pc, #116]	; (8004ae0 <keyb_proc+0xe60>)
 8004a6c:	7013      	strb	r3, [r2, #0]
					if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 8004a6e:	4b16      	ldr	r3, [pc, #88]	; (8004ac8 <keyb_proc+0xe48>)
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	f000 80fb 	beq.w	8004c70 <keyb_proc+0xff0>
		DisplayUpdateFlags.b.MainDisplay = 1;
		DisplayUpdateFlags.b.StepsDisplay = 1;
	};
			
				PULSE_LED_II_ALL_ON;
 8004a7a:	2104      	movs	r1, #4
 8004a7c:	4820      	ldr	r0, [pc, #128]	; (8004b00 <keyb_proc+0xe80>)
 8004a7e:	f7fc fb2a 	bl	80010d6 <GPIO_ResetBits>
				
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8004a82:	4b17      	ldr	r3, [pc, #92]	; (8004ae0 <keyb_proc+0xe60>)
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	f103 0220 	add.w	r2, r3, #32
 8004a8a:	4b1a      	ldr	r3, [pc, #104]	; (8004af4 <keyb_proc+0xe74>)
 8004a8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004a96:	f040 80f5 	bne.w	8004c84 <keyb_proc+0x1004>
					PULSE_LED_II_1_ON;
				};
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8004a9a:	4b11      	ldr	r3, [pc, #68]	; (8004ae0 <keyb_proc+0xe60>)
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	f103 0220 	add.w	r2, r3, #32
 8004aa2:	4b14      	ldr	r3, [pc, #80]	; (8004af4 <keyb_proc+0xe74>)
 8004aa4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004aae:	f040 80ee 	bne.w	8004c8e <keyb_proc+0x100e>
					PULSE_LED_II_2_ON;
				};	
				
				TIM_Cmd(TIM8, ENABLE);
 8004ab2:	4e14      	ldr	r6, [pc, #80]	; (8004b04 <keyb_proc+0xe84>)
 8004ab4:	2101      	movs	r1, #1
 8004ab6:	4630      	mov	r0, r6
 8004ab8:	e026      	b.n	8004b08 <keyb_proc+0xe88>
 8004aba:	bf00      	nop
 8004abc:	200002ae 	.word	0x200002ae
 8004ac0:	200002cc 	.word	0x200002cc
 8004ac4:	200002bc 	.word	0x200002bc
 8004ac8:	200002b0 	.word	0x200002b0
 8004acc:	200002c1 	.word	0x200002c1
 8004ad0:	200002bf 	.word	0x200002bf
 8004ad4:	200002f0 	.word	0x200002f0
 8004ad8:	200002bd 	.word	0x200002bd
 8004adc:	200002c2 	.word	0x200002c2
 8004ae0:	200002c0 	.word	0x200002c0
 8004ae4:	200002be 	.word	0x200002be
 8004ae8:	200002d8 	.word	0x200002d8
 8004aec:	20000274 	.word	0x20000274
 8004af0:	40020400 	.word	0x40020400
 8004af4:	200008a4 	.word	0x200008a4
 8004af8:	40002000 	.word	0x40002000
 8004afc:	200002d9 	.word	0x200002d9
 8004b00:	40020000 	.word	0x40020000
 8004b04:	40010400 	.word	0x40010400
 8004b08:	f7fc fccc 	bl	80014a4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 8004b0c:	2100      	movs	r1, #0
 8004b0e:	4630      	mov	r0, r6
 8004b10:	f7fc fcb9 	bl	8001486 <TIM_SetCounter>
		};		
	
				
	/* Stage address ADVANCE 1 KEY*/
	if (!key->b.StageAddress1ContiniousSelect) {
 8004b14:	7963      	ldrb	r3, [r4, #5]
 8004b16:	f013 0f20 	tst.w	r3, #32
 8004b1a:	f040 80be 	bne.w	8004c9a <keyb_proc+0x101a>
		if (gSequencerMode_1 != SEQUENCER_MODE_WAIT) {
 8004b1e:	4aae      	ldr	r2, [pc, #696]	; (8004dd8 <keyb_proc+0x1158>)
 8004b20:	7812      	ldrb	r2, [r2, #0]
 8004b22:	b2d2      	uxtb	r2, r2
 8004b24:	2a01      	cmp	r2, #1
 8004b26:	d00e      	beq.n	8004b46 <keyb_proc+0xec6>
			gPrevSequencerMode_1 = gSequencerMode_1;
 8004b28:	49ab      	ldr	r1, [pc, #684]	; (8004dd8 <keyb_proc+0x1158>)
 8004b2a:	780a      	ldrb	r2, [r1, #0]
 8004b2c:	b2d2      	uxtb	r2, r2
 8004b2e:	48ab      	ldr	r0, [pc, #684]	; (8004ddc <keyb_proc+0x115c>)
 8004b30:	7002      	strb	r2, [r0, #0]
			gSequencerMode_1 = SEQUENCER_MODE_WAIT;		
 8004b32:	2201      	movs	r2, #1
 8004b34:	700a      	strb	r2, [r1, #0]
			DisplayUpdateFlags.b.MainDisplay = 1;
 8004b36:	49aa      	ldr	r1, [pc, #680]	; (8004de0 <keyb_proc+0x1160>)
 8004b38:	780a      	ldrb	r2, [r1, #0]
 8004b3a:	f042 0201 	orr.w	r2, r2, #1
 8004b3e:	700a      	strb	r2, [r1, #0]
			key_locked = 0;
 8004b40:	4aa8      	ldr	r2, [pc, #672]	; (8004de4 <keyb_proc+0x1164>)
 8004b42:	2100      	movs	r1, #0
 8004b44:	7011      	strb	r1, [r2, #0]
			DisplayUpdateFlags.b.StepsDisplay = 1;
			key_locked = 0;
		};
	};
	
	if (!key->b.StageAddress2ContiniousSelect) {	
 8004b46:	78e2      	ldrb	r2, [r4, #3]
 8004b48:	f012 0f04 	tst.w	r2, #4
 8004b4c:	f040 80bd 	bne.w	8004cca <keyb_proc+0x104a>
		if (gSequencerMode_2 != SEQUENCER_MODE_WAIT) {
 8004b50:	4aa5      	ldr	r2, [pc, #660]	; (8004de8 <keyb_proc+0x1168>)
 8004b52:	7812      	ldrb	r2, [r2, #0]
 8004b54:	b2d2      	uxtb	r2, r2
 8004b56:	2a01      	cmp	r2, #1
 8004b58:	d00e      	beq.n	8004b78 <keyb_proc+0xef8>
			gPrevSequencerMode_2 = gSequencerMode_2;
 8004b5a:	49a3      	ldr	r1, [pc, #652]	; (8004de8 <keyb_proc+0x1168>)
 8004b5c:	780a      	ldrb	r2, [r1, #0]
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	48a2      	ldr	r0, [pc, #648]	; (8004dec <keyb_proc+0x116c>)
 8004b62:	7002      	strb	r2, [r0, #0]
			gSequencerMode_2 = SEQUENCER_MODE_WAIT;
 8004b64:	2201      	movs	r2, #1
 8004b66:	700a      	strb	r2, [r1, #0]
			DisplayUpdateFlags.b.MainDisplay = 1;
 8004b68:	499d      	ldr	r1, [pc, #628]	; (8004de0 <keyb_proc+0x1160>)
 8004b6a:	780a      	ldrb	r2, [r1, #0]
 8004b6c:	f042 0201 	orr.w	r2, r2, #1
 8004b70:	700a      	strb	r2, [r1, #0]
			key_locked = 0;
 8004b72:	4a9c      	ldr	r2, [pc, #624]	; (8004de4 <keyb_proc+0x1164>)
 8004b74:	2100      	movs	r1, #0
 8004b76:	7011      	strb	r1, [r2, #0]
			DisplayUpdateFlags.b.StepsDisplay = 1;			
			key_locked = 0;
		};
	};
	
	if (!key->b.StageAddress1Advance) {
 8004b78:	f013 0f01 	tst.w	r3, #1
 8004b7c:	f040 80d9 	bne.w	8004d32 <keyb_proc+0x10b2>
		
		advanced_counter_1++;
 8004b80:	4a9b      	ldr	r2, [pc, #620]	; (8004df0 <keyb_proc+0x1170>)
 8004b82:	7813      	ldrb	r3, [r2, #0]
 8004b84:	3301      	adds	r3, #1
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	7013      	strb	r3, [r2, #0]
		//if(advanced_counter_1 == 10)
		{
		if(gSequencerMode_1 != SEQUENCER_MODE_WAIT)
 8004b8a:	4b93      	ldr	r3, [pc, #588]	; (8004dd8 <keyb_proc+0x1158>)
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	f000 80d1 	beq.w	8004d38 <keyb_proc+0x10b8>
		{
		if(gSequencerMode_1 == SEQUENCER_MODE_RUN)
 8004b96:	4b90      	ldr	r3, [pc, #576]	; (8004dd8 <keyb_proc+0x1158>)
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 80ad 	beq.w	8004cfa <keyb_proc+0x107a>
			PreviousStep = GetStepVoltage(0, gSequenceStepNumber_1);
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
			gStepWidth_1 = 0;
		}
		else{
			if(gSequencerMode_1 != SEQUENCER_MODE_STAY_HI_Z && gSequencerMode_1 != SEQUENCER_MODE_WAIT_HI_Z )(gPrevSequencerMode_1 = gSequencerMode_1);
 8004ba0:	4b8d      	ldr	r3, [pc, #564]	; (8004dd8 <keyb_proc+0x1158>)
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b05      	cmp	r3, #5
 8004ba8:	d009      	beq.n	8004bbe <keyb_proc+0xf3e>
 8004baa:	4b8b      	ldr	r3, [pc, #556]	; (8004dd8 <keyb_proc+0x1158>)
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	2b04      	cmp	r3, #4
 8004bb2:	d004      	beq.n	8004bbe <keyb_proc+0xf3e>
 8004bb4:	4b88      	ldr	r3, [pc, #544]	; (8004dd8 <keyb_proc+0x1158>)
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	4a88      	ldr	r2, [pc, #544]	; (8004ddc <keyb_proc+0x115c>)
 8004bbc:	7013      	strb	r3, [r2, #0]
			
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8004bbe:	4e8d      	ldr	r6, [pc, #564]	; (8004df4 <keyb_proc+0x1174>)
 8004bc0:	7831      	ldrb	r1, [r6, #0]
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	f7fd fe10 	bl	80027e8 <GetNextStep>
 8004bc8:	7030      	strb	r0, [r6, #0]
		}
		gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8004bca:	4b83      	ldr	r3, [pc, #524]	; (8004dd8 <keyb_proc+0x1158>)
 8004bcc:	2202      	movs	r2, #2
 8004bce:	701a      	strb	r2, [r3, #0]
						PULSE_LED_I_ALL_ON;
 8004bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bd4:	4888      	ldr	r0, [pc, #544]	; (8004df8 <keyb_proc+0x1178>)
 8004bd6:	f7fc fa7e 	bl	80010d6 <GPIO_ResetBits>
				
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse1) {
 8004bda:	4b86      	ldr	r3, [pc, #536]	; (8004df4 <keyb_proc+0x1174>)
 8004bdc:	781a      	ldrb	r2, [r3, #0]
 8004bde:	4b87      	ldr	r3, [pc, #540]	; (8004dfc <keyb_proc+0x117c>)
 8004be0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004bea:	f040 8096 	bne.w	8004d1a <keyb_proc+0x109a>
					PULSE_LED_I_1_ON;
				};
				if (Steps[0][gSequenceStepNumber_1].b.OutputPulse2) {
 8004bee:	4b81      	ldr	r3, [pc, #516]	; (8004df4 <keyb_proc+0x1174>)
 8004bf0:	781a      	ldrb	r2, [r3, #0]
 8004bf2:	4b82      	ldr	r3, [pc, #520]	; (8004dfc <keyb_proc+0x117c>)
 8004bf4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004bfe:	f040 8092 	bne.w	8004d26 <keyb_proc+0x10a6>
					PULSE_LED_I_2_ON;
				};	
				
				TIM_Cmd(TIM14, ENABLE);
 8004c02:	4e7f      	ldr	r6, [pc, #508]	; (8004e00 <keyb_proc+0x1180>)
 8004c04:	2101      	movs	r1, #1
 8004c06:	4630      	mov	r0, r6
 8004c08:	f7fc fc4c 	bl	80014a4 <TIM_Cmd>
				TIM_SetCounter(TIM14, 0x00);
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	4630      	mov	r0, r6
 8004c10:	f7fc fc39 	bl	8001486 <TIM_SetCounter>
 8004c14:	e090      	b.n	8004d38 <keyb_proc+0x10b8>
					PULSE_LED_I_1_ON;
 8004c16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c1a:	4877      	ldr	r0, [pc, #476]	; (8004df8 <keyb_proc+0x1178>)
 8004c1c:	f7fc fa5b 	bl	80010d6 <GPIO_ResetBits>
 8004c20:	e68b      	b.n	800493a <keyb_proc+0xcba>
					PULSE_LED_I_2_ON;
 8004c22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c26:	4874      	ldr	r0, [pc, #464]	; (8004df8 <keyb_proc+0x1178>)
 8004c28:	f7fc fa55 	bl	80010d6 <GPIO_ResetBits>
 8004c2c:	e68f      	b.n	800494e <keyb_proc+0xcce>
					PULSE_LED_I_1_ON;
 8004c2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c32:	4871      	ldr	r0, [pc, #452]	; (8004df8 <keyb_proc+0x1178>)
 8004c34:	f7fc fa4f 	bl	80010d6 <GPIO_ResetBits>
 8004c38:	e6be      	b.n	80049b8 <keyb_proc+0xd38>
					PULSE_LED_I_2_ON;
 8004c3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c3e:	486e      	ldr	r0, [pc, #440]	; (8004df8 <keyb_proc+0x1178>)
 8004c40:	f7fc fa49 	bl	80010d6 <GPIO_ResetBits>
 8004c44:	e6c2      	b.n	80049cc <keyb_proc+0xd4c>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8004c46:	4b66      	ldr	r3, [pc, #408]	; (8004de0 <keyb_proc+0x1160>)
 8004c48:	781a      	ldrb	r2, [r3, #0]
 8004c4a:	f042 0201 	orr.w	r2, r2, #1
 8004c4e:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8004c50:	781a      	ldrb	r2, [r3, #0]
 8004c52:	f042 0202 	orr.w	r2, r2, #2
 8004c56:	701a      	strb	r2, [r3, #0]
 8004c58:	e6d8      	b.n	8004a0c <keyb_proc+0xd8c>
					PULSE_LED_II_1_ON;
 8004c5a:	2108      	movs	r1, #8
 8004c5c:	4869      	ldr	r0, [pc, #420]	; (8004e04 <keyb_proc+0x1184>)
 8004c5e:	f7fc fa3a 	bl	80010d6 <GPIO_ResetBits>
 8004c62:	e6e1      	b.n	8004a28 <keyb_proc+0xda8>
					PULSE_LED_II_2_ON;
 8004c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c68:	4866      	ldr	r0, [pc, #408]	; (8004e04 <keyb_proc+0x1184>)
 8004c6a:	f7fc fa34 	bl	80010d6 <GPIO_ResetBits>
 8004c6e:	e6e5      	b.n	8004a3c <keyb_proc+0xdbc>
		DisplayUpdateFlags.b.MainDisplay = 1;
 8004c70:	4b5b      	ldr	r3, [pc, #364]	; (8004de0 <keyb_proc+0x1160>)
 8004c72:	781a      	ldrb	r2, [r3, #0]
 8004c74:	f042 0201 	orr.w	r2, r2, #1
 8004c78:	701a      	strb	r2, [r3, #0]
		DisplayUpdateFlags.b.StepsDisplay = 1;
 8004c7a:	781a      	ldrb	r2, [r3, #0]
 8004c7c:	f042 0202 	orr.w	r2, r2, #2
 8004c80:	701a      	strb	r2, [r3, #0]
 8004c82:	e6fa      	b.n	8004a7a <keyb_proc+0xdfa>
					PULSE_LED_II_1_ON;
 8004c84:	2108      	movs	r1, #8
 8004c86:	485f      	ldr	r0, [pc, #380]	; (8004e04 <keyb_proc+0x1184>)
 8004c88:	f7fc fa25 	bl	80010d6 <GPIO_ResetBits>
 8004c8c:	e705      	b.n	8004a9a <keyb_proc+0xe1a>
					PULSE_LED_II_2_ON;
 8004c8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c92:	485c      	ldr	r0, [pc, #368]	; (8004e04 <keyb_proc+0x1184>)
 8004c94:	f7fc fa1f 	bl	80010d6 <GPIO_ResetBits>
 8004c98:	e70b      	b.n	8004ab2 <keyb_proc+0xe32>
		if (gSequencerMode_1 == SEQUENCER_MODE_WAIT) {
 8004c9a:	4a4f      	ldr	r2, [pc, #316]	; (8004dd8 <keyb_proc+0x1158>)
 8004c9c:	7812      	ldrb	r2, [r2, #0]
 8004c9e:	b2d2      	uxtb	r2, r2
 8004ca0:	2a01      	cmp	r2, #1
 8004ca2:	f47f af50 	bne.w	8004b46 <keyb_proc+0xec6>
			gSequencerMode_1 = gPrevSequencerMode_1;
 8004ca6:	4a4d      	ldr	r2, [pc, #308]	; (8004ddc <keyb_proc+0x115c>)
 8004ca8:	7812      	ldrb	r2, [r2, #0]
 8004caa:	b2d2      	uxtb	r2, r2
 8004cac:	494a      	ldr	r1, [pc, #296]	; (8004dd8 <keyb_proc+0x1158>)
 8004cae:	700a      	strb	r2, [r1, #0]
			DisplayUpdateFlags.b.MainDisplay = 1;
 8004cb0:	4a4b      	ldr	r2, [pc, #300]	; (8004de0 <keyb_proc+0x1160>)
 8004cb2:	7811      	ldrb	r1, [r2, #0]
 8004cb4:	f041 0101 	orr.w	r1, r1, #1
 8004cb8:	7011      	strb	r1, [r2, #0]
			DisplayUpdateFlags.b.StepsDisplay = 1;
 8004cba:	7811      	ldrb	r1, [r2, #0]
 8004cbc:	f041 0102 	orr.w	r1, r1, #2
 8004cc0:	7011      	strb	r1, [r2, #0]
			key_locked = 0;
 8004cc2:	4a48      	ldr	r2, [pc, #288]	; (8004de4 <keyb_proc+0x1164>)
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	7011      	strb	r1, [r2, #0]
 8004cc8:	e73d      	b.n	8004b46 <keyb_proc+0xec6>
		if (gSequencerMode_2 == SEQUENCER_MODE_WAIT) {			
 8004cca:	4a47      	ldr	r2, [pc, #284]	; (8004de8 <keyb_proc+0x1168>)
 8004ccc:	7812      	ldrb	r2, [r2, #0]
 8004cce:	b2d2      	uxtb	r2, r2
 8004cd0:	2a01      	cmp	r2, #1
 8004cd2:	f47f af51 	bne.w	8004b78 <keyb_proc+0xef8>
			gSequencerMode_2 = gPrevSequencerMode_2;
 8004cd6:	4a45      	ldr	r2, [pc, #276]	; (8004dec <keyb_proc+0x116c>)
 8004cd8:	7812      	ldrb	r2, [r2, #0]
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	4942      	ldr	r1, [pc, #264]	; (8004de8 <keyb_proc+0x1168>)
 8004cde:	700a      	strb	r2, [r1, #0]
			DisplayUpdateFlags.b.MainDisplay = 1;
 8004ce0:	4a3f      	ldr	r2, [pc, #252]	; (8004de0 <keyb_proc+0x1160>)
 8004ce2:	7811      	ldrb	r1, [r2, #0]
 8004ce4:	f041 0101 	orr.w	r1, r1, #1
 8004ce8:	7011      	strb	r1, [r2, #0]
			DisplayUpdateFlags.b.StepsDisplay = 1;			
 8004cea:	7811      	ldrb	r1, [r2, #0]
 8004cec:	f041 0102 	orr.w	r1, r1, #2
 8004cf0:	7011      	strb	r1, [r2, #0]
			key_locked = 0;
 8004cf2:	4a3c      	ldr	r2, [pc, #240]	; (8004de4 <keyb_proc+0x1164>)
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	7011      	strb	r1, [r2, #0]
 8004cf8:	e73e      	b.n	8004b78 <keyb_proc+0xef8>
			PreviousStep = GetStepVoltage(0, gSequenceStepNumber_1);
 8004cfa:	4e3e      	ldr	r6, [pc, #248]	; (8004df4 <keyb_proc+0x1174>)
 8004cfc:	7831      	ldrb	r1, [r6, #0]
 8004cfe:	2000      	movs	r0, #0
 8004d00:	f7fd fc1c 	bl	800253c <GetStepVoltage>
 8004d04:	4b40      	ldr	r3, [pc, #256]	; (8004e08 <keyb_proc+0x1188>)
 8004d06:	6018      	str	r0, [r3, #0]
			gSequenceStepNumber_1 = GetNextStep(0, gSequenceStepNumber_1);
 8004d08:	7831      	ldrb	r1, [r6, #0]
 8004d0a:	2000      	movs	r0, #0
 8004d0c:	f7fd fd6c 	bl	80027e8 <GetNextStep>
 8004d10:	7030      	strb	r0, [r6, #0]
			gStepWidth_1 = 0;
 8004d12:	4b3e      	ldr	r3, [pc, #248]	; (8004e0c <keyb_proc+0x118c>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]
 8004d18:	e757      	b.n	8004bca <keyb_proc+0xf4a>
					PULSE_LED_I_1_ON;
 8004d1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d1e:	4836      	ldr	r0, [pc, #216]	; (8004df8 <keyb_proc+0x1178>)
 8004d20:	f7fc f9d9 	bl	80010d6 <GPIO_ResetBits>
 8004d24:	e763      	b.n	8004bee <keyb_proc+0xf6e>
					PULSE_LED_I_2_ON;
 8004d26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d2a:	4833      	ldr	r0, [pc, #204]	; (8004df8 <keyb_proc+0x1178>)
 8004d2c:	f7fc f9d3 	bl	80010d6 <GPIO_ResetBits>
 8004d30:	e767      	b.n	8004c02 <keyb_proc+0xf82>
	}	}
	} else advanced_counter_1 = 0;
 8004d32:	4b2f      	ldr	r3, [pc, #188]	; (8004df0 <keyb_proc+0x1170>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	701a      	strb	r2, [r3, #0]
	
		if (!key->b.StageAddress2Advance) {
 8004d38:	7963      	ldrb	r3, [r4, #5]
 8004d3a:	f013 0f08 	tst.w	r3, #8
 8004d3e:	f040 8088 	bne.w	8004e52 <keyb_proc+0x11d2>
			
		advanced_counter_2++;
 8004d42:	4a33      	ldr	r2, [pc, #204]	; (8004e10 <keyb_proc+0x1190>)
 8004d44:	7813      	ldrb	r3, [r2, #0]
 8004d46:	3301      	adds	r3, #1
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	7013      	strb	r3, [r2, #0]
//		if(advanced_counter_2 == 10)
		{
		if(gSequencerMode_2 != SEQUENCER_MODE_WAIT)
 8004d4c:	4b26      	ldr	r3, [pc, #152]	; (8004de8 <keyb_proc+0x1168>)
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	f000 8080 	beq.w	8004e58 <keyb_proc+0x11d8>
				{
		if(gSequencerMode_2 == SEQUENCER_MODE_RUN)
 8004d58:	4b23      	ldr	r3, [pc, #140]	; (8004de8 <keyb_proc+0x1168>)
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d05d      	beq.n	8004e1c <keyb_proc+0x119c>
			gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
			gStepWidth_2 = 0;
		}
		else 
		{
			if(gSequencerMode_2 != SEQUENCER_MODE_STAY_HI_Z && gSequencerMode_2 != SEQUENCER_MODE_WAIT_HI_Z )(gPrevSequencerMode_2 = gSequencerMode_2);
 8004d60:	4b21      	ldr	r3, [pc, #132]	; (8004de8 <keyb_proc+0x1168>)
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b05      	cmp	r3, #5
 8004d68:	d009      	beq.n	8004d7e <keyb_proc+0x10fe>
 8004d6a:	4b1f      	ldr	r3, [pc, #124]	; (8004de8 <keyb_proc+0x1168>)
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	2b04      	cmp	r3, #4
 8004d72:	d004      	beq.n	8004d7e <keyb_proc+0x10fe>
 8004d74:	4b1c      	ldr	r3, [pc, #112]	; (8004de8 <keyb_proc+0x1168>)
 8004d76:	781b      	ldrb	r3, [r3, #0]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	4a1c      	ldr	r2, [pc, #112]	; (8004dec <keyb_proc+0x116c>)
 8004d7c:	7013      	strb	r3, [r2, #0]
			gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8004d7e:	4c25      	ldr	r4, [pc, #148]	; (8004e14 <keyb_proc+0x1194>)
 8004d80:	7821      	ldrb	r1, [r4, #0]
 8004d82:	2001      	movs	r0, #1
 8004d84:	f7fd fd30 	bl	80027e8 <GetNextStep>
 8004d88:	7020      	strb	r0, [r4, #0]
		}
		gSequencerMode_2 = SEQUENCER_MODE_STOP;
 8004d8a:	4b17      	ldr	r3, [pc, #92]	; (8004de8 <keyb_proc+0x1168>)
 8004d8c:	2202      	movs	r2, #2
 8004d8e:	701a      	strb	r2, [r3, #0]
				PULSE_LED_II_ALL_ON;
 8004d90:	2104      	movs	r1, #4
 8004d92:	481c      	ldr	r0, [pc, #112]	; (8004e04 <keyb_proc+0x1184>)
 8004d94:	f7fc f99f 	bl	80010d6 <GPIO_ResetBits>
				
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse1) {
 8004d98:	4b1e      	ldr	r3, [pc, #120]	; (8004e14 <keyb_proc+0x1194>)
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	f103 0220 	add.w	r2, r3, #32
 8004da0:	4b16      	ldr	r3, [pc, #88]	; (8004dfc <keyb_proc+0x117c>)
 8004da2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004dac:	d146      	bne.n	8004e3c <keyb_proc+0x11bc>
					PULSE_LED_II_1_ON;
				};
				if (Steps[1][gSequenceStepNumber_2].b.OutputPulse2) {
 8004dae:	4b19      	ldr	r3, [pc, #100]	; (8004e14 <keyb_proc+0x1194>)
 8004db0:	781b      	ldrb	r3, [r3, #0]
 8004db2:	f103 0220 	add.w	r2, r3, #32
 8004db6:	4b11      	ldr	r3, [pc, #68]	; (8004dfc <keyb_proc+0x117c>)
 8004db8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004dc2:	d140      	bne.n	8004e46 <keyb_proc+0x11c6>
					PULSE_LED_II_2_ON;
				};	
				
				TIM_Cmd(TIM8, ENABLE);
 8004dc4:	4c14      	ldr	r4, [pc, #80]	; (8004e18 <keyb_proc+0x1198>)
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	4620      	mov	r0, r4
 8004dca:	f7fc fb6b 	bl	80014a4 <TIM_Cmd>
			TIM_SetCounter(TIM8, 0x00);
 8004dce:	2100      	movs	r1, #0
 8004dd0:	4620      	mov	r0, r4
 8004dd2:	f7fc fb58 	bl	8001486 <TIM_SetCounter>
 8004dd6:	e03f      	b.n	8004e58 <keyb_proc+0x11d8>
 8004dd8:	200002c1 	.word	0x200002c1
 8004ddc:	200002bd 	.word	0x200002bd
 8004de0:	200002f0 	.word	0x200002f0
 8004de4:	200002cc 	.word	0x200002cc
 8004de8:	200002c2 	.word	0x200002c2
 8004dec:	200002be 	.word	0x200002be
 8004df0:	200002a8 	.word	0x200002a8
 8004df4:	200002bf 	.word	0x200002bf
 8004df8:	40020400 	.word	0x40020400
 8004dfc:	200008a4 	.word	0x200008a4
 8004e00:	40002000 	.word	0x40002000
 8004e04:	40020000 	.word	0x40020000
 8004e08:	200002a0 	.word	0x200002a0
 8004e0c:	200002c4 	.word	0x200002c4
 8004e10:	200002a9 	.word	0x200002a9
 8004e14:	200002c0 	.word	0x200002c0
 8004e18:	40010400 	.word	0x40010400
			PreviousStep_2 = GetStepVoltage(1, gSequenceStepNumber_2);
 8004e1c:	4c1b      	ldr	r4, [pc, #108]	; (8004e8c <keyb_proc+0x120c>)
 8004e1e:	7821      	ldrb	r1, [r4, #0]
 8004e20:	2001      	movs	r0, #1
 8004e22:	f7fd fb8b 	bl	800253c <GetStepVoltage>
 8004e26:	4b1a      	ldr	r3, [pc, #104]	; (8004e90 <keyb_proc+0x1210>)
 8004e28:	6018      	str	r0, [r3, #0]
			gSequenceStepNumber_2 = GetNextStep(1, gSequenceStepNumber_2);
 8004e2a:	7821      	ldrb	r1, [r4, #0]
 8004e2c:	2001      	movs	r0, #1
 8004e2e:	f7fd fcdb 	bl	80027e8 <GetNextStep>
 8004e32:	7020      	strb	r0, [r4, #0]
			gStepWidth_2 = 0;
 8004e34:	4b17      	ldr	r3, [pc, #92]	; (8004e94 <keyb_proc+0x1214>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	e7a6      	b.n	8004d8a <keyb_proc+0x110a>
					PULSE_LED_II_1_ON;
 8004e3c:	2108      	movs	r1, #8
 8004e3e:	4816      	ldr	r0, [pc, #88]	; (8004e98 <keyb_proc+0x1218>)
 8004e40:	f7fc f949 	bl	80010d6 <GPIO_ResetBits>
 8004e44:	e7b3      	b.n	8004dae <keyb_proc+0x112e>
					PULSE_LED_II_2_ON;
 8004e46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e4a:	4813      	ldr	r0, [pc, #76]	; (8004e98 <keyb_proc+0x1218>)
 8004e4c:	f7fc f943 	bl	80010d6 <GPIO_ResetBits>
 8004e50:	e7b8      	b.n	8004dc4 <keyb_proc+0x1144>
	
			}
	}
	}else advanced_counter_2 = 0;
 8004e52:	4b12      	ldr	r3, [pc, #72]	; (8004e9c <keyb_proc+0x121c>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	701a      	strb	r2, [r3, #0]
				
	if (gKeysNotValid == 0) {
 8004e58:	4b11      	ldr	r3, [pc, #68]	; (8004ea0 <keyb_proc+0x1220>)
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	b12b      	cbz	r3, 8004e6a <keyb_proc+0x11ea>
		Steps[Section][StepNum] = tmpStep;				
		DisplayUpdateFlags.b.MainDisplay = 1;	
	} else {
		gKeysNotValid = 0;
 8004e5e:	4b10      	ldr	r3, [pc, #64]	; (8004ea0 <keyb_proc+0x1220>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	701a      	strb	r2, [r3, #0]
	};
				
	return 1;
}
 8004e64:	2001      	movs	r0, #1
 8004e66:	b003      	add	sp, #12
 8004e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Steps[Section][StepNum] = tmpStep;				
 8004e6a:	eb05 1547 	add.w	r5, r5, r7, lsl #5
 8004e6e:	4f0d      	ldr	r7, [pc, #52]	; (8004ea4 <keyb_proc+0x1224>)
 8004e70:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8004e74:	ab02      	add	r3, sp, #8
 8004e76:	e913 0003 	ldmdb	r3, {r0, r1}
 8004e7a:	e885 0003 	stmia.w	r5, {r0, r1}
		DisplayUpdateFlags.b.MainDisplay = 1;	
 8004e7e:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <keyb_proc+0x1228>)
 8004e80:	7813      	ldrb	r3, [r2, #0]
 8004e82:	f043 0301 	orr.w	r3, r3, #1
 8004e86:	7013      	strb	r3, [r2, #0]
 8004e88:	e7ec      	b.n	8004e64 <keyb_proc+0x11e4>
 8004e8a:	bf00      	nop
 8004e8c:	200002c0 	.word	0x200002c0
 8004e90:	200002a4 	.word	0x200002a4
 8004e94:	200002c8 	.word	0x200002c8
 8004e98:	40020000 	.word	0x40020000
 8004e9c:	200002a9 	.word	0x200002a9
 8004ea0:	200002bc 	.word	0x200002bc
 8004ea4:	200008a4 	.word	0x200008a4
 8004ea8:	200002f0 	.word	0x200002f0

08004eac <UpdateModeSection>:

/*
	Update leds function
*/
void UpdateModeSection(void)
{
 8004eac:	b510      	push	{r4, lr}
 8004eae:	b082      	sub	sp, #8
	unsigned char StepNum = 0, Section = 0;
	uLeds mLeds;
	uStep *mStep;
	
	mLeds.value[0] = 0xFF;
 8004eb0:	23ff      	movs	r3, #255	; 0xff
 8004eb2:	f88d 3004 	strb.w	r3, [sp, #4]
	mLeds.value[1] = 0xFF;
 8004eb6:	f88d 3005 	strb.w	r3, [sp, #5]
	mLeds.value[2] = 0xFF;
 8004eba:	f88d 3006 	strb.w	r3, [sp, #6]
	mLeds.value[3] = 0xFF;
 8004ebe:	f88d 3007 	strb.w	r3, [sp, #7]

	if ((gSequencerMode_1 == SEQUENCER_MODE_RUN) ||
 8004ec2:	4bbd      	ldr	r3, [pc, #756]	; (80051b8 <UpdateModeSection+0x30c>)
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	b123      	cbz	r3, 8004ed2 <UpdateModeSection+0x26>
			(gSequencerMode_1 == SEQUENCER_MODE_ADVANCE)) {
 8004ec8:	4bbb      	ldr	r3, [pc, #748]	; (80051b8 <UpdateModeSection+0x30c>)
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	b2db      	uxtb	r3, r3
	if ((gSequencerMode_1 == SEQUENCER_MODE_RUN) ||
 8004ece:	2b06      	cmp	r3, #6
 8004ed0:	d105      	bne.n	8004ede <UpdateModeSection+0x32>
		mLeds.b.Seq1Run = 0;
 8004ed2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004ed6:	f36f 0382 	bfc	r3, #2, #1
 8004eda:	f88d 3004 	strb.w	r3, [sp, #4]
	};
	if ( (gSequencerMode_1 == SEQUENCER_MODE_WAIT) ||
 8004ede:	4bb6      	ldr	r3, [pc, #728]	; (80051b8 <UpdateModeSection+0x30c>)
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d009      	beq.n	8004efc <UpdateModeSection+0x50>
			(gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z ) ||
 8004ee8:	4bb3      	ldr	r3, [pc, #716]	; (80051b8 <UpdateModeSection+0x30c>)
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	b2db      	uxtb	r3, r3
	if ( (gSequencerMode_1 == SEQUENCER_MODE_WAIT) ||
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	d004      	beq.n	8004efc <UpdateModeSection+0x50>
			(gSequencerMode_1 == SEQUENCER_MODE_STAY_HI_Z)  ) {
 8004ef2:	4bb1      	ldr	r3, [pc, #708]	; (80051b8 <UpdateModeSection+0x30c>)
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	b2db      	uxtb	r3, r3
			(gSequencerMode_1 == SEQUENCER_MODE_WAIT_HI_Z ) ||
 8004ef8:	2b05      	cmp	r3, #5
 8004efa:	d105      	bne.n	8004f08 <UpdateModeSection+0x5c>
		mLeds.b.Seq1Wait = 0;
 8004efc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004f00:	f36f 0341 	bfc	r3, #1, #1
 8004f04:	f88d 3004 	strb.w	r3, [sp, #4]
	};
			
	if (gSequencerMode_1 == SEQUENCER_MODE_STOP) {
 8004f08:	4bab      	ldr	r3, [pc, #684]	; (80051b8 <UpdateModeSection+0x30c>)
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	f000 8173 	beq.w	80051fa <UpdateModeSection+0x34e>
		mLeds.b.Seq1Stop = 0;
	};
	
	if ((gSequencerMode_2 == SEQUENCER_MODE_RUN) ||
 8004f14:	4ba9      	ldr	r3, [pc, #676]	; (80051bc <UpdateModeSection+0x310>)
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	b123      	cbz	r3, 8004f24 <UpdateModeSection+0x78>
			(gSequencerMode_2 == SEQUENCER_MODE_ADVANCE) ) {
 8004f1a:	4ba8      	ldr	r3, [pc, #672]	; (80051bc <UpdateModeSection+0x310>)
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	b2db      	uxtb	r3, r3
	if ((gSequencerMode_2 == SEQUENCER_MODE_RUN) ||
 8004f20:	2b06      	cmp	r3, #6
 8004f22:	d105      	bne.n	8004f30 <UpdateModeSection+0x84>
		mLeds.b.Seq2Run = 0;
 8004f24:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004f28:	f36f 1345 	bfc	r3, #5, #1
 8004f2c:	f88d 3004 	strb.w	r3, [sp, #4]
	};
	if ((gSequencerMode_2 == SEQUENCER_MODE_WAIT) ||
 8004f30:	4ba2      	ldr	r3, [pc, #648]	; (80051bc <UpdateModeSection+0x310>)
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d009      	beq.n	8004f4e <UpdateModeSection+0xa2>
			(gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z ) ||
 8004f3a:	4ba0      	ldr	r3, [pc, #640]	; (80051bc <UpdateModeSection+0x310>)
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	b2db      	uxtb	r3, r3
	if ((gSequencerMode_2 == SEQUENCER_MODE_WAIT) ||
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d004      	beq.n	8004f4e <UpdateModeSection+0xa2>
			(gSequencerMode_2 == SEQUENCER_MODE_STAY_HI_Z) ) {
 8004f44:	4b9d      	ldr	r3, [pc, #628]	; (80051bc <UpdateModeSection+0x310>)
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	b2db      	uxtb	r3, r3
			(gSequencerMode_2 == SEQUENCER_MODE_WAIT_HI_Z ) ||
 8004f4a:	2b05      	cmp	r3, #5
 8004f4c:	d105      	bne.n	8004f5a <UpdateModeSection+0xae>
		mLeds.b.Seq2Wait = 0;
 8004f4e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004f52:	f36f 1304 	bfc	r3, #4, #1
 8004f56:	f88d 3004 	strb.w	r3, [sp, #4]
	};
	if (gSequencerMode_2 == SEQUENCER_MODE_STOP) {
 8004f5a:	4b98      	ldr	r3, [pc, #608]	; (80051bc <UpdateModeSection+0x310>)
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	f000 8151 	beq.w	8005208 <UpdateModeSection+0x35c>
		mLeds.b.Seq2Stop = 0;
	};
	
	
	/* Determine step num for different DisplayModes*/
	if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 8004f66:	4b96      	ldr	r3, [pc, #600]	; (80051c0 <UpdateModeSection+0x314>)
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f040 8153 	bne.w	8005216 <UpdateModeSection+0x36a>
		StepNum = gSequenceStepNumber_1;
 8004f70:	4b94      	ldr	r3, [pc, #592]	; (80051c4 <UpdateModeSection+0x318>)
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	b2db      	uxtb	r3, r3
		Section = 0;
	}
	if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 8004f76:	4a92      	ldr	r2, [pc, #584]	; (80051c0 <UpdateModeSection+0x314>)
 8004f78:	7812      	ldrb	r2, [r2, #0]
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	2a01      	cmp	r2, #1
 8004f7e:	f000 814c 	beq.w	800521a <UpdateModeSection+0x36e>
 8004f82:	2100      	movs	r1, #0
		StepNum = gSequenceStepNumber_2;
		Section = 1;
	};
	if ( gDisplayMode == DISPLAY_MODE_EDIT_1 ) {
 8004f84:	4a8e      	ldr	r2, [pc, #568]	; (80051c0 <UpdateModeSection+0x314>)
 8004f86:	7812      	ldrb	r2, [r2, #0]
 8004f88:	b2d2      	uxtb	r2, r2
 8004f8a:	2a02      	cmp	r2, #2
 8004f8c:	f000 814a 	beq.w	8005224 <UpdateModeSection+0x378>
		StepNum = gEditModeStepNum;
		Section = 0;
	}
	if ( gDisplayMode == DISPLAY_MODE_EDIT_2 ) {
 8004f90:	4a8b      	ldr	r2, [pc, #556]	; (80051c0 <UpdateModeSection+0x314>)
 8004f92:	7812      	ldrb	r2, [r2, #0]
 8004f94:	b2d2      	uxtb	r2, r2
 8004f96:	2a03      	cmp	r2, #3
 8004f98:	f000 8148 	beq.w	800522c <UpdateModeSection+0x380>
		Section = 1;
	};
	
	mStep = (uStep*) &Steps[Section][StepNum];
	
	mLeds.b.VoltageFull  	= ~mStep->b.FullRange;
 8004f9c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8004fa0:	4a89      	ldr	r2, [pc, #548]	; (80051c8 <UpdateModeSection+0x31c>)
 8004fa2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004fa6:	78da      	ldrb	r2, [r3, #3]
 8004fa8:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8004fac:	f082 0201 	eor.w	r2, r2, #1
 8004fb0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004fb4:	f362 0182 	bfi	r1, r2, #2, #1
 8004fb8:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage0     	= ~mStep->b.Voltage0;
 8004fbc:	78da      	ldrb	r2, [r3, #3]
 8004fbe:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8004fc2:	f082 0201 	eor.w	r2, r2, #1
 8004fc6:	b2c9      	uxtb	r1, r1
 8004fc8:	f362 1104 	bfi	r1, r2, #4, #1
 8004fcc:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage2     	= ~mStep->b.Voltage2;
 8004fd0:	78da      	ldrb	r2, [r3, #3]
 8004fd2:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8004fd6:	f082 0201 	eor.w	r2, r2, #1
 8004fda:	b2c9      	uxtb	r1, r1
 8004fdc:	f362 1145 	bfi	r1, r2, #5, #1
 8004fe0:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage4     	= ~mStep->b.Voltage4;
 8004fe4:	78da      	ldrb	r2, [r3, #3]
 8004fe6:	f3c2 1280 	ubfx	r2, r2, #6, #1
 8004fea:	f082 0201 	eor.w	r2, r2, #1
 8004fee:	b2c9      	uxtb	r1, r1
 8004ff0:	f362 1186 	bfi	r1, r2, #6, #1
 8004ff4:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage6     	= ~mStep->b.Voltage6;
 8004ff8:	78da      	ldrb	r2, [r3, #3]
 8004ffa:	ea6f 12d2 	mvn.w	r2, r2, lsr #7
 8004ffe:	b2c9      	uxtb	r1, r1
 8005000:	f362 11c7 	bfi	r1, r2, #7, #1
 8005004:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Voltage8     	= ~mStep->b.Voltage8;
 8005008:	791a      	ldrb	r2, [r3, #4]
 800500a:	f002 0201 	and.w	r2, r2, #1
 800500e:	f082 0201 	eor.w	r2, r2, #1
 8005012:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8005016:	f362 0100 	bfi	r1, r2, #0, #1
 800501a:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.Pulse1       	= ~mStep->b.OutputPulse1; //hack for Gate1 Gate2 leds
 800501e:	795a      	ldrb	r2, [r3, #5]
 8005020:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8005024:	f082 0201 	eor.w	r2, r2, #1
 8005028:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800502c:	f362 1186 	bfi	r1, r2, #6, #1
 8005030:	f88d 1004 	strb.w	r1, [sp, #4]
  mLeds.b.Pulse2       	= ~mStep->b.OutputPulse2;
 8005034:	795a      	ldrb	r2, [r3, #5]
 8005036:	f3c2 1200 	ubfx	r2, r2, #4, #1
 800503a:	f082 0201 	eor.w	r2, r2, #1
 800503e:	b2c9      	uxtb	r1, r1
 8005040:	f362 11c7 	bfi	r1, r2, #7, #1
 8005044:	f88d 1004 	strb.w	r1, [sp, #4]
  mLeds.b.CycleFirst   	= ~mStep->b.CycleFirst;
 8005048:	791a      	ldrb	r2, [r3, #4]
 800504a:	f3c2 1200 	ubfx	r2, r2, #4, #1
 800504e:	f082 0201 	eor.w	r2, r2, #1
 8005052:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8005056:	f362 1104 	bfi	r1, r2, #4, #1
 800505a:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.CycleLast    	= ~mStep->b.CycleLast;
 800505e:	791a      	ldrb	r2, [r3, #4]
 8005060:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8005064:	f082 0201 	eor.w	r2, r2, #1
 8005068:	b2c9      	uxtb	r1, r1
 800506a:	f362 1145 	bfi	r1, r2, #5, #1
 800506e:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.VoltageSource = ~mStep->b.VoltageSource;
 8005072:	78da      	ldrb	r2, [r3, #3]
 8005074:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8005078:	f082 0201 	eor.w	r2, r2, #1
 800507c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005080:	f362 01c3 	bfi	r1, r2, #3, #1
 8005084:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Integration   = ~mStep->b.Sloped;
 8005088:	78da      	ldrb	r2, [r3, #3]
 800508a:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800508e:	f082 0201 	eor.w	r2, r2, #1
 8005092:	b2c9      	uxtb	r1, r1
 8005094:	f362 0141 	bfi	r1, r2, #1, #1
 8005098:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.Quantization  = ~mStep->b.Quantize;
 800509c:	78da      	ldrb	r2, [r3, #3]
 800509e:	f002 0201 	and.w	r2, r2, #1
 80050a2:	f082 0201 	eor.w	r2, r2, #1
 80050a6:	b2c9      	uxtb	r1, r1
 80050a8:	f362 0100 	bfi	r1, r2, #0, #1
 80050ac:	f88d 1007 	strb.w	r1, [sp, #7]
  mLeds.b.TimeRange0   	= ~mStep->b.TimeRange_p03;
 80050b0:	791a      	ldrb	r2, [r3, #4]
 80050b2:	f3c2 1280 	ubfx	r2, r2, #6, #1
 80050b6:	f082 0201 	eor.w	r2, r2, #1
 80050ba:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80050be:	f362 1186 	bfi	r1, r2, #6, #1
 80050c2:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.TimeRange1   	= ~mStep->b.TimeRange_p3;
 80050c6:	791a      	ldrb	r2, [r3, #4]
 80050c8:	ea6f 12d2 	mvn.w	r2, r2, lsr #7
 80050cc:	b2c9      	uxtb	r1, r1
 80050ce:	f362 11c7 	bfi	r1, r2, #7, #1
 80050d2:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.TimeRange2   	= ~mStep->b.TimeRange_3;
 80050d6:	795a      	ldrb	r2, [r3, #5]
 80050d8:	f002 0201 	and.w	r2, r2, #1
 80050dc:	f082 0201 	eor.w	r2, r2, #1
 80050e0:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80050e4:	f362 0100 	bfi	r1, r2, #0, #1
 80050e8:	f88d 1005 	strb.w	r1, [sp, #5]
  mLeds.b.TimeRange3   	= ~mStep->b.TimeRange_30;
 80050ec:	795a      	ldrb	r2, [r3, #5]
 80050ee:	f3c2 0240 	ubfx	r2, r2, #1, #1
 80050f2:	f082 0201 	eor.w	r2, r2, #1
 80050f6:	b2c9      	uxtb	r1, r1
 80050f8:	f362 0141 	bfi	r1, r2, #1, #1
 80050fc:	f88d 1005 	strb.w	r1, [sp, #5]
  mLeds.b.TimeSource   	= ~mStep->b.TimeSource;
 8005100:	795a      	ldrb	r2, [r3, #5]
 8005102:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8005106:	f082 0201 	eor.w	r2, r2, #1
 800510a:	b2c9      	uxtb	r1, r1
 800510c:	f362 0182 	bfi	r1, r2, #2, #1
 8005110:	f88d 1005 	strb.w	r1, [sp, #5]
  mLeds.b.OPStop       	= ~mStep->b.OpModeSTOP;
 8005114:	791a      	ldrb	r2, [r3, #4]
 8005116:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800511a:	f082 0201 	eor.w	r2, r2, #1
 800511e:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8005122:	f362 0141 	bfi	r1, r2, #1, #1
 8005126:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.OPSustain    	= ~mStep->b.OpModeSUSTAIN;
 800512a:	791a      	ldrb	r2, [r3, #4]
 800512c:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8005130:	f082 0201 	eor.w	r2, r2, #1
 8005134:	b2c9      	uxtb	r1, r1
 8005136:	f362 0182 	bfi	r1, r2, #2, #1
 800513a:	f88d 1006 	strb.w	r1, [sp, #6]
  mLeds.b.OPEnable     	= ~mStep->b.OpModeENABLE;
 800513e:	791b      	ldrb	r3, [r3, #4]
 8005140:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005144:	f083 0301 	eor.w	r3, r3, #1
 8005148:	b2ca      	uxtb	r2, r1
 800514a:	f363 02c3 	bfi	r2, r3, #3, #1
 800514e:	f88d 2006 	strb.w	r2, [sp, #6]
	
	if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8005152:	4b1b      	ldr	r3, [pc, #108]	; (80051c0 <UpdateModeSection+0x314>)
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b04      	cmp	r3, #4
 800515a:	d00e      	beq.n	800517a <UpdateModeSection+0x2ce>
 800515c:	4b18      	ldr	r3, [pc, #96]	; (80051c0 <UpdateModeSection+0x314>)
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b05      	cmp	r3, #5
 8005164:	d009      	beq.n	800517a <UpdateModeSection+0x2ce>
		(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) {
 8005166:	4b16      	ldr	r3, [pc, #88]	; (80051c0 <UpdateModeSection+0x314>)
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	b2db      	uxtb	r3, r3
	if ( (gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 800516c:	2b06      	cmp	r3, #6
 800516e:	d004      	beq.n	800517a <UpdateModeSection+0x2ce>
		(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) {
 8005170:	4b13      	ldr	r3, [pc, #76]	; (80051c0 <UpdateModeSection+0x314>)
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b07      	cmp	r3, #7
 8005178:	d17f      	bne.n	800527a <UpdateModeSection+0x3ce>
		mLeds.value[0] = 0xFF;
 800517a:	23ff      	movs	r3, #255	; 0xff
 800517c:	f88d 3004 	strb.w	r3, [sp, #4]
		mLeds.value[1] = 0xFF;
 8005180:	f88d 3005 	strb.w	r3, [sp, #5]
		mLeds.value[2] = 0xFF;
 8005184:	f88d 3006 	strb.w	r3, [sp, #6]
		mLeds.value[3] = 0xFF;
 8005188:	f88d 3007 	strb.w	r3, [sp, #7]
					
		if((gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2))
 800518c:	4b0c      	ldr	r3, [pc, #48]	; (80051c0 <UpdateModeSection+0x314>)
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b04      	cmp	r3, #4
 8005194:	d04e      	beq.n	8005234 <UpdateModeSection+0x388>
 8005196:	4b0a      	ldr	r3, [pc, #40]	; (80051c0 <UpdateModeSection+0x314>)
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b05      	cmp	r3, #5
 800519e:	d049      	beq.n	8005234 <UpdateModeSection+0x388>
			{
				 mLeds.b.Seq1Wait = 1;
			}
			else save_counter = 0;
		}
		else if((gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2))
 80051a0:	4b07      	ldr	r3, [pc, #28]	; (80051c0 <UpdateModeSection+0x314>)
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b06      	cmp	r3, #6
 80051a8:	d010      	beq.n	80051cc <UpdateModeSection+0x320>
 80051aa:	4b05      	ldr	r3, [pc, #20]	; (80051c0 <UpdateModeSection+0x314>)
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b07      	cmp	r3, #7
 80051b2:	d154      	bne.n	800525e <UpdateModeSection+0x3b2>
 80051b4:	e00a      	b.n	80051cc <UpdateModeSection+0x320>
 80051b6:	bf00      	nop
 80051b8:	200002c1 	.word	0x200002c1
 80051bc:	200002c2 	.word	0x200002c2
 80051c0:	200002b0 	.word	0x200002b0
 80051c4:	200002bf 	.word	0x200002bf
 80051c8:	200008a4 	.word	0x200008a4
		{
			mLeds.b.Seq1Wait = 1;
 80051cc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80051d0:	f043 0302 	orr.w	r3, r3, #2
 80051d4:	f88d 3004 	strb.w	r3, [sp, #4]
			load_counter++;
 80051d8:	4b51      	ldr	r3, [pc, #324]	; (8005320 <UpdateModeSection+0x474>)
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	3201      	adds	r2, #1
 80051de:	601a      	str	r2, [r3, #0]
			if(load_counter < 1500)
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	f240 53db 	movw	r3, #1499	; 0x5db
 80051e6:	429a      	cmp	r2, r3
 80051e8:	f200 8081 	bhi.w	80052ee <UpdateModeSection+0x442>
			{
				 mLeds.b.Seq2Wait = 0;
 80051ec:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80051f0:	f36f 1304 	bfc	r3, #4, #1
 80051f4:	f88d 3004 	strb.w	r3, [sp, #4]
 80051f8:	e031      	b.n	800525e <UpdateModeSection+0x3b2>
		mLeds.b.Seq1Stop = 0;
 80051fa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80051fe:	f36f 0300 	bfc	r3, #0, #1
 8005202:	f88d 3004 	strb.w	r3, [sp, #4]
 8005206:	e685      	b.n	8004f14 <UpdateModeSection+0x68>
		mLeds.b.Seq2Stop = 0;
 8005208:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800520c:	f36f 03c3 	bfc	r3, #3, #1
 8005210:	f88d 3004 	strb.w	r3, [sp, #4]
 8005214:	e6a7      	b.n	8004f66 <UpdateModeSection+0xba>
	unsigned char StepNum = 0, Section = 0;
 8005216:	2300      	movs	r3, #0
 8005218:	e6ad      	b.n	8004f76 <UpdateModeSection+0xca>
		StepNum = gSequenceStepNumber_2;
 800521a:	4b42      	ldr	r3, [pc, #264]	; (8005324 <UpdateModeSection+0x478>)
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	b2db      	uxtb	r3, r3
		Section = 1;
 8005220:	2101      	movs	r1, #1
 8005222:	e6af      	b.n	8004f84 <UpdateModeSection+0xd8>
		StepNum = gEditModeStepNum;
 8005224:	4b40      	ldr	r3, [pc, #256]	; (8005328 <UpdateModeSection+0x47c>)
 8005226:	781b      	ldrb	r3, [r3, #0]
		Section = 0;
 8005228:	2100      	movs	r1, #0
 800522a:	e6b1      	b.n	8004f90 <UpdateModeSection+0xe4>
		StepNum = gEditModeStepNum;
 800522c:	4b3e      	ldr	r3, [pc, #248]	; (8005328 <UpdateModeSection+0x47c>)
 800522e:	781b      	ldrb	r3, [r3, #0]
		Section = 1;
 8005230:	2101      	movs	r1, #1
 8005232:	e6b3      	b.n	8004f9c <UpdateModeSection+0xf0>
			mLeds.b.Seq2Wait = 1;
 8005234:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005238:	f043 0310 	orr.w	r3, r3, #16
 800523c:	f88d 3004 	strb.w	r3, [sp, #4]
			save_counter++;
 8005240:	4b3a      	ldr	r3, [pc, #232]	; (800532c <UpdateModeSection+0x480>)
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	3201      	adds	r2, #1
 8005246:	601a      	str	r2, [r3, #0]
			if(save_counter < 1500)
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	f240 53db 	movw	r3, #1499	; 0x5db
 800524e:	429a      	cmp	r2, r3
 8005250:	d83c      	bhi.n	80052cc <UpdateModeSection+0x420>
				 mLeds.b.Seq1Wait = 0;
 8005252:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005256:	f36f 0341 	bfc	r3, #1, #1
 800525a:	f88d 3004 	strb.w	r3, [sp, #4]
			else load_counter = 0;
			
			
		}
			
		if(!Is_Expander_Present())
 800525e:	f7fc fd0b 	bl	8001c78 <Is_Expander_Present>
 8005262:	b950      	cbnz	r0, 800527a <UpdateModeSection+0x3ce>
		{	
			if(bank == 1) mLeds.value[0] &= ~(1 << 6);
 8005264:	4b32      	ldr	r3, [pc, #200]	; (8005330 <UpdateModeSection+0x484>)
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b01      	cmp	r3, #1
 800526c:	d050      	beq.n	8005310 <UpdateModeSection+0x464>
			else mLeds.value[0] &= ~(1 << 7);
 800526e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005272:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005276:	f88d 3004 	strb.w	r3, [sp, #4]
		}
	};
	
	//Send data to leds
	LEDS_modes_SendStruct(&mLeds);
 800527a:	a801      	add	r0, sp, #4
 800527c:	f7fc fd48 	bl	8001d10 <LEDS_modes_SendStruct>
	
	if ( (gDisplayMode == DISPLAY_MODE_VIEW_1) ||
 8005280:	4b2c      	ldr	r3, [pc, #176]	; (8005334 <UpdateModeSection+0x488>)
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	b123      	cbz	r3, 8005290 <UpdateModeSection+0x3e4>
			(gDisplayMode == DISPLAY_MODE_EDIT_1) ) {
 8005286:	4b2b      	ldr	r3, [pc, #172]	; (8005334 <UpdateModeSection+0x488>)
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	b2db      	uxtb	r3, r3
	if ( (gDisplayMode == DISPLAY_MODE_VIEW_1) ||
 800528c:	2b02      	cmp	r3, #2
 800528e:	d108      	bne.n	80052a2 <UpdateModeSection+0x3f6>
		DISPLAY_LED_I_ON;
 8005290:	4c29      	ldr	r4, [pc, #164]	; (8005338 <UpdateModeSection+0x48c>)
 8005292:	2140      	movs	r1, #64	; 0x40
 8005294:	4620      	mov	r0, r4
 8005296:	f7fb ff1c 	bl	80010d2 <GPIO_SetBits>
		DISPLAY_LED_II_OFF;
 800529a:	2180      	movs	r1, #128	; 0x80
 800529c:	4620      	mov	r0, r4
 800529e:	f7fb ff1a 	bl	80010d6 <GPIO_ResetBits>
	};
			
	if ( (gDisplayMode == DISPLAY_MODE_VIEW_2) ||
 80052a2:	4b24      	ldr	r3, [pc, #144]	; (8005334 <UpdateModeSection+0x488>)
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d004      	beq.n	80052b6 <UpdateModeSection+0x40a>
			(gDisplayMode == DISPLAY_MODE_EDIT_2) ) {
 80052ac:	4b21      	ldr	r3, [pc, #132]	; (8005334 <UpdateModeSection+0x488>)
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	b2db      	uxtb	r3, r3
	if ( (gDisplayMode == DISPLAY_MODE_VIEW_2) ||
 80052b2:	2b03      	cmp	r3, #3
 80052b4:	d108      	bne.n	80052c8 <UpdateModeSection+0x41c>
		DISPLAY_LED_II_ON;
 80052b6:	4c20      	ldr	r4, [pc, #128]	; (8005338 <UpdateModeSection+0x48c>)
 80052b8:	2180      	movs	r1, #128	; 0x80
 80052ba:	4620      	mov	r0, r4
 80052bc:	f7fb ff09 	bl	80010d2 <GPIO_SetBits>
		DISPLAY_LED_I_OFF;
 80052c0:	2140      	movs	r1, #64	; 0x40
 80052c2:	4620      	mov	r0, r4
 80052c4:	f7fb ff07 	bl	80010d6 <GPIO_ResetBits>
	};
};
 80052c8:	b002      	add	sp, #8
 80052ca:	bd10      	pop	{r4, pc}
			else if(save_counter < 3000)
 80052cc:	4b17      	ldr	r3, [pc, #92]	; (800532c <UpdateModeSection+0x480>)
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	f640 33b7 	movw	r3, #2999	; 0xbb7
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d806      	bhi.n	80052e6 <UpdateModeSection+0x43a>
				 mLeds.b.Seq1Wait = 1;
 80052d8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80052dc:	f043 0302 	orr.w	r3, r3, #2
 80052e0:	f88d 3004 	strb.w	r3, [sp, #4]
 80052e4:	e7bb      	b.n	800525e <UpdateModeSection+0x3b2>
			else save_counter = 0;
 80052e6:	4b11      	ldr	r3, [pc, #68]	; (800532c <UpdateModeSection+0x480>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	601a      	str	r2, [r3, #0]
 80052ec:	e7b7      	b.n	800525e <UpdateModeSection+0x3b2>
			else if(load_counter < 3000)
 80052ee:	4b0c      	ldr	r3, [pc, #48]	; (8005320 <UpdateModeSection+0x474>)
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	f640 33b7 	movw	r3, #2999	; 0xbb7
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d806      	bhi.n	8005308 <UpdateModeSection+0x45c>
				 mLeds.b.Seq2Wait = 1;
 80052fa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80052fe:	f043 0310 	orr.w	r3, r3, #16
 8005302:	f88d 3004 	strb.w	r3, [sp, #4]
 8005306:	e7aa      	b.n	800525e <UpdateModeSection+0x3b2>
			else load_counter = 0;
 8005308:	4b05      	ldr	r3, [pc, #20]	; (8005320 <UpdateModeSection+0x474>)
 800530a:	2200      	movs	r2, #0
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	e7a6      	b.n	800525e <UpdateModeSection+0x3b2>
			if(bank == 1) mLeds.value[0] &= ~(1 << 6);
 8005310:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005314:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005318:	f88d 3004 	strb.w	r3, [sp, #4]
 800531c:	e7ad      	b.n	800527a <UpdateModeSection+0x3ce>
 800531e:	bf00      	nop
 8005320:	200002d0 	.word	0x200002d0
 8005324:	200002c0 	.word	0x200002c0
 8005328:	200002b1 	.word	0x200002b1
 800532c:	200002d4 	.word	0x200002d4
 8005330:	20000270 	.word	0x20000270
 8005334:	200002b0 	.word	0x200002b0
 8005338:	40020000 	.word	0x40020000

0800533c <UpdateStepSection>:

/*
	Steps section leds update function
*/
void UpdateStepSection(void)
{
 800533c:	b508      	push	{r3, lr}
	if ( gDisplayMode == DISPLAY_MODE_VIEW_1 ) {
 800533e:	4b1a      	ldr	r3, [pc, #104]	; (80053a8 <UpdateStepSection+0x6c>)
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	b33b      	cbz	r3, 8005394 <UpdateStepSection+0x58>
		LED_STEP_LightStep(gSequenceStepNumber_1);
	};
	if ( gDisplayMode == DISPLAY_MODE_VIEW_2 ) {
 8005344:	4b18      	ldr	r3, [pc, #96]	; (80053a8 <UpdateStepSection+0x6c>)
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b01      	cmp	r3, #1
 800534c:	d027      	beq.n	800539e <UpdateStepSection+0x62>
		LED_STEP_LightStep(gSequenceStepNumber_2);
	};
	if ( ( gDisplayMode == DISPLAY_MODE_EDIT_1 ) ||
 800534e:	4b16      	ldr	r3, [pc, #88]	; (80053a8 <UpdateStepSection+0x6c>)
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b02      	cmp	r3, #2
 8005356:	d018      	beq.n	800538a <UpdateStepSection+0x4e>
		( gDisplayMode == DISPLAY_MODE_EDIT_2 ) ||
 8005358:	4b13      	ldr	r3, [pc, #76]	; (80053a8 <UpdateStepSection+0x6c>)
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	b2db      	uxtb	r3, r3
	if ( ( gDisplayMode == DISPLAY_MODE_EDIT_1 ) ||
 800535e:	2b03      	cmp	r3, #3
 8005360:	d013      	beq.n	800538a <UpdateStepSection+0x4e>
		( gDisplayMode == DISPLAY_MODE_SAVE_1 ) ||
 8005362:	4b11      	ldr	r3, [pc, #68]	; (80053a8 <UpdateStepSection+0x6c>)
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	b2db      	uxtb	r3, r3
		( gDisplayMode == DISPLAY_MODE_EDIT_2 ) ||
 8005368:	2b04      	cmp	r3, #4
 800536a:	d00e      	beq.n	800538a <UpdateStepSection+0x4e>
		( gDisplayMode == DISPLAY_MODE_SAVE_2 ) ||
 800536c:	4b0e      	ldr	r3, [pc, #56]	; (80053a8 <UpdateStepSection+0x6c>)
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	b2db      	uxtb	r3, r3
		( gDisplayMode == DISPLAY_MODE_SAVE_1 ) ||
 8005372:	2b05      	cmp	r3, #5
 8005374:	d009      	beq.n	800538a <UpdateStepSection+0x4e>
		(gDisplayMode == DISPLAY_MODE_LOAD_1) || 
 8005376:	4b0c      	ldr	r3, [pc, #48]	; (80053a8 <UpdateStepSection+0x6c>)
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	b2db      	uxtb	r3, r3
		( gDisplayMode == DISPLAY_MODE_SAVE_2 ) ||
 800537c:	2b06      	cmp	r3, #6
 800537e:	d004      	beq.n	800538a <UpdateStepSection+0x4e>
		(gDisplayMode == DISPLAY_MODE_LOAD_2)
 8005380:	4b09      	ldr	r3, [pc, #36]	; (80053a8 <UpdateStepSection+0x6c>)
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	b2db      	uxtb	r3, r3
		(gDisplayMode == DISPLAY_MODE_LOAD_1) || 
 8005386:	2b07      	cmp	r3, #7
 8005388:	d103      	bne.n	8005392 <UpdateStepSection+0x56>
		) {
		LED_STEP_LightStep(gEditModeStepNum);
 800538a:	4b08      	ldr	r3, [pc, #32]	; (80053ac <UpdateStepSection+0x70>)
 800538c:	7818      	ldrb	r0, [r3, #0]
 800538e:	f7fc fd39 	bl	8001e04 <LED_STEP_LightStep>
	};
};
 8005392:	bd08      	pop	{r3, pc}
		LED_STEP_LightStep(gSequenceStepNumber_1);
 8005394:	4b06      	ldr	r3, [pc, #24]	; (80053b0 <UpdateStepSection+0x74>)
 8005396:	7818      	ldrb	r0, [r3, #0]
 8005398:	f7fc fd34 	bl	8001e04 <LED_STEP_LightStep>
 800539c:	e7d2      	b.n	8005344 <UpdateStepSection+0x8>
		LED_STEP_LightStep(gSequenceStepNumber_2);
 800539e:	4b05      	ldr	r3, [pc, #20]	; (80053b4 <UpdateStepSection+0x78>)
 80053a0:	7818      	ldrb	r0, [r3, #0]
 80053a2:	f7fc fd2f 	bl	8001e04 <LED_STEP_LightStep>
 80053a6:	e7d2      	b.n	800534e <UpdateStepSection+0x12>
 80053a8:	200002b0 	.word	0x200002b0
 80053ac:	200002b1 	.word	0x200002b1
 80053b0:	200002bf 	.word	0x200002bf
 80053b4:	200002c0 	.word	0x200002c0

080053b8 <Calibration>:


void Calibration(void)
{	//printf("%d \n ",__LINE__);
 80053b8:	b530      	push	{r4, r5, lr}
 80053ba:	b083      	sub	sp, #12
	unsigned int i=0;
	uButtons myButtons;
	uLeds mLeds;	
	myButtons.value = GetButton();
 80053bc:	f7fc faba 	bl	8001934 <GetButton>
 80053c0:	460d      	mov	r5, r1
	
	mLeds.value[0]  	= 0xFF;
 80053c2:	23ff      	movs	r3, #255	; 0xff
 80053c4:	f88d 3004 	strb.w	r3, [sp, #4]
	mLeds.value[1]  	= 0xFF;
 80053c8:	f88d 3005 	strb.w	r3, [sp, #5]
	mLeds.value[2]  	= 0xFF;
 80053cc:	f88d 3006 	strb.w	r3, [sp, #6]
	mLeds.value[3]  	= 0xFF;
 80053d0:	f88d 3007 	strb.w	r3, [sp, #7]
	DISPLAY_LED_II_OFF;
 80053d4:	4c34      	ldr	r4, [pc, #208]	; (80054a8 <Calibration+0xf0>)
 80053d6:	2180      	movs	r1, #128	; 0x80
 80053d8:	4620      	mov	r0, r4
 80053da:	f7fb fe7c 	bl	80010d6 <GPIO_ResetBits>
	DISPLAY_LED_I_OFF;
 80053de:	2140      	movs	r1, #64	; 0x40
 80053e0:	4620      	mov	r0, r4
 80053e2:	f7fb fe78 	bl	80010d6 <GPIO_ResetBits>
	unsigned int i=0;
 80053e6:	2400      	movs	r4, #0
	
	while(myButtons.b.StageAddress2Advance)
 80053e8:	e014      	b.n	8005414 <Calibration+0x5c>
			mLeds.b.Seq1Stop = 0;
			mLeds.b.Seq2Run = 1;
			mLeds.b.Seq2Wait = 1;
			mLeds.b.Seq2Stop = 0;
		}
		else if(i < 4000)
 80053ea:	f5b4 6f7a 	cmp.w	r4, #4000	; 0xfa0
 80053ee:	d225      	bcs.n	800543c <Calibration+0x84>
		{
			mLeds.b.Seq1Run = 0;
 80053f0:	f89d 3004 	ldrb.w	r3, [sp, #4]
			mLeds.b.Seq1Wait = 1;
 80053f4:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
			mLeds.b.Seq1Stop = 1;
			mLeds.b.Seq2Run = 0;
 80053f8:	f043 0303 	orr.w	r3, r3, #3
			mLeds.b.Seq2Wait = 1;
 80053fc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
			mLeds.b.Seq2Stop = 1;
 8005400:	f043 0318 	orr.w	r3, r3, #24
 8005404:	f88d 3004 	strb.w	r3, [sp, #4]
			mLeds.b.Seq2Wait = 0;
			mLeds.b.Seq2Stop = 1;
		}
		else i = 0;
		
		LEDS_modes_SendStruct(&mLeds);
 8005408:	a801      	add	r0, sp, #4
 800540a:	f7fc fc81 	bl	8001d10 <LEDS_modes_SendStruct>
		myButtons.value = GetButton();
 800540e:	f7fc fa91 	bl	8001934 <GetButton>
 8005412:	460d      	mov	r5, r1
	while(myButtons.b.StageAddress2Advance)
 8005414:	f415 6f00 	tst.w	r5, #2048	; 0x800
 8005418:	d025      	beq.n	8005466 <Calibration+0xae>
		i++;
 800541a:	3401      	adds	r4, #1
		if(i < 2000)
 800541c:	f5b4 6ffa 	cmp.w	r4, #2000	; 0x7d0
 8005420:	d2e3      	bcs.n	80053ea <Calibration+0x32>
			mLeds.b.Seq1Run = 1;
 8005422:	f89d 3004 	ldrb.w	r3, [sp, #4]
			mLeds.b.Seq1Stop = 0;
 8005426:	f043 0306 	orr.w	r3, r3, #6
			mLeds.b.Seq2Run = 1;
 800542a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
			mLeds.b.Seq2Stop = 0;
 800542e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8005432:	f36f 03c3 	bfc	r3, #3, #1
 8005436:	f88d 3004 	strb.w	r3, [sp, #4]
 800543a:	e7e5      	b.n	8005408 <Calibration+0x50>
		else if(i < 6000)
 800543c:	f241 736f 	movw	r3, #5999	; 0x176f
 8005440:	429c      	cmp	r4, r3
 8005442:	d80e      	bhi.n	8005462 <Calibration+0xaa>
			mLeds.b.Seq1Run = 1;
 8005444:	f89d 3004 	ldrb.w	r3, [sp, #4]
			mLeds.b.Seq1Wait = 0;
 8005448:	f043 0304 	orr.w	r3, r3, #4
			mLeds.b.Seq1Stop = 1;
 800544c:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
			mLeds.b.Seq2Wait = 0;
 8005450:	f043 0321 	orr.w	r3, r3, #33	; 0x21
			mLeds.b.Seq2Stop = 1;
 8005454:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8005458:	f043 0308 	orr.w	r3, r3, #8
 800545c:	f88d 3004 	strb.w	r3, [sp, #4]
 8005460:	e7d2      	b.n	8005408 <Calibration+0x50>
		else i = 0;
 8005462:	2400      	movs	r4, #0
 8005464:	e7d0      	b.n	8005408 <Calibration+0x50>
	}
	//Measure external inputs
	//printf("Measure %d \n ",__LINE__);

	for(i = 0; i < 8 ; i++)
 8005466:	2300      	movs	r3, #0
 8005468:	e000      	b.n	800546c <Calibration+0xb4>
 800546a:	3301      	adds	r3, #1
 800546c:	2b07      	cmp	r3, #7
 800546e:	d80f      	bhi.n	8005490 <Calibration+0xd8>
	{
		CalConstants[i] = AddData[i];
 8005470:	4a0e      	ldr	r2, [pc, #56]	; (80054ac <Calibration+0xf4>)
 8005472:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005476:	4a0e      	ldr	r2, [pc, #56]	; (80054b0 <Calibration+0xf8>)
 8005478:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if(CalConstants[i] < 100) CalConstants[i] = 4095;
 800547c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005480:	2a63      	cmp	r2, #99	; 0x63
 8005482:	d8f2      	bhi.n	800546a <Calibration+0xb2>
 8005484:	4a0a      	ldr	r2, [pc, #40]	; (80054b0 <Calibration+0xf8>)
 8005486:	f640 71ff 	movw	r1, #4095	; 0xfff
 800548a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800548e:	e7ec      	b.n	800546a <Calibration+0xb2>
		//printf ("\n CalConstants[%d] %d \n", i,CalConstants[i]);

	};
	ADCPause();
 8005490:	f7fc fd94 	bl	8001fbc <ADCPause>
	//printf("ADCPause %d \n ",__LINE__);
	//Store calibration consstants
	CAT25512_write_block(100*sizeof(Steps), (unsigned char *) CalConstants, sizeof(CalConstants));
 8005494:	2220      	movs	r2, #32
 8005496:	4906      	ldr	r1, [pc, #24]	; (80054b0 <Calibration+0xf8>)
 8005498:	f44f 4048 	mov.w	r0, #51200	; 0xc800
 800549c:	f7fc f926 	bl	80016ec <CAT25512_write_block>
	mADC_init();
 80054a0:	f7fc fce0 	bl	8001e64 <mADC_init>
		else i = 0;
		LEDS_modes_SendStruct(&mLeds);
		myButtons.value = GetButton();
	}

}
 80054a4:	b003      	add	sp, #12
 80054a6:	bd30      	pop	{r4, r5, pc}
 80054a8:	40020000 	.word	0x40020000
 80054ac:	200007f8 	.word	0x200007f8
 80054b0:	20000250 	.word	0x20000250

080054b4 <delay_ms>:




void delay_ms(unsigned int ms)
{
 80054b4:	b510      	push	{r4, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	4604      	mov	r4, r0
	volatile uint32_t nCount;
	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq (&RCC_Clocks);
 80054ba:	a801      	add	r0, sp, #4
 80054bc:	f7fb fe24 	bl	8001108 <RCC_GetClocksFreq>

	nCount=(RCC_Clocks.HCLK_Frequency/10000)*ms;
 80054c0:	9b02      	ldr	r3, [sp, #8]
 80054c2:	4a08      	ldr	r2, [pc, #32]	; (80054e4 <delay_ms+0x30>)
 80054c4:	fba2 2303 	umull	r2, r3, r2, r3
 80054c8:	0b5b      	lsrs	r3, r3, #13
 80054ca:	fb04 f303 	mul.w	r3, r4, r3
 80054ce:	9305      	str	r3, [sp, #20]
	for (; nCount!=0; nCount--);
 80054d0:	e002      	b.n	80054d8 <delay_ms+0x24>
 80054d2:	9b05      	ldr	r3, [sp, #20]
 80054d4:	3b01      	subs	r3, #1
 80054d6:	9305      	str	r3, [sp, #20]
 80054d8:	9b05      	ldr	r3, [sp, #20]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1f9      	bne.n	80054d2 <delay_ms+0x1e>
}
 80054de:	b006      	add	sp, #24
 80054e0:	bd10      	pop	{r4, pc}
 80054e2:	bf00      	nop
 80054e4:	d1b71759 	.word	0xd1b71759

080054e8 <TIM6_DAC_IRQHandler>:
{
 80054e8:	b538      	push	{r3, r4, r5, lr}
	TIM6->SR = (uint16_t) ~TIM_IT_Update;	
 80054ea:	4b7b      	ldr	r3, [pc, #492]	; (80056d8 <TIM6_DAC_IRQHandler+0x1f0>)
 80054ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80054f0:	821a      	strh	r2, [r3, #16]
	myButtons.value = GetButton();
 80054f2:	f7fc fa1f 	bl	8001934 <GetButton>
	if(clear_counter1 < 30 && clear_counter2 < 30)
 80054f6:	4b79      	ldr	r3, [pc, #484]	; (80056dc <TIM6_DAC_IRQHandler+0x1f4>)
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	2b1d      	cmp	r3, #29
 80054fc:	d82d      	bhi.n	800555a <TIM6_DAC_IRQHandler+0x72>
 80054fe:	4a78      	ldr	r2, [pc, #480]	; (80056e0 <TIM6_DAC_IRQHandler+0x1f8>)
 8005500:	7812      	ldrb	r2, [r2, #0]
 8005502:	2a1d      	cmp	r2, #29
 8005504:	d829      	bhi.n	800555a <TIM6_DAC_IRQHandler+0x72>
 8005506:	b2c0      	uxtb	r0, r0
		if(!myButtons.b.ClearUp || !myButtons.b.ClearDown) 
 8005508:	f000 0103 	and.w	r1, r0, #3
 800550c:	2903      	cmp	r1, #3
 800550e:	d014      	beq.n	800553a <TIM6_DAC_IRQHandler+0x52>
			if(!myButtons.b.ClearUp) clear_counter1++;
 8005510:	f010 0f01 	tst.w	r0, #1
 8005514:	d109      	bne.n	800552a <TIM6_DAC_IRQHandler+0x42>
 8005516:	3301      	adds	r3, #1
 8005518:	4970      	ldr	r1, [pc, #448]	; (80056dc <TIM6_DAC_IRQHandler+0x1f4>)
 800551a:	700b      	strb	r3, [r1, #0]
			if(!myButtons.b.ClearDown) clear_counter2++;
 800551c:	f010 0f02 	tst.w	r0, #2
 8005520:	d107      	bne.n	8005532 <TIM6_DAC_IRQHandler+0x4a>
 8005522:	3201      	adds	r2, #1
 8005524:	4b6e      	ldr	r3, [pc, #440]	; (80056e0 <TIM6_DAC_IRQHandler+0x1f8>)
 8005526:	701a      	strb	r2, [r3, #0]
 8005528:	e01d      	b.n	8005566 <TIM6_DAC_IRQHandler+0x7e>
			else clear_counter1 = 0;
 800552a:	4b6c      	ldr	r3, [pc, #432]	; (80056dc <TIM6_DAC_IRQHandler+0x1f4>)
 800552c:	2100      	movs	r1, #0
 800552e:	7019      	strb	r1, [r3, #0]
 8005530:	e7f4      	b.n	800551c <TIM6_DAC_IRQHandler+0x34>
			else clear_counter2 = 0;
 8005532:	4b6b      	ldr	r3, [pc, #428]	; (80056e0 <TIM6_DAC_IRQHandler+0x1f8>)
 8005534:	2200      	movs	r2, #0
 8005536:	701a      	strb	r2, [r3, #0]
 8005538:	e015      	b.n	8005566 <TIM6_DAC_IRQHandler+0x7e>
			clear_counter1 = 0;
 800553a:	2100      	movs	r1, #0
 800553c:	4b67      	ldr	r3, [pc, #412]	; (80056dc <TIM6_DAC_IRQHandler+0x1f4>)
 800553e:	7019      	strb	r1, [r3, #0]
			clear_counter2 = 0;
 8005540:	4b67      	ldr	r3, [pc, #412]	; (80056e0 <TIM6_DAC_IRQHandler+0x1f8>)
 8005542:	7019      	strb	r1, [r3, #0]
			TIM_SetCounter(TIM6, 0x00);
 8005544:	4c64      	ldr	r4, [pc, #400]	; (80056d8 <TIM6_DAC_IRQHandler+0x1f0>)
 8005546:	4620      	mov	r0, r4
 8005548:	f7fb ff9d 	bl	8001486 <TIM_SetCounter>
			TIM6->CR1 &= ~TIM_CR1_CEN;
 800554c:	8823      	ldrh	r3, [r4, #0]
 800554e:	b29b      	uxth	r3, r3
 8005550:	f023 0301 	bic.w	r3, r3, #1
 8005554:	b29b      	uxth	r3, r3
 8005556:	8023      	strh	r3, [r4, #0]
 8005558:	e005      	b.n	8005566 <TIM6_DAC_IRQHandler+0x7e>
	else if(clear_counter1 == 30 || clear_counter2 == 30)
 800555a:	2b1e      	cmp	r3, #30
 800555c:	d004      	beq.n	8005568 <TIM6_DAC_IRQHandler+0x80>
 800555e:	4b60      	ldr	r3, [pc, #384]	; (80056e0 <TIM6_DAC_IRQHandler+0x1f8>)
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	2b1e      	cmp	r3, #30
 8005564:	d000      	beq.n	8005568 <TIM6_DAC_IRQHandler+0x80>
};
 8005566:	bd38      	pop	{r3, r4, r5, pc}
		LED_STEP_SendWord(0x0000);
 8005568:	2000      	movs	r0, #0
 800556a:	f7fc fc33 	bl	8001dd4 <LED_STEP_SendWord>
		delay_ms(500);
 800556e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005572:	f7ff ff9f 	bl	80054b4 <delay_ms>
		LED_STEP_SendWord(0xFFFF);
 8005576:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800557a:	f7fc fc2b 	bl	8001dd4 <LED_STEP_SendWord>
		delay_ms(500);
 800557e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005582:	f7ff ff97 	bl	80054b4 <delay_ms>
		LED_STEP_SendWord(0x0000);
 8005586:	2000      	movs	r0, #0
 8005588:	f7fc fc24 	bl	8001dd4 <LED_STEP_SendWord>
		delay_ms(500);
 800558c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005590:	f7ff ff90 	bl	80054b4 <delay_ms>
		LED_STEP_SendWord(0xFFFF);
 8005594:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005598:	f7fc fc1c 	bl	8001dd4 <LED_STEP_SendWord>
		delay_ms(500);
 800559c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80055a0:	f7ff ff88 	bl	80054b4 <delay_ms>
		LED_STEP_SendWord(0x0000);
 80055a4:	2000      	movs	r0, #0
 80055a6:	f7fc fc15 	bl	8001dd4 <LED_STEP_SendWord>
		delay_ms(500);
 80055aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80055ae:	f7ff ff81 	bl	80054b4 <delay_ms>
		LED_STEP_SendWord(0xFFFF);
 80055b2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80055b6:	f7fc fc0d 	bl	8001dd4 <LED_STEP_SendWord>
		TIM_SetCounter(TIM6, 0x00);
 80055ba:	4c47      	ldr	r4, [pc, #284]	; (80056d8 <TIM6_DAC_IRQHandler+0x1f0>)
 80055bc:	2100      	movs	r1, #0
 80055be:	4620      	mov	r0, r4
 80055c0:	f7fb ff61 	bl	8001486 <TIM_SetCounter>
		TIM6->CR1 &= ~TIM_CR1_CEN;
 80055c4:	8823      	ldrh	r3, [r4, #0]
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	f023 0301 	bic.w	r3, r3, #1
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	8023      	strh	r3, [r4, #0]
		if(clear_counter1 == 30)
 80055d0:	4b42      	ldr	r3, [pc, #264]	; (80056dc <TIM6_DAC_IRQHandler+0x1f4>)
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	2b1e      	cmp	r3, #30
 80055d6:	d023      	beq.n	8005620 <TIM6_DAC_IRQHandler+0x138>
		else if(clear_counter2 == 30)
 80055d8:	4b41      	ldr	r3, [pc, #260]	; (80056e0 <TIM6_DAC_IRQHandler+0x1f8>)
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	2b1e      	cmp	r3, #30
 80055de:	d047      	beq.n	8005670 <TIM6_DAC_IRQHandler+0x188>
		clear_counter1 = 0;
 80055e0:	2300      	movs	r3, #0
 80055e2:	4a3e      	ldr	r2, [pc, #248]	; (80056dc <TIM6_DAC_IRQHandler+0x1f4>)
 80055e4:	7013      	strb	r3, [r2, #0]
		clear_counter2 = 0;
 80055e6:	4a3e      	ldr	r2, [pc, #248]	; (80056e0 <TIM6_DAC_IRQHandler+0x1f8>)
 80055e8:	7013      	strb	r3, [r2, #0]
		if (gDisplayMode == DISPLAY_MODE_LOAD_1 || gDisplayMode == DISPLAY_MODE_SAVE_1) gDisplayMode = DISPLAY_MODE_VIEW_1;
 80055ea:	4b3e      	ldr	r3, [pc, #248]	; (80056e4 <TIM6_DAC_IRQHandler+0x1fc>)
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b06      	cmp	r3, #6
 80055f2:	d004      	beq.n	80055fe <TIM6_DAC_IRQHandler+0x116>
 80055f4:	4b3b      	ldr	r3, [pc, #236]	; (80056e4 <TIM6_DAC_IRQHandler+0x1fc>)
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b04      	cmp	r3, #4
 80055fc:	d102      	bne.n	8005604 <TIM6_DAC_IRQHandler+0x11c>
 80055fe:	4b39      	ldr	r3, [pc, #228]	; (80056e4 <TIM6_DAC_IRQHandler+0x1fc>)
 8005600:	2200      	movs	r2, #0
 8005602:	701a      	strb	r2, [r3, #0]
		if (gDisplayMode == DISPLAY_MODE_LOAD_2 || gDisplayMode == DISPLAY_MODE_SAVE_2) gDisplayMode = DISPLAY_MODE_VIEW_2; 		
 8005604:	4b37      	ldr	r3, [pc, #220]	; (80056e4 <TIM6_DAC_IRQHandler+0x1fc>)
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b07      	cmp	r3, #7
 800560c:	d004      	beq.n	8005618 <TIM6_DAC_IRQHandler+0x130>
 800560e:	4b35      	ldr	r3, [pc, #212]	; (80056e4 <TIM6_DAC_IRQHandler+0x1fc>)
 8005610:	781b      	ldrb	r3, [r3, #0]
 8005612:	b2db      	uxtb	r3, r3
 8005614:	2b05      	cmp	r3, #5
 8005616:	d1a6      	bne.n	8005566 <TIM6_DAC_IRQHandler+0x7e>
 8005618:	4b32      	ldr	r3, [pc, #200]	; (80056e4 <TIM6_DAC_IRQHandler+0x1fc>)
 800561a:	2201      	movs	r2, #1
 800561c:	701a      	strb	r2, [r3, #0]
};
 800561e:	e7a2      	b.n	8005566 <TIM6_DAC_IRQHandler+0x7e>
			Steps[0][0].val[3] = 0x00;
 8005620:	4a31      	ldr	r2, [pc, #196]	; (80056e8 <TIM6_DAC_IRQHandler+0x200>)
 8005622:	2300      	movs	r3, #0
 8005624:	70d3      	strb	r3, [r2, #3]
			Steps[0][0].val[4] = 0x00;
 8005626:	7113      	strb	r3, [r2, #4]
			Steps[0][0].val[5] = 0x00;
 8005628:	7153      	strb	r3, [r2, #5]
			Steps[0][0].b.TimeRange_p3 = 1;
 800562a:	6851      	ldr	r1, [r2, #4]
 800562c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8005630:	6051      	str	r1, [r2, #4]
			Steps[0][0].b.FullRange = 1;
 8005632:	6811      	ldr	r1, [r2, #0]
 8005634:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8005638:	6011      	str	r1, [r2, #0]
			for(i=0; i<16; i++)
 800563a:	e010      	b.n	800565e <TIM6_DAC_IRQHandler+0x176>
				Steps[0][i] = Steps[0][0];
 800563c:	4a2a      	ldr	r2, [pc, #168]	; (80056e8 <TIM6_DAC_IRQHandler+0x200>)
 800563e:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8005642:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005646:	e884 0003 	stmia.w	r4, {r0, r1}
				Steps[0][i+16] = Steps[0][0];
 800564a:	f103 0410 	add.w	r4, r3, #16
 800564e:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8005652:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005656:	e884 0003 	stmia.w	r4, {r0, r1}
			for(i=0; i<16; i++)
 800565a:	3301      	adds	r3, #1
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b0f      	cmp	r3, #15
 8005660:	d9ec      	bls.n	800563c <TIM6_DAC_IRQHandler+0x154>
			gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8005662:	4b22      	ldr	r3, [pc, #136]	; (80056ec <TIM6_DAC_IRQHandler+0x204>)
 8005664:	2202      	movs	r2, #2
 8005666:	701a      	strb	r2, [r3, #0]
			gSequenceStepNumber_1 = 0;
 8005668:	4b21      	ldr	r3, [pc, #132]	; (80056f0 <TIM6_DAC_IRQHandler+0x208>)
 800566a:	2200      	movs	r2, #0
 800566c:	701a      	strb	r2, [r3, #0]
 800566e:	e7b7      	b.n	80055e0 <TIM6_DAC_IRQHandler+0xf8>
			Steps[1][0].val[3] = 0x00;
 8005670:	4a1d      	ldr	r2, [pc, #116]	; (80056e8 <TIM6_DAC_IRQHandler+0x200>)
 8005672:	2300      	movs	r3, #0
 8005674:	f882 3103 	strb.w	r3, [r2, #259]	; 0x103
			Steps[1][0].val[4] = 0x00;
 8005678:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
			Steps[1][0].val[5] = 0x00;
 800567c:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
			Steps[1][0].b.TimeRange_p3 = 1;
 8005680:	f8d2 1104 	ldr.w	r1, [r2, #260]	; 0x104
 8005684:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8005688:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
			Steps[1][0].b.FullRange = 1;
 800568c:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
 8005690:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8005694:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
			for(i=0; i<16; i++)
 8005698:	e014      	b.n	80056c4 <TIM6_DAC_IRQHandler+0x1dc>
				Steps[1][i] = Steps[1][0];
 800569a:	4a13      	ldr	r2, [pc, #76]	; (80056e8 <TIM6_DAC_IRQHandler+0x200>)
 800569c:	f103 0520 	add.w	r5, r3, #32
 80056a0:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80056a4:	f502 7480 	add.w	r4, r2, #256	; 0x100
 80056a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80056ac:	e885 0003 	stmia.w	r5, {r0, r1}
				Steps[1][i+16] = Steps[1][0];
 80056b0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80056b4:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80056b8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80056bc:	e882 0003 	stmia.w	r2, {r0, r1}
			for(i=0; i<16; i++)
 80056c0:	3301      	adds	r3, #1
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b0f      	cmp	r3, #15
 80056c6:	d9e8      	bls.n	800569a <TIM6_DAC_IRQHandler+0x1b2>
			gSequencerMode_2 = SEQUENCER_MODE_STOP;
 80056c8:	4b0a      	ldr	r3, [pc, #40]	; (80056f4 <TIM6_DAC_IRQHandler+0x20c>)
 80056ca:	2202      	movs	r2, #2
 80056cc:	701a      	strb	r2, [r3, #0]
			gSequenceStepNumber_2 = 0;
 80056ce:	4b0a      	ldr	r3, [pc, #40]	; (80056f8 <TIM6_DAC_IRQHandler+0x210>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	701a      	strb	r2, [r3, #0]
 80056d4:	e784      	b.n	80055e0 <TIM6_DAC_IRQHandler+0xf8>
 80056d6:	bf00      	nop
 80056d8:	40001000 	.word	0x40001000
 80056dc:	200002aa 	.word	0x200002aa
 80056e0:	200002ab 	.word	0x200002ab
 80056e4:	200002b0 	.word	0x200002b0
 80056e8:	200008a4 	.word	0x200008a4
 80056ec:	200002c1 	.word	0x200002c1
 80056f0:	200002bf 	.word	0x200002bf
 80056f4:	200002c2 	.word	0x200002c2
 80056f8:	200002c0 	.word	0x200002c0
 80056fc:	00000000 	.word	0x00000000

08005700 <main>:
 {
 8005700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005702:	b089      	sub	sp, #36	; 0x24
	DisplayUpdateFlags.value = 0x00;
 8005704:	4bb4      	ldr	r3, [pc, #720]	; (80059d8 <main+0x2d8>)
 8005706:	2200      	movs	r2, #0
 8005708:	701a      	strb	r2, [r3, #0]
	DisplayUpdateFlags.b.MainDisplay 	= 1;
 800570a:	781a      	ldrb	r2, [r3, #0]
 800570c:	f042 0201 	orr.w	r2, r2, #1
 8005710:	701a      	strb	r2, [r3, #0]
	DisplayUpdateFlags.b.StepsDisplay = 1;
 8005712:	781a      	ldrb	r2, [r3, #0]
 8005714:	f042 0202 	orr.w	r2, r2, #2
 8005718:	701a      	strb	r2, [r3, #0]
	Steps[0][0].b.TimeRange_p3 = 1;
 800571a:	4bb0      	ldr	r3, [pc, #704]	; (80059dc <main+0x2dc>)
 800571c:	685a      	ldr	r2, [r3, #4]
 800571e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005722:	605a      	str	r2, [r3, #4]
	Steps[0][0].b.FullRange = 1;
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800572a:	601a      	str	r2, [r3, #0]
	Steps[1][0] = Steps[0][0];
 800572c:	f503 7280 	add.w	r2, r3, #256	; 0x100
 8005730:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005734:	e882 0003 	stmia.w	r2, {r0, r1}
	for(_cnt=1;_cnt<=15;_cnt++) 
 8005738:	2201      	movs	r2, #1
 800573a:	e020      	b.n	800577e <main+0x7e>
		Steps[0][_cnt] = Steps[0][0];		
 800573c:	4ba7      	ldr	r3, [pc, #668]	; (80059dc <main+0x2dc>)
 800573e:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
 8005742:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005746:	e884 0003 	stmia.w	r4, {r0, r1}
		Steps[1][_cnt] = Steps[0][0];
 800574a:	f102 0420 	add.w	r4, r2, #32
 800574e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8005752:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005756:	e884 0003 	stmia.w	r4, {r0, r1}
		Steps[0][_cnt+16] = Steps[0][0];		
 800575a:	f102 0410 	add.w	r4, r2, #16
 800575e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8005762:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005766:	e884 0003 	stmia.w	r4, {r0, r1}
		Steps[1][_cnt+16] = Steps[0][0];
 800576a:	f102 0430 	add.w	r4, r2, #48	; 0x30
 800576e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8005772:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005776:	e884 0003 	stmia.w	r4, {r0, r1}
	for(_cnt=1;_cnt<=15;_cnt++) 
 800577a:	3201      	adds	r2, #1
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	2a0f      	cmp	r2, #15
 8005780:	d9dc      	bls.n	800573c <main+0x3c>
	RCC_GetClocksFreq(&RCC_Clocks);
 8005782:	4897      	ldr	r0, [pc, #604]	; (80059e0 <main+0x2e0>)
 8005784:	f7fb fcc0 	bl	8001108 <RCC_GetClocksFreq>
	PulsesInit();
 8005788:	f7fe f9da 	bl	8003b40 <PulsesInit>
	DisplayLedsIOInit();
 800578c:	f7fe fa24 	bl	8003bd8 <DisplayLedsIOInit>
	DipConfig_init();	
 8005790:	f7fc fa1c 	bl	8001bcc <DipConfig_init>
	gDipConfig = GetDipConfig(); 
 8005794:	f7fc fa34 	bl	8001c00 <GetDipConfig>
 8005798:	4c92      	ldr	r4, [pc, #584]	; (80059e4 <main+0x2e4>)
 800579a:	7020      	strb	r0, [r4, #0]
	LED_STEP_init();
 800579c:	f7fc fad2 	bl	8001d44 <LED_STEP_init>
	LED_STEP_SendWord(0xFFFF);
 80057a0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80057a4:	f7fc fb16 	bl	8001dd4 <LED_STEP_SendWord>
	delay_ms(1000);
 80057a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80057ac:	f7ff fe82 	bl	80054b4 <delay_ms>
	LED_STEP_SendWord(0xFFF0|(*((uint8_t*) (&gDipConfig))));
 80057b0:	7820      	ldrb	r0, [r4, #0]
 80057b2:	f440 407f 	orr.w	r0, r0, #65280	; 0xff00
 80057b6:	f040 00f0 	orr.w	r0, r0, #240	; 0xf0
 80057ba:	f7fc fb0b 	bl	8001dd4 <LED_STEP_SendWord>
	delay_ms(1000);
 80057be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80057c2:	f7ff fe77 	bl	80054b4 <delay_ms>
	CAT25512_init();
 80057c6:	f7fb fee1 	bl	800158c <CAT25512_init>
	LEDS_modes_init();	
 80057ca:	f7fc fa5f 	bl	8001c8c <LEDS_modes_init>
	mLeds.value[0] = 0xFF;
 80057ce:	23ff      	movs	r3, #255	; 0xff
	mLeds.value[1] = 0xFF;
 80057d0:	f88d 3015 	strb.w	r3, [sp, #21]
	mLeds.value[2] = 0xFF;
 80057d4:	f88d 3016 	strb.w	r3, [sp, #22]
	mLeds.value[3] = 0xFF;
 80057d8:	f88d 3017 	strb.w	r3, [sp, #23]
	mLeds.b.Seq2Stop = 0;
 80057dc:	a808      	add	r0, sp, #32
 80057de:	f06f 0309 	mvn.w	r3, #9
 80057e2:	f800 3d0c 	strb.w	r3, [r0, #-12]!
	LEDS_modes_SendStruct(&mLeds);
 80057e6:	f7fc fa93 	bl	8001d10 <LEDS_modes_SendStruct>
	init_HC165();
 80057ea:	f7fc f807 	bl	80017fc <init_HC165>
	key_state = GetButton();
 80057ee:	f7fc f8a1 	bl	8001934 <GetButton>
 80057f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
	prev_key_state = 0x7fbf67f7fffdff;//key_state;
 80057f6:	a376      	add	r3, pc, #472	; (adr r3, 80059d0 <main+0x2d0>)
 80057f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fc:	e9cd 2300 	strd	r2, r3, [sp]
	MAX5135init();
 8005800:	f7fc f8e4 	bl	80019cc <MAX5135init>
	ADC_POTS_selector_init();
 8005804:	f7fc f97c 	bl	8001b00 <ADC_POTS_selector_init>
	ADC_POTS_selector_Ch(0);
 8005808:	2000      	movs	r0, #0
 800580a:	f7fc f9d3 	bl	8001bb4 <ADC_POTS_selector_Ch>
	mADC_init();
 800580e:	f7fc fb29 	bl	8001e64 <mADC_init>
	mTimersInit();
 8005812:	f7fd ff3f 	bl	8003694 <mTimersInit>
	mInterruptInit();
 8005816:	f7fc fbd9 	bl	8001fcc <mInterruptInit>
	InternalDACInit();
 800581a:	f7fe f9f7 	bl	8003c0c <InternalDACInit>
	Init_Expander_GPIO();
 800581e:	f7fc fa11 	bl	8001c44 <Init_Expander_GPIO>
	gSequencerMode_1 = SEQUENCER_MODE_STOP;
 8005822:	2302      	movs	r3, #2
 8005824:	4a70      	ldr	r2, [pc, #448]	; (80059e8 <main+0x2e8>)
 8005826:	7013      	strb	r3, [r2, #0]
	gSequencerMode_2 = SEQUENCER_MODE_STOP;
 8005828:	4a70      	ldr	r2, [pc, #448]	; (80059ec <main+0x2ec>)
 800582a:	7013      	strb	r3, [r2, #0]
	key_state = GetButton();
 800582c:	f7fc f882 	bl	8001934 <GetButton>
 8005830:	e9cd 0102 	strd	r0, r1, [sp, #8]
	myButtons.value = key_state;
 8005834:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005838:	e9cd 2306 	strd	r2, r3, [sp, #24]
	if(!myButtons.b.StageAddress1Advance)
 800583c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005840:	d129      	bne.n	8005896 <main+0x196>
		Calibration();
 8005842:	f7ff fdb9 	bl	80053b8 <Calibration>
		for(i = 0; i < 8; i++)
 8005846:	2500      	movs	r5, #0
		if(gDipConfig.b.V_OUT_1V == 1) 
 8005848:	4b66      	ldr	r3, [pc, #408]	; (80059e4 <main+0x2e4>)
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	f013 0f02 	tst.w	r3, #2
 8005850:	d136      	bne.n	80058c0 <main+0x1c0>
			if(gDipConfig.b.V_OUT_1V2 == 1)
 8005852:	4b64      	ldr	r3, [pc, #400]	; (80059e4 <main+0x2e4>)
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	f013 0f01 	tst.w	r3, #1
 800585a:	d139      	bne.n	80058d0 <main+0x1d0>
				offset = (4095.0/5.0);
 800585c:	4b64      	ldr	r3, [pc, #400]	; (80059f0 <main+0x2f0>)
 800585e:	f240 3233 	movw	r2, #819	; 0x333
 8005862:	601a      	str	r2, [r3, #0]
				divider = 5.0;
 8005864:	4b63      	ldr	r3, [pc, #396]	; (80059f4 <main+0x2f4>)
 8005866:	4a64      	ldr	r2, [pc, #400]	; (80059f8 <main+0x2f8>)
 8005868:	601a      	str	r2, [r3, #0]
		if (KeyThreshHoldCnt == 0) {
 800586a:	2d00      	cmp	r5, #0
 800586c:	d038      	beq.n	80058e0 <main+0x1e0>
		if (KeyThreshHoldCnt == 2) {
 800586e:	2d02      	cmp	r5, #2
 8005870:	d03b      	beq.n	80058ea <main+0x1ea>
		KeyThreshHoldCnt++;
 8005872:	3501      	adds	r5, #1
 8005874:	b2ed      	uxtb	r5, r5
		if (KeyThreshHoldCnt > 2) {
 8005876:	2d02      	cmp	r5, #2
 8005878:	d900      	bls.n	800587c <main+0x17c>
			KeyThreshHoldCnt = 0;
 800587a:	2500      	movs	r5, #0
		if (DisplayUpdateFlags.b.MainDisplay) {
 800587c:	4b56      	ldr	r3, [pc, #344]	; (80059d8 <main+0x2d8>)
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	f013 0f01 	tst.w	r3, #1
 8005884:	d179      	bne.n	800597a <main+0x27a>
		if (DisplayUpdateFlags.b.StepsDisplay) {			
 8005886:	4b54      	ldr	r3, [pc, #336]	; (80059d8 <main+0x2d8>)
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	f013 0f02 	tst.w	r3, #2
 800588e:	f040 8096 	bne.w	80059be <main+0x2be>
			for(i =0; i<10; i++)
 8005892:	2400      	movs	r4, #0
 8005894:	e13a      	b.n	8005b0c <main+0x40c>
		CAT25512_read_block(100*sizeof(Steps), (unsigned char *) CalConstants, sizeof(CalConstants));
 8005896:	2220      	movs	r2, #32
 8005898:	4958      	ldr	r1, [pc, #352]	; (80059fc <main+0x2fc>)
 800589a:	f44f 4048 	mov.w	r0, #51200	; 0xc800
 800589e:	f7fb ff89 	bl	80017b4 <CAT25512_read_block>
		for(i = 0; i < 8; i++)
 80058a2:	2300      	movs	r3, #0
 80058a4:	2b07      	cmp	r3, #7
 80058a6:	dcce      	bgt.n	8005846 <main+0x146>
			if(CalConstants[i] < 100) CalConstants[i] = 4095;
 80058a8:	4a54      	ldr	r2, [pc, #336]	; (80059fc <main+0x2fc>)
 80058aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80058ae:	2a63      	cmp	r2, #99	; 0x63
 80058b0:	d804      	bhi.n	80058bc <main+0x1bc>
 80058b2:	4a52      	ldr	r2, [pc, #328]	; (80059fc <main+0x2fc>)
 80058b4:	f640 71ff 	movw	r1, #4095	; 0xfff
 80058b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(i = 0; i < 8; i++)
 80058bc:	3301      	adds	r3, #1
 80058be:	e7f1      	b.n	80058a4 <main+0x1a4>
			offset = (4095.0/10.0);
 80058c0:	4b4b      	ldr	r3, [pc, #300]	; (80059f0 <main+0x2f0>)
 80058c2:	f240 1299 	movw	r2, #409	; 0x199
 80058c6:	601a      	str	r2, [r3, #0]
			divider = 10.0;
 80058c8:	4b4a      	ldr	r3, [pc, #296]	; (80059f4 <main+0x2f4>)
 80058ca:	4a4d      	ldr	r2, [pc, #308]	; (8005a00 <main+0x300>)
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	e7cc      	b.n	800586a <main+0x16a>
				offset = (4095.0/8.29);
 80058d0:	4b47      	ldr	r3, [pc, #284]	; (80059f0 <main+0x2f0>)
 80058d2:	f240 12ed 	movw	r2, #493	; 0x1ed
 80058d6:	601a      	str	r2, [r3, #0]
				divider = 8.29;
 80058d8:	4b46      	ldr	r3, [pc, #280]	; (80059f4 <main+0x2f4>)
 80058da:	4a4a      	ldr	r2, [pc, #296]	; (8005a04 <main+0x304>)
 80058dc:	601a      	str	r2, [r3, #0]
 80058de:	e7c4      	b.n	800586a <main+0x16a>
			key_state = GetButton();
 80058e0:	f7fc f828 	bl	8001934 <GetButton>
 80058e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058e8:	e7c1      	b.n	800586e <main+0x16e>
			if (key_state == GetButton()) {	
 80058ea:	f7fc f823 	bl	8001934 <GetButton>
 80058ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058f2:	4299      	cmp	r1, r3
 80058f4:	bf08      	it	eq
 80058f6:	4290      	cmpeq	r0, r2
 80058f8:	d1bb      	bne.n	8005872 <main+0x172>
				myButtons.value = key_state;			
 80058fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
							if ( 	(gDisplayMode != DISPLAY_MODE_SAVE_1) && (gDisplayMode != DISPLAY_MODE_SAVE_2) &&
 8005902:	4941      	ldr	r1, [pc, #260]	; (8005a08 <main+0x308>)
 8005904:	7809      	ldrb	r1, [r1, #0]
 8005906:	b2c9      	uxtb	r1, r1
 8005908:	2904      	cmp	r1, #4
 800590a:	d022      	beq.n	8005952 <main+0x252>
 800590c:	493e      	ldr	r1, [pc, #248]	; (8005a08 <main+0x308>)
 800590e:	7809      	ldrb	r1, [r1, #0]
 8005910:	b2c9      	uxtb	r1, r1
 8005912:	2905      	cmp	r1, #5
 8005914:	d01d      	beq.n	8005952 <main+0x252>
						(gDisplayMode != DISPLAY_MODE_LOAD_1) && (gDisplayMode != DISPLAY_MODE_LOAD_2) ) 
 8005916:	493c      	ldr	r1, [pc, #240]	; (8005a08 <main+0x308>)
 8005918:	7809      	ldrb	r1, [r1, #0]
 800591a:	b2c9      	uxtb	r1, r1
							if ( 	(gDisplayMode != DISPLAY_MODE_SAVE_1) && (gDisplayMode != DISPLAY_MODE_SAVE_2) &&
 800591c:	2906      	cmp	r1, #6
 800591e:	d018      	beq.n	8005952 <main+0x252>
						(gDisplayMode != DISPLAY_MODE_LOAD_1) && (gDisplayMode != DISPLAY_MODE_LOAD_2) ) 
 8005920:	4939      	ldr	r1, [pc, #228]	; (8005a08 <main+0x308>)
 8005922:	7809      	ldrb	r1, [r1, #0]
 8005924:	b2c9      	uxtb	r1, r1
 8005926:	2907      	cmp	r1, #7
 8005928:	d013      	beq.n	8005952 <main+0x252>
				if (key_state != prev_key_state || myButtons.b.StepRight == 0 || myButtons.b.StepLeft == 0) {
 800592a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800592e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005932:	428f      	cmp	r7, r1
 8005934:	bf08      	it	eq
 8005936:	4286      	cmpeq	r6, r0
 8005938:	d103      	bne.n	8005942 <main+0x242>
 800593a:	f002 020c 	and.w	r2, r2, #12
 800593e:	2a0c      	cmp	r2, #12
 8005940:	d097      	beq.n	8005872 <main+0x172>
						keyb_proc(&myButtons);
 8005942:	a806      	add	r0, sp, #24
 8005944:	f7fe f99c 	bl	8003c80 <keyb_proc>
						prev_key_state = key_state;
 8005948:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800594c:	e9cd 2300 	strd	r2, r3, [sp]
 8005950:	e78f      	b.n	8005872 <main+0x172>
							if (key_state != prev_key_state || myButtons.b.StepRight == 0 || myButtons.b.StepLeft == 0) {
 8005952:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005956:	e9dd 0100 	ldrd	r0, r1, [sp]
 800595a:	428f      	cmp	r7, r1
 800595c:	bf08      	it	eq
 800595e:	4286      	cmpeq	r6, r0
 8005960:	d103      	bne.n	800596a <main+0x26a>
 8005962:	f002 020c 	and.w	r2, r2, #12
 8005966:	2a0c      	cmp	r2, #12
 8005968:	d083      	beq.n	8005872 <main+0x172>
						keyb_proc(&myButtons);
 800596a:	a806      	add	r0, sp, #24
 800596c:	f7fe f988 	bl	8003c80 <keyb_proc>
						prev_key_state = key_state;
 8005970:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005974:	e9cd 2300 	strd	r2, r3, [sp]
 8005978:	e77b      	b.n	8005872 <main+0x172>
			UpdateModeSection();
 800597a:	f7ff fa97 	bl	8004eac <UpdateModeSection>
			DisplayUpdateFlags.b.MainDisplay = 0;
 800597e:	4a16      	ldr	r2, [pc, #88]	; (80059d8 <main+0x2d8>)
 8005980:	7813      	ldrb	r3, [r2, #0]
 8005982:	f36f 0300 	bfc	r3, #0, #1
 8005986:	7013      	strb	r3, [r2, #0]
			if ( 	(gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 8005988:	4b1f      	ldr	r3, [pc, #124]	; (8005a08 <main+0x308>)
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	b2db      	uxtb	r3, r3
 800598e:	2b04      	cmp	r3, #4
 8005990:	d00f      	beq.n	80059b2 <main+0x2b2>
 8005992:	4b1d      	ldr	r3, [pc, #116]	; (8005a08 <main+0x308>)
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b05      	cmp	r3, #5
 800599a:	d00a      	beq.n	80059b2 <main+0x2b2>
						(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) 
 800599c:	4b1a      	ldr	r3, [pc, #104]	; (8005a08 <main+0x308>)
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	b2db      	uxtb	r3, r3
			if ( 	(gDisplayMode == DISPLAY_MODE_SAVE_1) || (gDisplayMode == DISPLAY_MODE_SAVE_2) ||
 80059a2:	2b06      	cmp	r3, #6
 80059a4:	d005      	beq.n	80059b2 <main+0x2b2>
						(gDisplayMode == DISPLAY_MODE_LOAD_1) || (gDisplayMode == DISPLAY_MODE_LOAD_2) ) 
 80059a6:	4b18      	ldr	r3, [pc, #96]	; (8005a08 <main+0x308>)
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b07      	cmp	r3, #7
 80059ae:	f47f af6a 	bne.w	8005886 <main+0x186>
				DisplayUpdateFlags.b.MainDisplay = 1;
 80059b2:	4a09      	ldr	r2, [pc, #36]	; (80059d8 <main+0x2d8>)
 80059b4:	7813      	ldrb	r3, [r2, #0]
 80059b6:	f043 0301 	orr.w	r3, r3, #1
 80059ba:	7013      	strb	r3, [r2, #0]
 80059bc:	e763      	b.n	8005886 <main+0x186>
			UpdateStepSection();
 80059be:	f7ff fcbd 	bl	800533c <UpdateStepSection>
			DisplayUpdateFlags.b.StepsDisplay = 0;
 80059c2:	4a05      	ldr	r2, [pc, #20]	; (80059d8 <main+0x2d8>)
 80059c4:	7813      	ldrb	r3, [r2, #0]
 80059c6:	f36f 0341 	bfc	r3, #1, #1
 80059ca:	7013      	strb	r3, [r2, #0]
 80059cc:	e761      	b.n	8005892 <main+0x192>
 80059ce:	bf00      	nop
 80059d0:	f7fffdff 	.word	0xf7fffdff
 80059d4:	007fbf67 	.word	0x007fbf67
 80059d8:	200002f0 	.word	0x200002f0
 80059dc:	200008a4 	.word	0x200008a4
 80059e0:	20000b24 	.word	0x20000b24
 80059e4:	200002e8 	.word	0x200002e8
 80059e8:	200002c1 	.word	0x200002c1
 80059ec:	200002c2 	.word	0x200002c2
 80059f0:	200008a0 	.word	0x200008a0
 80059f4:	20000898 	.word	0x20000898
 80059f8:	40a00000 	.word	0x40a00000
 80059fc:	20000250 	.word	0x20000250
 8005a00:	41200000 	.word	0x41200000
 8005a04:	4104a3d7 	.word	0x4104a3d7
 8005a08:	200002b0 	.word	0x200002b0
			if(Is_Expander_Present()) max_step = 31;
 8005a0c:	f04f 0c1f 	mov.w	ip, #31
			previous_step[j] = pots_step[j];
 8005a10:	4a48      	ldr	r2, [pc, #288]	; (8005b34 <main+0x434>)
 8005a12:	5d13      	ldrb	r3, [r2, r4]
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	4948      	ldr	r1, [pc, #288]	; (8005b38 <main+0x438>)
 8005a18:	550b      	strb	r3, [r1, r4]
			if(pots_step[j] < (max_step+1)) next_step_tres = (pots_step[j])*CalConstants[ADC_STAGEADDRESS_Ch_1+j]/(max_step+1) + 20;
 8005a1a:	5d13      	ldrb	r3, [r2, r4]
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	f10c 0c01 	add.w	ip, ip, #1
 8005a22:	4563      	cmp	r3, ip
 8005a24:	da24      	bge.n	8005a70 <main+0x370>
 8005a26:	5d17      	ldrb	r7, [r2, r4]
 8005a28:	1da3      	adds	r3, r4, #6
 8005a2a:	4a44      	ldr	r2, [pc, #272]	; (8005b3c <main+0x43c>)
 8005a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a30:	fb07 f703 	mul.w	r7, r7, r3
 8005a34:	fbb7 f7fc 	udiv	r7, r7, ip
 8005a38:	b2bf      	uxth	r7, r7
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	b2bf      	uxth	r7, r7
			if(pots_step[j] > 1) prev_step_tres = (pots_step[j]-1)*CalConstants[ADC_STAGEADDRESS_Ch_1+j]/(max_step+1) - 20;
 8005a3e:	4b3d      	ldr	r3, [pc, #244]	; (8005b34 <main+0x434>)
 8005a40:	5d1b      	ldrb	r3, [r3, r4]
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d915      	bls.n	8005a74 <main+0x374>
 8005a48:	4b3a      	ldr	r3, [pc, #232]	; (8005b34 <main+0x434>)
 8005a4a:	5d1e      	ldrb	r6, [r3, r4]
 8005a4c:	1e73      	subs	r3, r6, #1
 8005a4e:	1da2      	adds	r2, r4, #6
 8005a50:	493a      	ldr	r1, [pc, #232]	; (8005b3c <main+0x43c>)
 8005a52:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8005a56:	fb06 f603 	mul.w	r6, r6, r3
 8005a5a:	fbb6 f6fc 	udiv	r6, r6, ip
 8005a5e:	b2b6      	uxth	r6, r6
 8005a60:	3e14      	subs	r6, #20
 8005a62:	b2b6      	uxth	r6, r6
			acc = 0;
 8005a64:	2100      	movs	r1, #0
			for(i =0; i<10; i++)
 8005a66:	460a      	mov	r2, r1
 8005a68:	e018      	b.n	8005a9c <main+0x39c>
				max_step = 15;
 8005a6a:	f04f 0c0f 	mov.w	ip, #15
 8005a6e:	e7cf      	b.n	8005a10 <main+0x310>
			next_step_tres = 0;
 8005a70:	2700      	movs	r7, #0
 8005a72:	e7e4      	b.n	8005a3e <main+0x33e>
			prev_step_tres = 0;
 8005a74:	2600      	movs	r6, #0
 8005a76:	e7f5      	b.n	8005a64 <main+0x364>
					temp = (AddData[ADC_STAGEADDRESS_Ch_1]*4095/CalConstants[ADC_STAGEADDRESS_Ch_1]);
 8005a78:	4b31      	ldr	r3, [pc, #196]	; (8005b40 <main+0x440>)
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
 8005a80:	482e      	ldr	r0, [pc, #184]	; (8005b3c <main+0x43c>)
 8005a82:	6980      	ldr	r0, [r0, #24]
 8005a84:	fbb3 f3f0 	udiv	r3, r3, r0
 8005a88:	b29b      	uxth	r3, r3
					if(temp > 4095) temp = 4095; 
 8005a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a8e:	d301      	bcc.n	8005a94 <main+0x394>
 8005a90:	f640 73ff 	movw	r3, #4095	; 0xfff
					acc += temp;
 8005a94:	4419      	add	r1, r3
 8005a96:	e000      	b.n	8005a9a <main+0x39a>
					acc += temp;
 8005a98:	4419      	add	r1, r3
			for(i =0; i<10; i++)
 8005a9a:	3201      	adds	r2, #1
 8005a9c:	2a09      	cmp	r2, #9
 8005a9e:	dc10      	bgt.n	8005ac2 <main+0x3c2>
				if(j == 0) 
 8005aa0:	2c00      	cmp	r4, #0
 8005aa2:	d0e9      	beq.n	8005a78 <main+0x378>
					temp = (AddData[ADC_STAGEADDRESS_Ch_2]*4095/CalConstants[ADC_STAGEADDRESS_Ch_2]);
 8005aa4:	4b26      	ldr	r3, [pc, #152]	; (8005b40 <main+0x440>)
 8005aa6:	69db      	ldr	r3, [r3, #28]
 8005aa8:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
 8005aac:	4823      	ldr	r0, [pc, #140]	; (8005b3c <main+0x43c>)
 8005aae:	69c0      	ldr	r0, [r0, #28]
 8005ab0:	fbb3 f3f0 	udiv	r3, r3, r0
 8005ab4:	b29b      	uxth	r3, r3
					if(temp > 4095) temp = 4095; 
 8005ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aba:	d3ed      	bcc.n	8005a98 <main+0x398>
 8005abc:	f640 73ff 	movw	r3, #4095	; 0xfff
 8005ac0:	e7ea      	b.n	8005a98 <main+0x398>
			if(pots_step[j] < (max_step+1)) {if(acc/10 > next_step_tres) 
 8005ac2:	4b1c      	ldr	r3, [pc, #112]	; (8005b34 <main+0x434>)
 8005ac4:	5d1b      	ldrb	r3, [r3, r4]
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	459c      	cmp	ip, r3
 8005aca:	dd0c      	ble.n	8005ae6 <main+0x3e6>
 8005acc:	4a1d      	ldr	r2, [pc, #116]	; (8005b44 <main+0x444>)
 8005ace:	fb82 3201 	smull	r3, r2, r2, r1
 8005ad2:	17cb      	asrs	r3, r1, #31
 8005ad4:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 8005ad8:	42bb      	cmp	r3, r7
 8005ada:	dd04      	ble.n	8005ae6 <main+0x3e6>
				pots_step[j]++;
 8005adc:	4a15      	ldr	r2, [pc, #84]	; (8005b34 <main+0x434>)
 8005ade:	5d13      	ldrb	r3, [r2, r4]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	5513      	strb	r3, [r2, r4]
			if(pots_step[j] > 1) {if(acc/10 < prev_step_tres) 
 8005ae6:	4b13      	ldr	r3, [pc, #76]	; (8005b34 <main+0x434>)
 8005ae8:	5d1b      	ldrb	r3, [r3, r4]
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d90c      	bls.n	8005b0a <main+0x40a>
 8005af0:	4b14      	ldr	r3, [pc, #80]	; (8005b44 <main+0x444>)
 8005af2:	fb83 2301 	smull	r2, r3, r3, r1
 8005af6:	17c9      	asrs	r1, r1, #31
 8005af8:	ebc1 01a3 	rsb	r1, r1, r3, asr #2
 8005afc:	42b1      	cmp	r1, r6
 8005afe:	da04      	bge.n	8005b0a <main+0x40a>
				pots_step[j]--;
 8005b00:	4a0c      	ldr	r2, [pc, #48]	; (8005b34 <main+0x434>)
 8005b02:	5d13      	ldrb	r3, [r2, r4]
 8005b04:	3b01      	subs	r3, #1
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	5513      	strb	r3, [r2, r4]
	for(j = 0; j < 2; j++)
 8005b0a:	3401      	adds	r4, #1
 8005b0c:	2c01      	cmp	r4, #1
 8005b0e:	f73f ae9b 	bgt.w	8005848 <main+0x148>
			if(Is_Expander_Present()) max_step = 31;
 8005b12:	f7fc f8b1 	bl	8001c78 <Is_Expander_Present>
 8005b16:	2800      	cmp	r0, #0
 8005b18:	f47f af78 	bne.w	8005a0c <main+0x30c>
				if(pots_step[j] > 16) pots_step[j] = 1;
 8005b1c:	4b05      	ldr	r3, [pc, #20]	; (8005b34 <main+0x434>)
 8005b1e:	5d1b      	ldrb	r3, [r3, r4]
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	2b10      	cmp	r3, #16
 8005b24:	d9a1      	bls.n	8005a6a <main+0x36a>
 8005b26:	4b03      	ldr	r3, [pc, #12]	; (8005b34 <main+0x434>)
 8005b28:	2201      	movs	r2, #1
 8005b2a:	551a      	strb	r2, [r3, r4]
				max_step = 15;
 8005b2c:	f04f 0c0f 	mov.w	ip, #15
 8005b30:	e76e      	b.n	8005a10 <main+0x310>
 8005b32:	bf00      	nop
 8005b34:	20000274 	.word	0x20000274
 8005b38:	20000278 	.word	0x20000278
 8005b3c:	20000250 	.word	0x20000250
 8005b40:	200007f8 	.word	0x200007f8
 8005b44:	66666667 	.word	0x66666667

08005b48 <delay_us>:

void delay_us(unsigned int us)
{
 8005b48:	b510      	push	{r4, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	4604      	mov	r4, r0
	volatile uint32_t nCount;
	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq (&RCC_Clocks);
 8005b4e:	a801      	add	r0, sp, #4
 8005b50:	f7fb fada 	bl	8001108 <RCC_GetClocksFreq>

	nCount=(RCC_Clocks.HCLK_Frequency/10000000)*us;
 8005b54:	9b02      	ldr	r3, [sp, #8]
 8005b56:	4a08      	ldr	r2, [pc, #32]	; (8005b78 <delay_us+0x30>)
 8005b58:	fba2 2303 	umull	r2, r3, r2, r3
 8005b5c:	0d9b      	lsrs	r3, r3, #22
 8005b5e:	fb04 f303 	mul.w	r3, r4, r3
 8005b62:	9305      	str	r3, [sp, #20]
	for (; nCount!=0; nCount--);
 8005b64:	e002      	b.n	8005b6c <delay_us+0x24>
 8005b66:	9b05      	ldr	r3, [sp, #20]
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	9305      	str	r3, [sp, #20]
 8005b6c:	9b05      	ldr	r3, [sp, #20]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1f9      	bne.n	8005b66 <delay_us+0x1e>
}
 8005b72:	b006      	add	sp, #24
 8005b74:	bd10      	pop	{r4, pc}
 8005b76:	bf00      	nop
 8005b78:	6b5fca6b 	.word	0x6b5fca6b

08005b7c <ADC_IRQHandler>:
{
 8005b7c:	b538      	push	{r3, r4, r5, lr}
	if ( ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == SET) {
 8005b7e:	2102      	movs	r1, #2
 8005b80:	4866      	ldr	r0, [pc, #408]	; (8005d1c <ADC_IRQHandler+0x1a0>)
 8005b82:	f7fb f98c 	bl	8000e9e <ADC_GetFlagStatus>
 8005b86:	2801      	cmp	r0, #1
 8005b88:	d021      	beq.n	8005bce <ADC_IRQHandler+0x52>
  unsigned char NeedInc = 0; //, i; // i not needed if not using boxcar averaging scheme
 8005b8a:	2400      	movs	r4, #0
		if ( ADC_GetFlagStatus(ADC2, ADC_FLAG_EOC) == SET ) {
 8005b8c:	2102      	movs	r1, #2
 8005b8e:	4864      	ldr	r0, [pc, #400]	; (8005d20 <ADC_IRQHandler+0x1a4>)
 8005b90:	f7fb f985 	bl	8000e9e <ADC_GetFlagStatus>
 8005b94:	2801      	cmp	r0, #1
 8005b96:	f000 8214 	beq.w	8005fc2 <ADC_IRQHandler+0x446>
	if(Is_Expander_Present())
 8005b9a:	f7fc f86d 	bl	8001c78 <Is_Expander_Present>
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	f000 8232 	beq.w	8006008 <ADC_IRQHandler+0x48c>
	  if (NeedInc) {
 8005ba4:	b194      	cbz	r4, 8005bcc <ADC_IRQHandler+0x50>
		ADC_POT_sel_cnt++;
 8005ba6:	4a5f      	ldr	r2, [pc, #380]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005ba8:	7813      	ldrb	r3, [r2, #0]
 8005baa:	3301      	adds	r3, #1
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	7013      	strb	r3, [r2, #0]
		if (ADC_POT_sel_cnt >= 72) {//40
 8005bb0:	7813      	ldrb	r3, [r2, #0]
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b47      	cmp	r3, #71	; 0x47
 8005bb6:	d902      	bls.n	8005bbe <ADC_IRQHandler+0x42>
			ADC_POT_sel_cnt = 0;
 8005bb8:	4613      	mov	r3, r2
 8005bba:	2200      	movs	r2, #0
 8005bbc:	701a      	strb	r2, [r3, #0]
		ADC_POTS_selector_Ch(ADC_POT_sel_cnt);
 8005bbe:	4b59      	ldr	r3, [pc, #356]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005bc0:	7818      	ldrb	r0, [r3, #0]
 8005bc2:	f7fb fff7 	bl	8001bb4 <ADC_POTS_selector_Ch>
		delay_us(10); // don't know if there is time for this!
 8005bc6:	200a      	movs	r0, #10
 8005bc8:	f7ff ffbe 	bl	8005b48 <delay_us>
};
 8005bcc:	bd38      	pop	{r3, r4, r5, pc}
		if (  (ADC_POT_sel_cnt<=15)) {
 8005bce:	4b55      	ldr	r3, [pc, #340]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b0f      	cmp	r3, #15
 8005bd6:	f200 80ab 	bhi.w	8005d30 <ADC_IRQHandler+0x1b4>
			if ( (Steps[1][ADC_POT_sel_cnt].b.WaitVoltageSlider == 1) ) {
 8005bda:	4b52      	ldr	r3, [pc, #328]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	f103 0220 	add.w	r2, r3, #32
 8005be2:	4b51      	ldr	r3, [pc, #324]	; (8005d28 <ADC_IRQHandler+0x1ac>)
 8005be4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005bee:	d164      	bne.n	8005cba <ADC_IRQHandler+0x13e>
			  steps_lp[1][ADC_POT_sel_cnt] += ((uint16_t) ADC1->DR - steps_lp[1][ADC_POT_sel_cnt]) >> 4;
 8005bf0:	4b4a      	ldr	r3, [pc, #296]	; (8005d1c <ADC_IRQHandler+0x1a0>)
 8005bf2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005bf4:	b292      	uxth	r2, r2
 8005bf6:	4b4b      	ldr	r3, [pc, #300]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005bf8:	7819      	ldrb	r1, [r3, #0]
 8005bfa:	484c      	ldr	r0, [pc, #304]	; (8005d2c <ADC_IRQHandler+0x1b0>)
 8005bfc:	3120      	adds	r1, #32
 8005bfe:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8005c02:	1a51      	subs	r1, r2, r1
 8005c04:	781c      	ldrb	r4, [r3, #0]
 8005c06:	3420      	adds	r4, #32
 8005c08:	f830 2014 	ldrh.w	r2, [r0, r4, lsl #1]
 8005c0c:	eb02 1221 	add.w	r2, r2, r1, asr #4
 8005c10:	b292      	uxth	r2, r2
 8005c12:	f820 2014 	strh.w	r2, [r0, r4, lsl #1]
			  Steps[1][ADC_POT_sel_cnt].b.VLevel += (steps_lp[1][ADC_POT_sel_cnt] - Steps[1][ADC_POT_sel_cnt].b.VLevel) >> 4;
 8005c16:	781a      	ldrb	r2, [r3, #0]
 8005c18:	3220      	adds	r2, #32
 8005c1a:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8005c1e:	7818      	ldrb	r0, [r3, #0]
 8005c20:	4941      	ldr	r1, [pc, #260]	; (8005d28 <ADC_IRQHandler+0x1ac>)
 8005c22:	3020      	adds	r0, #32
 8005c24:	f851 0030 	ldr.w	r0, [r1, r0, lsl #3]
 8005c28:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8005c2c:	1a10      	subs	r0, r2, r0
 8005c2e:	781b      	ldrb	r3, [r3, #0]
 8005c30:	3320      	adds	r3, #32
 8005c32:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8005c36:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005c3a:	eb02 1220 	add.w	r2, r2, r0, asr #4
 8005c3e:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8005c42:	f362 000b 	bfi	r0, r2, #0, #12
 8005c46:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
			if ( (Steps[0][ADC_POT_sel_cnt].b.WaitVoltageSlider == 1) ) {
 8005c4a:	4b36      	ldr	r3, [pc, #216]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005c4c:	781a      	ldrb	r2, [r3, #0]
 8005c4e:	4b36      	ldr	r3, [pc, #216]	; (8005d28 <ADC_IRQHandler+0x1ac>)
 8005c50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005c5a:	d146      	bne.n	8005cea <ADC_IRQHandler+0x16e>
			  steps_lp[0][ADC_POT_sel_cnt] += ((uint16_t) ADC1->DR - steps_lp[0][ADC_POT_sel_cnt]) >> 4;
 8005c5c:	4b2f      	ldr	r3, [pc, #188]	; (8005d1c <ADC_IRQHandler+0x1a0>)
 8005c5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c60:	b292      	uxth	r2, r2
 8005c62:	4b30      	ldr	r3, [pc, #192]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005c64:	7819      	ldrb	r1, [r3, #0]
 8005c66:	b2c9      	uxtb	r1, r1
 8005c68:	4830      	ldr	r0, [pc, #192]	; (8005d2c <ADC_IRQHandler+0x1b0>)
 8005c6a:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8005c6e:	1a51      	subs	r1, r2, r1
 8005c70:	781c      	ldrb	r4, [r3, #0]
 8005c72:	b2e4      	uxtb	r4, r4
 8005c74:	f830 2014 	ldrh.w	r2, [r0, r4, lsl #1]
 8005c78:	eb02 1221 	add.w	r2, r2, r1, asr #4
 8005c7c:	b292      	uxth	r2, r2
 8005c7e:	f820 2014 	strh.w	r2, [r0, r4, lsl #1]
			  Steps[0][ADC_POT_sel_cnt].b.VLevel += (steps_lp[0][ADC_POT_sel_cnt] - Steps[0][ADC_POT_sel_cnt].b.VLevel) >> 4;
 8005c82:	781a      	ldrb	r2, [r3, #0]
 8005c84:	b2d2      	uxtb	r2, r2
 8005c86:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8005c8a:	7818      	ldrb	r0, [r3, #0]
 8005c8c:	b2c0      	uxtb	r0, r0
 8005c8e:	4926      	ldr	r1, [pc, #152]	; (8005d28 <ADC_IRQHandler+0x1ac>)
 8005c90:	f851 0030 	ldr.w	r0, [r1, r0, lsl #3]
 8005c94:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8005c98:	1a10      	subs	r0, r2, r0
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8005ca2:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005ca6:	eb02 1220 	add.w	r2, r2, r0, asr #4
 8005caa:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8005cae:	f362 000b 	bfi	r0, r2, #0, #12
 8005cb2:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
			NeedInc = 1;
 8005cb6:	2401      	movs	r4, #1
 8005cb8:	e03b      	b.n	8005d32 <ADC_IRQHandler+0x1b6>
			  if ((unsigned int) (ADC1->DR) >> 4 == (unsigned int) Steps[1][ADC_POT_sel_cnt].b.VLevel >>4 ) {
 8005cba:	4b18      	ldr	r3, [pc, #96]	; (8005d1c <ADC_IRQHandler+0x1a0>)
 8005cbc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005cbe:	4b19      	ldr	r3, [pc, #100]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	3320      	adds	r3, #32
 8005cc4:	4918      	ldr	r1, [pc, #96]	; (8005d28 <ADC_IRQHandler+0x1ac>)
 8005cc6:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005cca:	f3c3 1307 	ubfx	r3, r3, #4, #8
 8005cce:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 8005cd2:	d1ba      	bne.n	8005c4a <ADC_IRQHandler+0xce>
						Steps[1][ADC_POT_sel_cnt].b.WaitVoltageSlider = 0;
 8005cd4:	4b13      	ldr	r3, [pc, #76]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	f103 0220 	add.w	r2, r3, #32
 8005cdc:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	f36f 324d 	bfc	r2, #13, #1
 8005ce6:	605a      	str	r2, [r3, #4]
 8005ce8:	e7af      	b.n	8005c4a <ADC_IRQHandler+0xce>
  			  if ((unsigned int) (ADC1->DR) >> 4 == (unsigned int) Steps[0][ADC_POT_sel_cnt].b.VLevel >>4 ) {
 8005cea:	4b0c      	ldr	r3, [pc, #48]	; (8005d1c <ADC_IRQHandler+0x1a0>)
 8005cec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005cee:	4b0d      	ldr	r3, [pc, #52]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	490c      	ldr	r1, [pc, #48]	; (8005d28 <ADC_IRQHandler+0x1ac>)
 8005cf6:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005cfa:	f3c3 1307 	ubfx	r3, r3, #4, #8
 8005cfe:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 8005d02:	d001      	beq.n	8005d08 <ADC_IRQHandler+0x18c>
			NeedInc = 1;
 8005d04:	2401      	movs	r4, #1
 8005d06:	e014      	b.n	8005d32 <ADC_IRQHandler+0x1b6>
						Steps[0][ADC_POT_sel_cnt].b.WaitVoltageSlider = 0;
 8005d08:	4b06      	ldr	r3, [pc, #24]	; (8005d24 <ADC_IRQHandler+0x1a8>)
 8005d0a:	781a      	ldrb	r2, [r3, #0]
 8005d0c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8005d10:	685a      	ldr	r2, [r3, #4]
 8005d12:	f36f 324d 	bfc	r2, #13, #1
 8005d16:	605a      	str	r2, [r3, #4]
			NeedInc = 1;
 8005d18:	2401      	movs	r4, #1
 8005d1a:	e00a      	b.n	8005d32 <ADC_IRQHandler+0x1b6>
 8005d1c:	40012000 	.word	0x40012000
 8005d20:	40012100 	.word	0x40012100
 8005d24:	2000029c 	.word	0x2000029c
 8005d28:	200008a4 	.word	0x200008a4
 8005d2c:	20000aa4 	.word	0x20000aa4
  unsigned char NeedInc = 0; //, i; // i not needed if not using boxcar averaging scheme
 8005d30:	2400      	movs	r4, #0
			if (  (ADC_POT_sel_cnt>=40 && (ADC_POT_sel_cnt<=55))) {
 8005d32:	4bb0      	ldr	r3, [pc, #704]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b27      	cmp	r3, #39	; 0x27
 8005d3a:	d947      	bls.n	8005dcc <ADC_IRQHandler+0x250>
 8005d3c:	4bad      	ldr	r3, [pc, #692]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005d3e:	781b      	ldrb	r3, [r3, #0]
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b37      	cmp	r3, #55	; 0x37
 8005d44:	d842      	bhi.n	8005dcc <ADC_IRQHandler+0x250>
				if ( (Steps[1][ADC_POT_sel_cnt-24].b.WaitVoltageSlider == 1) ) {
 8005d46:	4bab      	ldr	r3, [pc, #684]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	f103 0208 	add.w	r2, r3, #8
 8005d4e:	4baa      	ldr	r3, [pc, #680]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005d50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005d5a:	f040 80a1 	bne.w	8005ea0 <ADC_IRQHandler+0x324>
					Steps[1][ADC_POT_sel_cnt-24].b.VLevel = ((unsigned int) (ADC1->DR)+(unsigned int) Steps[1][ADC_POT_sel_cnt-24].b.VLevel)/2;
 8005d5e:	4ba7      	ldr	r3, [pc, #668]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d62:	48a4      	ldr	r0, [pc, #656]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005d64:	7802      	ldrb	r2, [r0, #0]
 8005d66:	49a4      	ldr	r1, [pc, #656]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005d68:	3208      	adds	r2, #8
 8005d6a:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 8005d6e:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005d72:	4413      	add	r3, r2
 8005d74:	7802      	ldrb	r2, [r0, #0]
 8005d76:	f3c3 034b 	ubfx	r3, r3, #1, #12
 8005d7a:	3208      	adds	r2, #8
 8005d7c:	f851 0032 	ldr.w	r0, [r1, r2, lsl #3]
 8005d80:	f363 000b 	bfi	r0, r3, #0, #12
 8005d84:	f841 0032 	str.w	r0, [r1, r2, lsl #3]
				if ( (Steps[0][ADC_POT_sel_cnt-24].b.WaitVoltageSlider == 1) ) {
 8005d88:	4b9a      	ldr	r3, [pc, #616]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	f1a3 0218 	sub.w	r2, r3, #24
 8005d90:	4b99      	ldr	r3, [pc, #612]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005d92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005d9c:	f040 8098 	bne.w	8005ed0 <ADC_IRQHandler+0x354>
					Steps[0][ADC_POT_sel_cnt-24].b.VLevel = ((unsigned int) (ADC1->DR)+(unsigned int) Steps[0][ADC_POT_sel_cnt-24].b.VLevel)/2;
 8005da0:	4b96      	ldr	r3, [pc, #600]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005da4:	4893      	ldr	r0, [pc, #588]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005da6:	7802      	ldrb	r2, [r0, #0]
 8005da8:	3a18      	subs	r2, #24
 8005daa:	4993      	ldr	r1, [pc, #588]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005dac:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 8005db0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005db4:	4413      	add	r3, r2
 8005db6:	7802      	ldrb	r2, [r0, #0]
 8005db8:	3a18      	subs	r2, #24
 8005dba:	f3c3 034b 	ubfx	r3, r3, #1, #12
 8005dbe:	f851 0032 	ldr.w	r0, [r1, r2, lsl #3]
 8005dc2:	f363 000b 	bfi	r0, r3, #0, #12
 8005dc6:	f841 0032 	str.w	r0, [r1, r2, lsl #3]
				NeedInc = 1;
 8005dca:	2401      	movs	r4, #1
				if ((ADC_POT_sel_cnt>=56) && (ADC_POT_sel_cnt<=71)) {
 8005dcc:	4b89      	ldr	r3, [pc, #548]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b37      	cmp	r3, #55	; 0x37
 8005dd4:	d934      	bls.n	8005e40 <ADC_IRQHandler+0x2c4>
 8005dd6:	4b87      	ldr	r3, [pc, #540]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005dd8:	781b      	ldrb	r3, [r3, #0]
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	2b47      	cmp	r3, #71	; 0x47
 8005dde:	d82f      	bhi.n	8005e40 <ADC_IRQHandler+0x2c4>
				  Steps[0][ADC_POT_sel_cnt-40].b.TLevel += ((unsigned int) ADC1->DR - Steps[0][ADC_POT_sel_cnt-40].b.TLevel) >> 4 ;
 8005de0:	4d86      	ldr	r5, [pc, #536]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005de2:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 8005de4:	4883      	ldr	r0, [pc, #524]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005de6:	7802      	ldrb	r2, [r0, #0]
 8005de8:	3a28      	subs	r2, #40	; 0x28
 8005dea:	4b83      	ldr	r3, [pc, #524]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005dec:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 8005df0:	f3c4 340b 	ubfx	r4, r4, #12, #12
 8005df4:	1b0c      	subs	r4, r1, r4
 8005df6:	7802      	ldrb	r2, [r0, #0]
 8005df8:	3a28      	subs	r2, #40	; 0x28
 8005dfa:	f853 1032 	ldr.w	r1, [r3, r2, lsl #3]
 8005dfe:	f3c1 310b 	ubfx	r1, r1, #12, #12
 8005e02:	eb01 1114 	add.w	r1, r1, r4, lsr #4
 8005e06:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 8005e0a:	f361 3417 	bfi	r4, r1, #12, #12
 8005e0e:	f843 4032 	str.w	r4, [r3, r2, lsl #3]
				  Steps[1][ADC_POT_sel_cnt-40].b.TLevel += ((unsigned int) ADC1->DR - Steps[1][ADC_POT_sel_cnt-40].b.TLevel) >> 4 ;
 8005e12:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 8005e14:	7802      	ldrb	r2, [r0, #0]
 8005e16:	3a08      	subs	r2, #8
 8005e18:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 8005e1c:	f3c4 340b 	ubfx	r4, r4, #12, #12
 8005e20:	1b0c      	subs	r4, r1, r4
 8005e22:	7802      	ldrb	r2, [r0, #0]
 8005e24:	3a08      	subs	r2, #8
 8005e26:	f853 1032 	ldr.w	r1, [r3, r2, lsl #3]
 8005e2a:	f3c1 310b 	ubfx	r1, r1, #12, #12
 8005e2e:	eb01 1114 	add.w	r1, r1, r4, lsr #4
 8005e32:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 8005e36:	f361 3017 	bfi	r0, r1, #12, #12
 8005e3a:	f843 0032 	str.w	r0, [r3, r2, lsl #3]
				NeedInc = 1;
 8005e3e:	2401      	movs	r4, #1
		if ((ADC_POT_sel_cnt>=24) && (ADC_POT_sel_cnt<=39)) {
 8005e40:	4b6c      	ldr	r3, [pc, #432]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b17      	cmp	r3, #23
 8005e48:	f240 80b6 	bls.w	8005fb8 <ADC_IRQHandler+0x43c>
 8005e4c:	4b69      	ldr	r3, [pc, #420]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b27      	cmp	r3, #39	; 0x27
 8005e54:	f200 80b0 	bhi.w	8005fb8 <ADC_IRQHandler+0x43c>
		  if (Steps[0][ADC_POT_sel_cnt-24].b.WaitTimeSlider) {		  // Are we waiting?
 8005e58:	4b66      	ldr	r3, [pc, #408]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	f1a3 0218 	sub.w	r2, r3, #24
 8005e60:	4b65      	ldr	r3, [pc, #404]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005e62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8005e6c:	d04a      	beq.n	8005f04 <ADC_IRQHandler+0x388>
		    if ((unsigned int)Steps[0][ADC_POT_sel_cnt-24].b.TLevel >> 4 == (unsigned int)(ADC1->DR)>>4) // close enough, stop waiting
 8005e6e:	4b61      	ldr	r3, [pc, #388]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	3b18      	subs	r3, #24
 8005e74:	4a60      	ldr	r2, [pc, #384]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005e76:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005e7a:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8005e7e:	4a5f      	ldr	r2, [pc, #380]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005e80:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005e82:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 8005e86:	d156      	bne.n	8005f36 <ADC_IRQHandler+0x3ba>
			Steps[0][ADC_POT_sel_cnt-24].b.WaitTimeSlider = 0;
 8005e88:	4b5a      	ldr	r3, [pc, #360]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	f1a3 0218 	sub.w	r2, r3, #24
 8005e90:	4b59      	ldr	r3, [pc, #356]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005e92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	f36f 328e 	bfc	r2, #14, #1
 8005e9c:	605a      	str	r2, [r3, #4]
 8005e9e:	e04a      	b.n	8005f36 <ADC_IRQHandler+0x3ba>
						if ( (unsigned int) (ADC1->DR) == (unsigned int) Steps[1][ADC_POT_sel_cnt-24].b.VLevel ) {
 8005ea0:	4b56      	ldr	r3, [pc, #344]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005ea2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ea4:	4b53      	ldr	r3, [pc, #332]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	3308      	adds	r3, #8
 8005eaa:	4953      	ldr	r1, [pc, #332]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005eac:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005eb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	f47f af67 	bne.w	8005d88 <ADC_IRQHandler+0x20c>
							Steps[1][ADC_POT_sel_cnt-24].b.WaitVoltageSlider = 0;
 8005eba:	4b4e      	ldr	r3, [pc, #312]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	f103 0208 	add.w	r2, r3, #8
 8005ec2:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8005ec6:	685a      	ldr	r2, [r3, #4]
 8005ec8:	f36f 324d 	bfc	r2, #13, #1
 8005ecc:	605a      	str	r2, [r3, #4]
 8005ece:	e75b      	b.n	8005d88 <ADC_IRQHandler+0x20c>
				if ( (unsigned int) (ADC1->DR) == (unsigned int) Steps[0][ADC_POT_sel_cnt-24].b.VLevel ) {
 8005ed0:	4b4a      	ldr	r3, [pc, #296]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005ed2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ed4:	4b47      	ldr	r3, [pc, #284]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	3b18      	subs	r3, #24
 8005eda:	4947      	ldr	r1, [pc, #284]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005edc:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d001      	beq.n	8005eec <ADC_IRQHandler+0x370>
				NeedInc = 1;
 8005ee8:	2401      	movs	r4, #1
 8005eea:	e76f      	b.n	8005dcc <ADC_IRQHandler+0x250>
							Steps[0][ADC_POT_sel_cnt-24].b.WaitVoltageSlider = 0;
 8005eec:	4b41      	ldr	r3, [pc, #260]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	f1a3 0218 	sub.w	r2, r3, #24
 8005ef4:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8005ef8:	685a      	ldr	r2, [r3, #4]
 8005efa:	f36f 324d 	bfc	r2, #13, #1
 8005efe:	605a      	str	r2, [r3, #4]
				NeedInc = 1;
 8005f00:	2401      	movs	r4, #1
 8005f02:	e763      	b.n	8005dcc <ADC_IRQHandler+0x250>
		      Steps[0][ADC_POT_sel_cnt-24].b.TLevel += ((unsigned int) ADC1->DR - Steps[0][ADC_POT_sel_cnt-24].b.TLevel) >> 4 ;
 8005f04:	4b3d      	ldr	r3, [pc, #244]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005f06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f08:	4c3a      	ldr	r4, [pc, #232]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005f0a:	7823      	ldrb	r3, [r4, #0]
 8005f0c:	3b18      	subs	r3, #24
 8005f0e:	493a      	ldr	r1, [pc, #232]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005f10:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8005f14:	f3c0 300b 	ubfx	r0, r0, #12, #12
 8005f18:	1a10      	subs	r0, r2, r0
 8005f1a:	7823      	ldrb	r3, [r4, #0]
 8005f1c:	3b18      	subs	r3, #24
 8005f1e:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8005f22:	f3c2 320b 	ubfx	r2, r2, #12, #12
 8005f26:	eb02 1210 	add.w	r2, r2, r0, lsr #4
 8005f2a:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8005f2e:	f362 3017 	bfi	r0, r2, #12, #12
 8005f32:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
		  if (Steps[1][ADC_POT_sel_cnt-24].b.WaitTimeSlider) {		  // Are we waiting?
 8005f36:	4b2f      	ldr	r3, [pc, #188]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	f103 0208 	add.w	r2, r3, #8
 8005f3e:	4b2e      	ldr	r3, [pc, #184]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8005f4a:	d01b      	beq.n	8005f84 <ADC_IRQHandler+0x408>
		    if ((unsigned int)Steps[1][ADC_POT_sel_cnt-24].b.TLevel >> 4 == (unsigned int)(ADC1->DR)>>4) // close enough, stop waiting
 8005f4c:	4b29      	ldr	r3, [pc, #164]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	3308      	adds	r3, #8
 8005f52:	4a29      	ldr	r2, [pc, #164]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005f54:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005f58:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8005f5c:	4a27      	ldr	r2, [pc, #156]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005f5e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005f60:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 8005f64:	d001      	beq.n	8005f6a <ADC_IRQHandler+0x3ee>
		  NeedInc = 1;
 8005f66:	2401      	movs	r4, #1
 8005f68:	e026      	b.n	8005fb8 <ADC_IRQHandler+0x43c>
			Steps[1][ADC_POT_sel_cnt-24].b.WaitTimeSlider = 0;
 8005f6a:	4b22      	ldr	r3, [pc, #136]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	f103 0208 	add.w	r2, r3, #8
 8005f72:	4b21      	ldr	r3, [pc, #132]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005f74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	f36f 328e 	bfc	r2, #14, #1
 8005f7e:	605a      	str	r2, [r3, #4]
		  NeedInc = 1;
 8005f80:	2401      	movs	r4, #1
 8005f82:	e019      	b.n	8005fb8 <ADC_IRQHandler+0x43c>
		      Steps[1][ADC_POT_sel_cnt-24].b.TLevel += ((unsigned int) ADC1->DR - Steps[1][ADC_POT_sel_cnt-24].b.TLevel) >> 4 ;
 8005f84:	4b1d      	ldr	r3, [pc, #116]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005f86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f88:	4c1a      	ldr	r4, [pc, #104]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005f8a:	7823      	ldrb	r3, [r4, #0]
 8005f8c:	491a      	ldr	r1, [pc, #104]	; (8005ff8 <ADC_IRQHandler+0x47c>)
 8005f8e:	3308      	adds	r3, #8
 8005f90:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8005f94:	f3c0 300b 	ubfx	r0, r0, #12, #12
 8005f98:	1a10      	subs	r0, r2, r0
 8005f9a:	7823      	ldrb	r3, [r4, #0]
 8005f9c:	3308      	adds	r3, #8
 8005f9e:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8005fa2:	f3c2 320b 	ubfx	r2, r2, #12, #12
 8005fa6:	eb02 1210 	add.w	r2, r2, r0, lsr #4
 8005faa:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8005fae:	f362 3017 	bfi	r0, r2, #12, #12
 8005fb2:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
		  NeedInc = 1;
 8005fb6:	2401      	movs	r4, #1
		ADC_ClearFlag(ADC1, ADC_FLAG_EOC);
 8005fb8:	2102      	movs	r1, #2
 8005fba:	4810      	ldr	r0, [pc, #64]	; (8005ffc <ADC_IRQHandler+0x480>)
 8005fbc:	f7fa ff76 	bl	8000eac <ADC_ClearFlag>
 8005fc0:	e5e4      	b.n	8005b8c <ADC_IRQHandler+0x10>
		if ((ADC_POT_sel_cnt>=16) && (ADC_POT_sel_cnt<=23)) {
 8005fc2:	4b0c      	ldr	r3, [pc, #48]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	2b0f      	cmp	r3, #15
 8005fca:	d90d      	bls.n	8005fe8 <ADC_IRQHandler+0x46c>
 8005fcc:	4b09      	ldr	r3, [pc, #36]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b17      	cmp	r3, #23
 8005fd4:	d808      	bhi.n	8005fe8 <ADC_IRQHandler+0x46c>
 			AddData[ADC_POT_sel_cnt-16] = (unsigned int)(ADC2->DR);
 8005fd6:	4b07      	ldr	r3, [pc, #28]	; (8005ff4 <ADC_IRQHandler+0x478>)
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	3b10      	subs	r3, #16
 8005fdc:	4a08      	ldr	r2, [pc, #32]	; (8006000 <ADC_IRQHandler+0x484>)
 8005fde:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8005fe0:	4a08      	ldr	r2, [pc, #32]	; (8006004 <ADC_IRQHandler+0x488>)
 8005fe2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			NeedInc = 1;
 8005fe6:	2401      	movs	r4, #1
		ADC_ClearFlag(ADC2, ADC_FLAG_EOC);
 8005fe8:	2102      	movs	r1, #2
 8005fea:	4805      	ldr	r0, [pc, #20]	; (8006000 <ADC_IRQHandler+0x484>)
 8005fec:	f7fa ff5e 	bl	8000eac <ADC_ClearFlag>
 8005ff0:	e5d3      	b.n	8005b9a <ADC_IRQHandler+0x1e>
 8005ff2:	bf00      	nop
 8005ff4:	2000029c 	.word	0x2000029c
 8005ff8:	200008a4 	.word	0x200008a4
 8005ffc:	40012000 	.word	0x40012000
 8006000:	40012100 	.word	0x40012100
 8006004:	200007f8 	.word	0x200007f8
	  if (NeedInc) {
 8006008:	2c00      	cmp	r4, #0
 800600a:	f43f addf 	beq.w	8005bcc <ADC_IRQHandler+0x50>
		ADC_POT_sel_cnt++;
 800600e:	4a0a      	ldr	r2, [pc, #40]	; (8006038 <ADC_IRQHandler+0x4bc>)
 8006010:	7813      	ldrb	r3, [r2, #0]
 8006012:	3301      	adds	r3, #1
 8006014:	b2db      	uxtb	r3, r3
 8006016:	7013      	strb	r3, [r2, #0]
		if (ADC_POT_sel_cnt >= 40) {//40
 8006018:	7813      	ldrb	r3, [r2, #0]
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b27      	cmp	r3, #39	; 0x27
 800601e:	d902      	bls.n	8006026 <ADC_IRQHandler+0x4aa>
			ADC_POT_sel_cnt = 0;
 8006020:	4613      	mov	r3, r2
 8006022:	2200      	movs	r2, #0
 8006024:	701a      	strb	r2, [r3, #0]
		ADC_POTS_selector_Ch(ADC_POT_sel_cnt);
 8006026:	4b04      	ldr	r3, [pc, #16]	; (8006038 <ADC_IRQHandler+0x4bc>)
 8006028:	7818      	ldrb	r0, [r3, #0]
 800602a:	f7fb fdc3 	bl	8001bb4 <ADC_POTS_selector_Ch>
		delay_us(10);
 800602e:	200a      	movs	r0, #10
 8006030:	f7ff fd8a 	bl	8005b48 <delay_us>
};
 8006034:	e5ca      	b.n	8005bcc <ADC_IRQHandler+0x50>
 8006036:	bf00      	nop
 8006038:	2000029c 	.word	0x2000029c
 800603c:	00000000 	.word	0x00000000

08006040 <delay_ns>:

void delay_ns(unsigned int ns)
{
 8006040:	b510      	push	{r4, lr}
 8006042:	b086      	sub	sp, #24
 8006044:	4604      	mov	r4, r0
	volatile uint32_t nCount;
	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq (&RCC_Clocks);
 8006046:	a801      	add	r0, sp, #4
 8006048:	f7fb f85e 	bl	8001108 <RCC_GetClocksFreq>

	nCount=(RCC_Clocks.HCLK_Frequency/10000000000)*ns;
 800604c:	a30a      	add	r3, pc, #40	; (adr r3, 8006078 <delay_ns+0x38>)
 800604e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006052:	9802      	ldr	r0, [sp, #8]
 8006054:	2100      	movs	r1, #0
 8006056:	f7fa fca5 	bl	80009a4 <__aeabi_ldivmod>
 800605a:	fb04 f000 	mul.w	r0, r4, r0
 800605e:	9005      	str	r0, [sp, #20]
	for (; nCount!=0; nCount--);
 8006060:	e002      	b.n	8006068 <delay_ns+0x28>
 8006062:	9b05      	ldr	r3, [sp, #20]
 8006064:	3b01      	subs	r3, #1
 8006066:	9305      	str	r3, [sp, #20]
 8006068:	9b05      	ldr	r3, [sp, #20]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1f9      	bne.n	8006062 <delay_ns+0x22>
}
 800606e:	b006      	add	sp, #24
 8006070:	bd10      	pop	{r4, pc}
 8006072:	bf00      	nop
 8006074:	f3af 8000 	nop.w
 8006078:	540be400 	.word	0x540be400
 800607c:	00000002 	.word	0x00000002

08006080 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006080:	f8df d034 	ldr.w	sp, [pc, #52]	; 80060b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006084:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006086:	e003      	b.n	8006090 <LoopCopyDataInit>

08006088 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006088:	4b0c      	ldr	r3, [pc, #48]	; (80060bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800608a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800608c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800608e:	3104      	adds	r1, #4

08006090 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006090:	480b      	ldr	r0, [pc, #44]	; (80060c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006092:	4b0c      	ldr	r3, [pc, #48]	; (80060c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006094:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006096:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006098:	d3f6      	bcc.n	8006088 <CopyDataInit>
  ldr  r2, =_sbss
 800609a:	4a0b      	ldr	r2, [pc, #44]	; (80060c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800609c:	e002      	b.n	80060a4 <LoopFillZerobss>

0800609e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800609e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80060a0:	f842 3b04 	str.w	r3, [r2], #4

080060a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80060a4:	4b09      	ldr	r3, [pc, #36]	; (80060cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80060a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80060a8:	d3f9      	bcc.n	800609e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80060aa:	f000 f8a5 	bl	80061f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80060ae:	f000 f9c3 	bl	8006438 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80060b2:	f7ff fb25 	bl	8005700 <main>
  bx  lr    
 80060b6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80060b8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80060bc:	080064ec 	.word	0x080064ec
  ldr  r0, =_sdata
 80060c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80060c4:	2000027c 	.word	0x2000027c
  ldr  r2, =_sbss
 80060c8:	20000280 	.word	0x20000280
  ldr  r3, = _ebss
 80060cc:	20000b34 	.word	0x20000b34

080060d0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80060d0:	e7fe      	b.n	80060d0 <CAN1_RX0_IRQHandler>

080060d2 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 80060d2:	4770      	bx	lr

080060d4 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80060d4:	e7fe      	b.n	80060d4 <HardFault_Handler>

080060d6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80060d6:	e7fe      	b.n	80060d6 <MemManage_Handler>

080060d8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80060d8:	e7fe      	b.n	80060d8 <BusFault_Handler>

080060da <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80060da:	e7fe      	b.n	80060da <UsageFault_Handler>

080060dc <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 80060dc:	4770      	bx	lr

080060de <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 80060de:	4770      	bx	lr

080060e0 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 80060e0:	4770      	bx	lr

080060e2 <SysTick_Handler>:
  * @retval None
  */
void SysTick_Handler(void)
{
/*  TimingDelay_Decrement(); */
}
 80060e2:	4770      	bx	lr

080060e4 <_write>:
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	 int i=0;
	  for(i=0 ; i<len ; i++)
 80060e4:	2300      	movs	r3, #0
 80060e6:	4293      	cmp	r3, r2
 80060e8:	da22      	bge.n	8006130 <_write+0x4c>
{
 80060ea:	b410      	push	{r4}
 80060ec:	e003      	b.n	80060f6 <_write+0x12>
	  for(i=0 ; i<len ; i++)
 80060ee:	3301      	adds	r3, #1
	    ITM_SendChar((*ptr++));
 80060f0:	4621      	mov	r1, r4
	  for(i=0 ; i<len ; i++)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	da18      	bge.n	8006128 <_write+0x44>
	    ITM_SendChar((*ptr++));
 80060f6:	1c4c      	adds	r4, r1, #1
 80060f8:	7808      	ldrb	r0, [r1, #0]

    \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 80060fa:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 80060fe:	f8d1 1e80 	ldr.w	r1, [r1, #3712]	; 0xe80
 8006102:	f011 0f01 	tst.w	r1, #1
 8006106:	d0f2      	beq.n	80060ee <_write+0xa>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 8006108:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 800610c:	f8d1 1e00 	ldr.w	r1, [r1, #3584]	; 0xe00
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8006110:	f011 0f01 	tst.w	r1, #1
 8006114:	d0eb      	beq.n	80060ee <_write+0xa>
  {
    while (ITM->PORT[0].u32 == 0);
 8006116:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 800611a:	6809      	ldr	r1, [r1, #0]
 800611c:	2900      	cmp	r1, #0
 800611e:	d0fa      	beq.n	8006116 <_write+0x32>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8006120:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 8006124:	7008      	strb	r0, [r1, #0]
 8006126:	e7e2      	b.n	80060ee <_write+0xa>
	  return len;

	errno = ENOSYS;
	return -1;
}
 8006128:	4610      	mov	r0, r2
 800612a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	4610      	mov	r0, r2
 8006132:	4770      	bx	lr

08006134 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006134:	b082      	sub	sp, #8
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8006136:	2300      	movs	r3, #0
 8006138:	9301      	str	r3, [sp, #4]
 800613a:	9300      	str	r3, [sp, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800613c:	4a2a      	ldr	r2, [pc, #168]	; (80061e8 <SetSysClock+0xb4>)
 800613e:	6813      	ldr	r3, [r2, #0]
 8006140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006144:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8006146:	4b28      	ldr	r3, [pc, #160]	; (80061e8 <SetSysClock+0xb4>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800614e:	9300      	str	r3, [sp, #0]
    StartUpCounter++;
 8006150:	9b01      	ldr	r3, [sp, #4]
 8006152:	3301      	adds	r3, #1
 8006154:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8006156:	9b00      	ldr	r3, [sp, #0]
 8006158:	b91b      	cbnz	r3, 8006162 <SetSysClock+0x2e>
 800615a:	9b01      	ldr	r3, [sp, #4]
 800615c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006160:	d1f1      	bne.n	8006146 <SetSysClock+0x12>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8006162:	4b21      	ldr	r3, [pc, #132]	; (80061e8 <SetSysClock+0xb4>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800616a:	d006      	beq.n	800617a <SetSysClock+0x46>
  {
    HSEStatus = (uint32_t)0x01;
 800616c:	2301      	movs	r3, #1
 800616e:	9300      	str	r3, [sp, #0]
  else
  {
    HSEStatus = (uint32_t)0x00;
  }

  if (HSEStatus == (uint32_t)0x01)
 8006170:	9b00      	ldr	r3, [sp, #0]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d004      	beq.n	8006180 <SetSysClock+0x4c>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8006176:	b002      	add	sp, #8
 8006178:	4770      	bx	lr
    HSEStatus = (uint32_t)0x00;
 800617a:	2300      	movs	r3, #0
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	e7f7      	b.n	8006170 <SetSysClock+0x3c>
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8006180:	4b19      	ldr	r3, [pc, #100]	; (80061e8 <SetSysClock+0xb4>)
 8006182:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006184:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006188:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800618a:	4918      	ldr	r1, [pc, #96]	; (80061ec <SetSysClock+0xb8>)
 800618c:	680a      	ldr	r2, [r1, #0]
 800618e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006192:	600a      	str	r2, [r1, #0]
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8006194:	689a      	ldr	r2, [r3, #8]
 8006196:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8006198:	689a      	ldr	r2, [r3, #8]
 800619a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800619e:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80061a0:	689a      	ldr	r2, [r3, #8]
 80061a2:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80061a6:	609a      	str	r2, [r3, #8]
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80061a8:	4a11      	ldr	r2, [pc, #68]	; (80061f0 <SetSysClock+0xbc>)
 80061aa:	605a      	str	r2, [r3, #4]
    RCC->CR |= RCC_CR_PLLON;
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80061b2:	601a      	str	r2, [r3, #0]
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80061b4:	4b0c      	ldr	r3, [pc, #48]	; (80061e8 <SetSysClock+0xb4>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80061bc:	d0fa      	beq.n	80061b4 <SetSysClock+0x80>
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80061be:	4b0d      	ldr	r3, [pc, #52]	; (80061f4 <SetSysClock+0xc0>)
 80061c0:	f240 7205 	movw	r2, #1797	; 0x705
 80061c4:	601a      	str	r2, [r3, #0]
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80061c6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80061ca:	689a      	ldr	r2, [r3, #8]
 80061cc:	f022 0203 	bic.w	r2, r2, #3
 80061d0:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80061d2:	689a      	ldr	r2, [r3, #8]
 80061d4:	f042 0202 	orr.w	r2, r2, #2
 80061d8:	609a      	str	r2, [r3, #8]
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 80061da:	4b03      	ldr	r3, [pc, #12]	; (80061e8 <SetSysClock+0xb4>)
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f003 030c 	and.w	r3, r3, #12
 80061e2:	2b08      	cmp	r3, #8
 80061e4:	d1f9      	bne.n	80061da <SetSysClock+0xa6>
 80061e6:	e7c6      	b.n	8006176 <SetSysClock+0x42>
 80061e8:	40023800 	.word	0x40023800
 80061ec:	40007000 	.word	0x40007000
 80061f0:	07405419 	.word	0x07405419
 80061f4:	40023c00 	.word	0x40023c00

080061f8 <SystemInit>:
{
 80061f8:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80061fa:	4c10      	ldr	r4, [pc, #64]	; (800623c <SystemInit+0x44>)
 80061fc:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8006200:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006204:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8006208:	4b0d      	ldr	r3, [pc, #52]	; (8006240 <SystemInit+0x48>)
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	f042 0201 	orr.w	r2, r2, #1
 8006210:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006212:	2100      	movs	r1, #0
 8006214:	6099      	str	r1, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800621c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006220:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8006222:	4a08      	ldr	r2, [pc, #32]	; (8006244 <SystemInit+0x4c>)
 8006224:	605a      	str	r2, [r3, #4]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800622c:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 800622e:	60d9      	str	r1, [r3, #12]
  SetSysClock();
 8006230:	f7ff ff80 	bl	8006134 <SetSysClock>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006234:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006238:	60a3      	str	r3, [r4, #8]
}
 800623a:	bd10      	pop	{r4, pc}
 800623c:	e000ed00 	.word	0xe000ed00
 8006240:	40023800 	.word	0x40023800
 8006244:	24003010 	.word	0x24003010

08006248 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8006248:	b470      	push	{r4, r5, r6}
	int div = 1;
 800624a:	2301      	movs	r3, #1
	while (d/div >= base)
 800624c:	e001      	b.n	8006252 <ts_itoa+0xa>
		div *= base;
 800624e:	fb02 f303 	mul.w	r3, r2, r3
	while (d/div >= base)
 8006252:	fbb1 f4f3 	udiv	r4, r1, r3
 8006256:	4294      	cmp	r4, r2
 8006258:	d2f9      	bcs.n	800624e <ts_itoa+0x6>
 800625a:	e004      	b.n	8006266 <ts_itoa+0x1e>
		d = d%div;
		div /= base;
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
 800625c:	6805      	ldr	r5, [r0, #0]
 800625e:	1c6e      	adds	r6, r5, #1
 8006260:	6006      	str	r6, [r0, #0]
 8006262:	3430      	adds	r4, #48	; 0x30
 8006264:	702c      	strb	r4, [r5, #0]
	while (div != 0)
 8006266:	b16b      	cbz	r3, 8006284 <ts_itoa+0x3c>
		int num = d/div;
 8006268:	fbb1 f4f3 	udiv	r4, r1, r3
		d = d%div;
 800626c:	fb03 1114 	mls	r1, r3, r4, r1
		div /= base;
 8006270:	fb93 f3f2 	sdiv	r3, r3, r2
		if (num > 9)
 8006274:	2c09      	cmp	r4, #9
 8006276:	ddf1      	ble.n	800625c <ts_itoa+0x14>
			*((*buf)++) = (num-10) + 'A';
 8006278:	6805      	ldr	r5, [r0, #0]
 800627a:	1c6e      	adds	r6, r5, #1
 800627c:	6006      	str	r6, [r0, #0]
 800627e:	3437      	adds	r4, #55	; 0x37
 8006280:	702c      	strb	r4, [r5, #0]
 8006282:	e7f0      	b.n	8006266 <ts_itoa+0x1e>
	}
}
 8006284:	bc70      	pop	{r4, r5, r6}
 8006286:	4770      	bx	lr

08006288 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8006288:	b530      	push	{r4, r5, lr}
 800628a:	b083      	sub	sp, #12
 800628c:	9001      	str	r0, [sp, #4]
 800628e:	460c      	mov	r4, r1
 8006290:	9200      	str	r2, [sp, #0]
	char *start_buf = buf;
 8006292:	4605      	mov	r5, r0
	while(*fmt)
 8006294:	e03e      	b.n	8006314 <ts_formatstring+0x8c>
	{
		/* Character needs formating? */
		if (*fmt == '%')
		{
			switch (*(++fmt))
 8006296:	7863      	ldrb	r3, [r4, #1]
 8006298:	2b64      	cmp	r3, #100	; 0x64
 800629a:	d01c      	beq.n	80062d6 <ts_formatstring+0x4e>
 800629c:	d90d      	bls.n	80062ba <ts_formatstring+0x32>
 800629e:	2b73      	cmp	r3, #115	; 0x73
 80062a0:	d04a      	beq.n	8006338 <ts_formatstring+0xb0>
 80062a2:	d916      	bls.n	80062d2 <ts_formatstring+0x4a>
 80062a4:	2b75      	cmp	r3, #117	; 0x75
 80062a6:	d121      	bne.n	80062ec <ts_formatstring+0x64>
						*buf++ = *arg++;
					}
				}
				break;
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80062a8:	9b00      	ldr	r3, [sp, #0]
 80062aa:	1d1a      	adds	r2, r3, #4
 80062ac:	9200      	str	r2, [sp, #0]
 80062ae:	220a      	movs	r2, #10
 80062b0:	6819      	ldr	r1, [r3, #0]
 80062b2:	a801      	add	r0, sp, #4
 80062b4:	f7ff ffc8 	bl	8006248 <ts_itoa>
				break;
 80062b8:	e02b      	b.n	8006312 <ts_formatstring+0x8a>
			switch (*(++fmt))
 80062ba:	2b58      	cmp	r3, #88	; 0x58
 80062bc:	d018      	beq.n	80062f0 <ts_formatstring+0x68>
 80062be:	2b63      	cmp	r3, #99	; 0x63
 80062c0:	d01f      	beq.n	8006302 <ts_formatstring+0x7a>
 80062c2:	2b25      	cmp	r3, #37	; 0x25
 80062c4:	d125      	bne.n	8006312 <ts_formatstring+0x8a>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
				break;
			  case '%':
				  *buf++ = '%';
 80062c6:	9b01      	ldr	r3, [sp, #4]
 80062c8:	1c5a      	adds	r2, r3, #1
 80062ca:	9201      	str	r2, [sp, #4]
 80062cc:	2225      	movs	r2, #37	; 0x25
 80062ce:	701a      	strb	r2, [r3, #0]
				  break;
 80062d0:	e01f      	b.n	8006312 <ts_formatstring+0x8a>
			switch (*(++fmt))
 80062d2:	2b69      	cmp	r3, #105	; 0x69
 80062d4:	d11d      	bne.n	8006312 <ts_formatstring+0x8a>
					signed int val = va_arg(va, signed int);
 80062d6:	9b00      	ldr	r3, [sp, #0]
 80062d8:	1d1a      	adds	r2, r3, #4
 80062da:	9200      	str	r2, [sp, #0]
 80062dc:	6819      	ldr	r1, [r3, #0]
					if (val < 0)
 80062de:	2900      	cmp	r1, #0
 80062e0:	db23      	blt.n	800632a <ts_formatstring+0xa2>
					ts_itoa(&buf, val, 10);
 80062e2:	220a      	movs	r2, #10
 80062e4:	a801      	add	r0, sp, #4
 80062e6:	f7ff ffaf 	bl	8006248 <ts_itoa>
				break;
 80062ea:	e012      	b.n	8006312 <ts_formatstring+0x8a>
			switch (*(++fmt))
 80062ec:	2b78      	cmp	r3, #120	; 0x78
 80062ee:	d110      	bne.n	8006312 <ts_formatstring+0x8a>
					ts_itoa(&buf, va_arg(va, int), 16);
 80062f0:	9b00      	ldr	r3, [sp, #0]
 80062f2:	1d1a      	adds	r2, r3, #4
 80062f4:	9200      	str	r2, [sp, #0]
 80062f6:	2210      	movs	r2, #16
 80062f8:	6819      	ldr	r1, [r3, #0]
 80062fa:	a801      	add	r0, sp, #4
 80062fc:	f7ff ffa4 	bl	8006248 <ts_itoa>
				break;
 8006300:	e007      	b.n	8006312 <ts_formatstring+0x8a>
				*buf++ = va_arg(va, int);
 8006302:	9b00      	ldr	r3, [sp, #0]
 8006304:	1d1a      	adds	r2, r3, #4
 8006306:	9200      	str	r2, [sp, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	9b01      	ldr	r3, [sp, #4]
 800630c:	1c59      	adds	r1, r3, #1
 800630e:	9101      	str	r1, [sp, #4]
 8006310:	701a      	strb	r2, [r3, #0]
			}
			fmt++;
 8006312:	3402      	adds	r4, #2
	while(*fmt)
 8006314:	7823      	ldrb	r3, [r4, #0]
 8006316:	b1f3      	cbz	r3, 8006356 <ts_formatstring+0xce>
		if (*fmt == '%')
 8006318:	2b25      	cmp	r3, #37	; 0x25
 800631a:	d0bc      	beq.n	8006296 <ts_formatstring+0xe>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800631c:	9b01      	ldr	r3, [sp, #4]
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	9201      	str	r2, [sp, #4]
 8006322:	7822      	ldrb	r2, [r4, #0]
 8006324:	701a      	strb	r2, [r3, #0]
 8006326:	3401      	adds	r4, #1
 8006328:	e7f4      	b.n	8006314 <ts_formatstring+0x8c>
						val *= -1;
 800632a:	4249      	negs	r1, r1
						*buf++ = '-';
 800632c:	9b01      	ldr	r3, [sp, #4]
 800632e:	1c5a      	adds	r2, r3, #1
 8006330:	9201      	str	r2, [sp, #4]
 8006332:	222d      	movs	r2, #45	; 0x2d
 8006334:	701a      	strb	r2, [r3, #0]
 8006336:	e7d4      	b.n	80062e2 <ts_formatstring+0x5a>
					char * arg = va_arg(va, char *);
 8006338:	9b00      	ldr	r3, [sp, #0]
 800633a:	1d1a      	adds	r2, r3, #4
 800633c:	9200      	str	r2, [sp, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
					while (*arg)
 8006340:	e005      	b.n	800634e <ts_formatstring+0xc6>
						*buf++ = *arg++;
 8006342:	9a01      	ldr	r2, [sp, #4]
 8006344:	1c51      	adds	r1, r2, #1
 8006346:	9101      	str	r1, [sp, #4]
 8006348:	7819      	ldrb	r1, [r3, #0]
 800634a:	7011      	strb	r1, [r2, #0]
 800634c:	3301      	adds	r3, #1
					while (*arg)
 800634e:	781a      	ldrb	r2, [r3, #0]
 8006350:	2a00      	cmp	r2, #0
 8006352:	d1f6      	bne.n	8006342 <ts_formatstring+0xba>
 8006354:	e7dd      	b.n	8006312 <ts_formatstring+0x8a>
		}
	}
	*buf = 0;
 8006356:	9b01      	ldr	r3, [sp, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
}
 800635c:	9801      	ldr	r0, [sp, #4]
 800635e:	1b40      	subs	r0, r0, r5
 8006360:	b003      	add	sp, #12
 8006362:	bd30      	pop	{r4, r5, pc}

08006364 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8006364:	b082      	sub	sp, #8
 8006366:	4603      	mov	r3, r0
 8006368:	9101      	str	r1, [sp, #4]
	int length = 0;
 800636a:	2000      	movs	r0, #0
	while (*fmt)
 800636c:	e01d      	b.n	80063aa <ts_formatlength+0x46>
	{
		if (*fmt == '%')
		{
			++fmt;
 800636e:	1c59      	adds	r1, r3, #1
			switch (*fmt)
 8006370:	785b      	ldrb	r3, [r3, #1]
 8006372:	3b58      	subs	r3, #88	; 0x58
 8006374:	2b20      	cmp	r3, #32
 8006376:	d837      	bhi.n	80063e8 <ts_formatlength+0x84>
 8006378:	e8df f003 	tbb	[pc, r3]
 800637c:	36363630 	.word	0x36363630
 8006380:	36363636 	.word	0x36363636
 8006384:	11363636 	.word	0x11363636
 8006388:	3636361d 	.word	0x3636361d
 800638c:	36361d36 	.word	0x36361d36
 8006390:	36363636 	.word	0x36363636
 8006394:	23363636 	.word	0x23363636
 8006398:	36361d36 	.word	0x36361d36
 800639c:	30          	.byte	0x30
 800639d:	00          	.byte	0x00
			{
			  case 'c':
		  		  va_arg(va, int);
 800639e:	9b01      	ldr	r3, [sp, #4]
 80063a0:	3304      	adds	r3, #4
 80063a2:	9301      	str	r3, [sp, #4]
				  ++length;
 80063a4:	3001      	adds	r0, #1
			++fmt;
 80063a6:	460b      	mov	r3, r1
		}
		else
		{
			++length;
		}
		++fmt;
 80063a8:	3301      	adds	r3, #1
	while (*fmt)
 80063aa:	781a      	ldrb	r2, [r3, #0]
 80063ac:	b1fa      	cbz	r2, 80063ee <ts_formatlength+0x8a>
		if (*fmt == '%')
 80063ae:	2a25      	cmp	r2, #37	; 0x25
 80063b0:	d0dd      	beq.n	800636e <ts_formatlength+0xa>
			++length;
 80063b2:	3001      	adds	r0, #1
 80063b4:	e7f8      	b.n	80063a8 <ts_formatlength+0x44>
				  length += 11;
 80063b6:	300b      	adds	r0, #11
				  va_arg(va, int);
 80063b8:	9b01      	ldr	r3, [sp, #4]
 80063ba:	3304      	adds	r3, #4
 80063bc:	9301      	str	r3, [sp, #4]
			++fmt;
 80063be:	460b      	mov	r3, r1
 80063c0:	e7f2      	b.n	80063a8 <ts_formatlength+0x44>
			  		  char * str = va_arg(va, char *);
 80063c2:	9b01      	ldr	r3, [sp, #4]
 80063c4:	1d1a      	adds	r2, r3, #4
 80063c6:	9201      	str	r2, [sp, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
			  		  while (*str++)
 80063ca:	e001      	b.n	80063d0 <ts_formatlength+0x6c>
			  			  ++length;
 80063cc:	3001      	adds	r0, #1
			  		  while (*str++)
 80063ce:	4613      	mov	r3, r2
 80063d0:	1c5a      	adds	r2, r3, #1
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1f9      	bne.n	80063cc <ts_formatlength+0x68>
			++fmt;
 80063d8:	460b      	mov	r3, r1
 80063da:	e7e5      	b.n	80063a8 <ts_formatlength+0x44>
				  length += 8;
 80063dc:	3008      	adds	r0, #8
				  va_arg(va, unsigned int);
 80063de:	9b01      	ldr	r3, [sp, #4]
 80063e0:	3304      	adds	r3, #4
 80063e2:	9301      	str	r3, [sp, #4]
			++fmt;
 80063e4:	460b      	mov	r3, r1
 80063e6:	e7df      	b.n	80063a8 <ts_formatlength+0x44>
				  ++length;
 80063e8:	3001      	adds	r0, #1
			++fmt;
 80063ea:	460b      	mov	r3, r1
				  break;
 80063ec:	e7dc      	b.n	80063a8 <ts_formatlength+0x44>
	}
	return length;
}
 80063ee:	b002      	add	sp, #8
 80063f0:	4770      	bx	lr

080063f2 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 80063f2:	b40f      	push	{r0, r1, r2, r3}
 80063f4:	b5b0      	push	{r4, r5, r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	f107 0418 	add.w	r4, r7, #24
 80063fe:	f854 5b04 	ldr.w	r5, [r4], #4
	int length = 0;
	va_list va;
	va_start(va, fmt);
 8006402:	607c      	str	r4, [r7, #4]
	length = ts_formatlength(fmt, va);
 8006404:	4621      	mov	r1, r4
 8006406:	4628      	mov	r0, r5
 8006408:	f7ff ffac 	bl	8006364 <ts_formatlength>
	va_end(va);
	{
		char buf[length];
 800640c:	3007      	adds	r0, #7
 800640e:	f020 0007 	bic.w	r0, r0, #7
 8006412:	ebad 0d00 	sub.w	sp, sp, r0
		va_start(va, fmt);
 8006416:	607c      	str	r4, [r7, #4]
		length = ts_formatstring(buf, fmt, va);
 8006418:	4622      	mov	r2, r4
 800641a:	4629      	mov	r1, r5
 800641c:	4668      	mov	r0, sp
 800641e:	f7ff ff33 	bl	8006288 <ts_formatstring>
		length = _write(1, buf, length);
 8006422:	4602      	mov	r2, r0
 8006424:	4669      	mov	r1, sp
 8006426:	2001      	movs	r0, #1
 8006428:	f7ff fe5c 	bl	80060e4 <_write>
		va_end(va);
	}
	return length;
}
 800642c:	3708      	adds	r7, #8
 800642e:	46bd      	mov	sp, r7
 8006430:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8006434:	b004      	add	sp, #16
 8006436:	4770      	bx	lr

08006438 <__libc_init_array>:
 8006438:	b570      	push	{r4, r5, r6, lr}
 800643a:	4e0d      	ldr	r6, [pc, #52]	; (8006470 <__libc_init_array+0x38>)
 800643c:	4c0d      	ldr	r4, [pc, #52]	; (8006474 <__libc_init_array+0x3c>)
 800643e:	1ba4      	subs	r4, r4, r6
 8006440:	10a4      	asrs	r4, r4, #2
 8006442:	2500      	movs	r5, #0
 8006444:	42a5      	cmp	r5, r4
 8006446:	d109      	bne.n	800645c <__libc_init_array+0x24>
 8006448:	4e0b      	ldr	r6, [pc, #44]	; (8006478 <__libc_init_array+0x40>)
 800644a:	4c0c      	ldr	r4, [pc, #48]	; (800647c <__libc_init_array+0x44>)
 800644c:	f000 f818 	bl	8006480 <_init>
 8006450:	1ba4      	subs	r4, r4, r6
 8006452:	10a4      	asrs	r4, r4, #2
 8006454:	2500      	movs	r5, #0
 8006456:	42a5      	cmp	r5, r4
 8006458:	d105      	bne.n	8006466 <__libc_init_array+0x2e>
 800645a:	bd70      	pop	{r4, r5, r6, pc}
 800645c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006460:	4798      	blx	r3
 8006462:	3501      	adds	r5, #1
 8006464:	e7ee      	b.n	8006444 <__libc_init_array+0xc>
 8006466:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800646a:	4798      	blx	r3
 800646c:	3501      	adds	r5, #1
 800646e:	e7f2      	b.n	8006456 <__libc_init_array+0x1e>
 8006470:	080064e4 	.word	0x080064e4
 8006474:	080064e4 	.word	0x080064e4
 8006478:	080064e4 	.word	0x080064e4
 800647c:	080064e8 	.word	0x080064e8

08006480 <_init>:
 8006480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006482:	bf00      	nop
 8006484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006486:	bc08      	pop	{r3}
 8006488:	469e      	mov	lr, r3
 800648a:	4770      	bx	lr

0800648c <_fini>:
 800648c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648e:	bf00      	nop
 8006490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006492:	bc08      	pop	{r3}
 8006494:	469e      	mov	lr, r3
 8006496:	4770      	bx	lr
