arch	circuit	vpr_revision	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_odin_mem	max_abc_mem	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	error	
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	67bd7d4	success	38	3.72508	0.205614	0.381984	0.620864	0.067466	-1	-1	-1	765	895	415	43	99	130	1	0		
k6_N10_mem32K_40nm.xml	diffeq1.v	67bd7d4	success	52	21.4839	0.301352	0.698775	6.91273	0.444569	-1	-1	-1	1004	941	718	50	162	96	0	5		
