# FPGAProject
An unoptimized, very limited cell simulator written in VHDL
