# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/sources_1/SevSeg_4digit.sv" \
"../../../../project_1.srcs/sources_1/imports/sources_1/main.sv" \
"../../../../project_1.srcs/sim_1/imports/sim_1/testbenches.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
