<?xml version="1.0" encoding="utf-8" standalone="no"?>
<Cpu>
  <Name>CA15</Name>
  <Revision>r4p0</Revision>
  <Endian>little</Endian>
  <MpuPresent>true</MpuPresent>
  <FpuPresent>true</FpuPresent>
  <NvicPrioBits>4</NvicPrioBits>
  <VendorSystickConfig>false</VendorSystickConfig>
  <Groups>
    <Group>
      <Name>Current</Name>
      <Description>Current mode CPU registers</Description>
      <Size>32</Size>
      <Access>RW</Access>
      <Type>unsigned int</Type>
      <CpuModeDependent>1</CpuModeDependent>
      <Registers>
        <Register>
          <Name>R0</Name>
          <Description>General purpose register 0</Description>
          <Index>0</Index>
        </Register>
        <Register>
          <Name>R1</Name>
          <Description>General purpose register 1</Description>
          <Index>1</Index>
        </Register>
        <Register>
          <Name>R2</Name>
          <Description>General purpose register 2 </Description>
          <Index>2</Index>
        </Register>
        <Register>
          <Name>R3</Name>
          <Description>General purpose register 3 </Description>
          <Index>3</Index>
        </Register>
        <Register>
          <Name>R4</Name>
          <Description>General purpose register 4</Description>
          <Index>4</Index>
        </Register>
        <Register>
          <Name>R5</Name>
          <Description>General purpose register 5</Description>
          <Index>5</Index>
        </Register>
        <Register>
          <Name>R6</Name>
          <Description>General purpose register 6</Description>
          <Index>6</Index>
        </Register>
        <Register>
          <Name>R7</Name>
          <Description>General purpose register 7</Description>
          <Index>7</Index>
        </Register>
        <Register>
          <Name>R8</Name>
          <Description>General purpose register 8</Description>
          <Index>10</Index>
        </Register>
        <Register>
          <Name>R9</Name>
          <Description>General purpose register 9</Description>
          <Index>11</Index>
        </Register>
        <Register>
          <Name>R10</Name>
          <Description>General purpose register 10</Description>
          <Index>12</Index>
        </Register>
        <Register>
          <Name>R11</Name>
          <Description>General purpose register 11</Description>
          <Index>13</Index>
        </Register>
        <Register>
          <Name>R12</Name>
          <Description>General purpose register 12</Description>
          <Index>14</Index>
        </Register>
        <Register>
          <Name>R13</Name>
          <Description>Stack pointer (SP)</Description>
          <Index>15</Index>
        </Register>
        <Register>
          <Name>R14</Name>
          <Description>Link register (LR)</Description>
          <Index>16</Index>
        </Register>
        <Register>
          <Name>R15</Name>
          <Description>Program counter (PC)</Description>
          <Index>9</Index>
        </Register>
        <Register>
          <Name>CPSR</Name>
          <Description>Current program status register</Description>
          <Index>8</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
      </Registers>
    </Group>
    <Group>
      <Name>FPU Registers</Name>
      <Description>Floating point registers</Description>
      <Size>32</Size>
      <Access>RW</Access>
      <Type>float</Type>
      <Registers>
        <Register>
          <Name>S0</Name>
          <Description>Floating point register 0</Description>
          <Index>40</Index>
        </Register>
        <Register>
          <Name>S1</Name>
          <Description>Floating point register 1</Description>
          <Index>41</Index>
        </Register>
        <Register>
          <Name>S2</Name>
          <Description>Floating point register 2</Description>
          <Index>42</Index>
        </Register>
        <Register>
          <Name>S3</Name>
          <Description>Floating point register 3</Description>
          <Index>43</Index>
        </Register>
        <Register>
          <Name>S4</Name>
          <Description>Floating point register 4</Description>
          <Index>44</Index>
        </Register>
        <Register>
          <Name>S5</Name>
          <Description>Floating point register 5</Description>
          <Index>45</Index>
        </Register>
        <Register>
          <Name>S6</Name>
          <Description>Floating point register 6</Description>
          <Index>46</Index>
        </Register>
        <Register>
          <Name>S7</Name>
          <Description>Floating point register 7</Description>
          <Index>47</Index>
        </Register>
        <Register>
          <Name>S8</Name>
          <Description>Floating point register 8</Description>
          <Index>48</Index>
        </Register>
        <Register>
          <Name>S9</Name>
          <Description>Floating point register 9</Description>
          <Index>49</Index>
        </Register>
        <Register>
          <Name>S10</Name>
          <Description>Floating point register 10</Description>
          <Index>50</Index>
        </Register>
        <Register>
          <Name>S11</Name>
          <Description>Floating point register 11</Description>
          <Index>51</Index>
        </Register>
        <Register>
          <Name>S12</Name>
          <Description>Floating point register 12</Description>
          <Index>52</Index>
        </Register>
        <Register>
          <Name>S13</Name>
          <Description>Floating point register 13</Description>
          <Index>53</Index>
        </Register>
        <Register>
          <Name>S14</Name>
          <Description>Floating point register 14</Description>
          <Index>54</Index>
        </Register>
        <Register>
          <Name>S15</Name>
          <Description>Floating point register 15</Description>
          <Index>55</Index>
        </Register>
        <Register>
          <Name>S16</Name>
          <Description>Floating point register 16</Description>
          <Index>56</Index>
        </Register>
        <Register>
          <Name>S17</Name>
          <Description>Floating point register 17</Description>
          <Index>57</Index>
        </Register>
        <Register>
          <Name>S18</Name>
          <Description>Floating point register 18</Description>
          <Index>58</Index>
        </Register>
        <Register>
          <Name>S19</Name>
          <Description>Floating point register 19</Description>
          <Index>59</Index>
        </Register>
        <Register>
          <Name>S20</Name>
          <Description>Floating point register 20</Description>
          <Index>60</Index>
        </Register>
        <Register>
          <Name>S21</Name>
          <Description>Floating point register 21</Description>
          <Index>61</Index>
        </Register>
        <Register>
          <Name>S22</Name>
          <Description>Floating point register 22</Description>
          <Index>62</Index>
        </Register>
        <Register>
          <Name>S23</Name>
          <Description>Floating point register 23</Description>
          <Index>63</Index>
        </Register>
        <Register>
          <Name>S24</Name>
          <Description>Floating point register 24</Description>
          <Index>64</Index>
        </Register>
        <Register>
          <Name>S25</Name>
          <Description>Floating point register 25</Description>
          <Index>65</Index>
        </Register>
        <Register>
          <Name>S26</Name>
          <Description>Floating point register 26</Description>
          <Index>66</Index>
        </Register>
        <Register>
          <Name>S27</Name>
          <Description>Floating point register 27</Description>
          <Index>67</Index>
        </Register>
        <Register>
          <Name>S28</Name>
          <Description>Floating point register 28</Description>
          <Index>68</Index>
        </Register>
        <Register>
          <Name>S29</Name>
          <Description>Floating point register 29</Description>
          <Index>69</Index>
        </Register>
        <Register>
          <Name>S30</Name>
          <Description>Floating point register 30</Description>
          <Index>70</Index>
        </Register>
        <Register>
          <Name>S31</Name>
          <Description>Floating point register 31</Description>
          <Index>71</Index>
        </Register>
        <Register>
          <Name>FPSID</Name>
          <Description>Floating point system information register</Description>
          <Access>RO</Access>
          <Reset>0x410430F0</Reset>
          <Index>37</Index>
          <Fields>
            <Field>
              <Name>Implementer</Name>
              <Description>Implementer ID</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>SW</Name>
              <Description>Software emulation support flag</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Architecture</Name>
              <Description>Architecture version</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>7</BitWidth>
            </Field>
            <Field>
              <Name>PartNumber</Name>
              <Description>Part number</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>Variant</Name>
              <Description>Variant ID</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>Revision</Name>
              <Description>Revision number</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>FPSCR</Name>
          <Description>Floating point status and control register</Description>
          <Access>RW</Access>
          <Reset>0x0</Reset>
          <Index>38</Index>
          <Fields>
            <Field>
              <Name>IOC</Name>
              <Description>Invalid operation cumulative exception flag</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DZC</Name>
              <Description>Division by zero cumulative exception flag</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>OFC</Name>
              <Description>Overflow cumulative exception flag</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>UFC</Name>
              <Description>Underflow cumulative exception flag</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IXC</Name>
              <Description>Inexact cumulative exception flag</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IDC</Name>
              <Description>Input denormal cumulative exception flag</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Len</Name>
              <Description>Vector length</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>Stride</Name>
              <Description>Stride control</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>R-Mode</Name>
              <Description>Rounding mode control</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>FZ</Name>
              <Description>Flush-to-zero mode enable bit</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DN</Name>
              <Description>Default NaN mode enable bit</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>AHP</Name>
              <Description>Alternative half-precision control bit</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>QC</Name>
              <Description>Cumulative saturation exception bit</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Set if comparison produces an unordered result</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Set if comparison produces an equal, greater than, or unordered result</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Set if comparison produces an equal result</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Set if comparison produces a less than result</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>FPEXC</Name>
          <Description>Floating point exception register</Description>
          <Access>RW</Access>
          <Reset>0x0</Reset>
          <Index>39</Index>
          <Fields>
            <Field>
              <Name>DEX</Name>
              <Description>Undefined instruction exception flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EN</Name>
              <Description>VFP enable bit</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MVFR0</Name>
          <Description>Media and VFP feature register 0</Description>
          <Access>RO</Access>
          <Reset>0x10110222</Reset>
          <Index>72</Index>
          <Fields>
            <Field>
              <Name>RB</Name>
              <Description>thirty-two 64-bit registers supported</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SP</Name>
              <Description>Single-precision operations supported</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>DP</Name>
              <Description>Double-precision operations supported</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>TE</Name>
              <Description>VFP exception trapping not supported</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>D</Name>
              <Description>VFP divide operation supported</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SR</Name>
              <Description>VFP square root operation supported</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SV</Name>
              <Description>VFP short vectors not supported</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>RM</Name>
              <Description>All VFP rounding modes supported</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MVFR1</Name>
          <Description>Media and VFP feature register 1</Description>
          <Access>RO</Access>
          <Reset>0x11111111</Reset>
          <Index>73</Index>
          <Fields>
            <Field>
              <Name>FZ</Name>
              <Description>VFP denormal airthmetic operations supported</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>DN</Name>
              <Description>VFP NaN value propagation supported</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>LS</Name>
              <Description>Advanded SIMD load/store instructions not supported</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>Advanced SIMD integer operations not supported</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SPFP</Name>
              <Description>Advanced SIMD single-precision operations not supported</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>HPFP</Name>
              <Description>Advanced SIMD half-precision operations not supported</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>VFP HPFP</Name>
              <Description>VFP half-precision operations supported</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>FMAC</Name>
              <Description>Fused multiply accumulate operations supported</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
      </Registers>
    </Group>
    <Group>
      <Name>All</Name>
      <Description>Core registers</Description>
      <Size>32</Size>
      <Access>RW</Access>
      <Type>unsigned int</Type>
      <Registers>
        <Register>
          <Name>R0_USR</Name>
          <Description>General purpose register 0 (User Mode)</Description>
          <Index>0</Index>
        </Register>
        <Register>
          <Name>R1_USR</Name>
          <Description>General purpose register 1 (User Mode)</Description>
          <Index>1</Index>
        </Register>
        <Register>
          <Name>R2_USR</Name>
          <Description>General purpose register 2 (User Mode)</Description>
          <Index>2</Index>
        </Register>
        <Register>
          <Name>R3_USR</Name>
          <Description>General purpose register 3 (User Mode)</Description>
          <Index>3</Index>
        </Register>
        <Register>
          <Name>R4_USR</Name>
          <Description>General purpose register 4 (User Mode)</Description>
          <Index>4</Index>
        </Register>
        <Register>
          <Name>R5_USR</Name>
          <Description>General purpose register 5 (User Mode)</Description>
          <Index>5</Index>
        </Register>
        <Register>
          <Name>R6_USR</Name>
          <Description>General purpose register 6 (User Mode)</Description>
          <Index>6</Index>
        </Register>
        <Register>
          <Name>R7_USR</Name>
          <Description>General purpose register 7 (User Mode)</Description>
          <Index>7</Index>
        </Register>
        <Register>
          <Name>R8_USR</Name>
          <Description>General purpose register 8 (User Mode)</Description>
          <Index>10</Index>
        </Register>
        <Register>
          <Name>R9_USR</Name>
          <Description>General purpose register 9 (User Mode)</Description>
          <Index>11</Index>
        </Register>
        <Register>
          <Name>R10_USR</Name>
          <Description>General purpose register 10 (User Mode)</Description>
          <Index>12</Index>
        </Register>
        <Register>
          <Name>R11_USR</Name>
          <Description>General purpose register 11 (User Mode)</Description>
          <Index>13</Index>
        </Register>
        <Register>
          <Name>R12_USR</Name>
          <Description>General purpose register 12 (User Mode)</Description>
          <Index>14</Index>
        </Register>
        <Register>
          <Name>R13_USR</Name>
          <Description>Stack pointer (User Mode)</Description>
          <Index>15</Index>
        </Register>
        <Register>
          <Name>R14_USR</Name>
          <Description>Link register (User Mode)</Description>
          <Index>16</Index>
        </Register>
        <Register>
          <Name>R15_USR</Name>
          <Description>Program counter (User Mode)</Description>
          <Index>9</Index>
        </Register>
        <Register>
          <Name>CPSR_USR</Name>
          <Description>Current program status register (User Mode)</Description>
          <Index>8</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R8_FIQ</Name>
          <Description>General purpose register 8 (Fast Interrupt Mode)</Description>
          <Index>18</Index>
        </Register>
        <Register>
          <Name>R9_FIQ</Name>
          <Description>General purpose register 9 (Fast Interrupt Mode)</Description>
          <Index>19</Index>
        </Register>
        <Register>
          <Name>R10_FIQ</Name>
          <Description>General purpose register 10 (Fast Interrupt Mode)</Description>
          <Index>20</Index>
        </Register>
        <Register>
          <Name>R11_FIQ</Name>
          <Description>General purpose register 11 (Fast Interrupt Mode)</Description>
          <Index>21</Index>
        </Register>
        <Register>
          <Name>R12_FIQ</Name>
          <Description>General purpose register 12 (Fast Interrupt Mode)</Description>
          <Index>22</Index>
        </Register>
        <Register>
          <Name>R13_FIQ</Name>
          <Description>Stack pointer (Fast Interrupt Mode)</Description>
          <Index>23</Index>
        </Register>
        <Register>
          <Name>R14_FIQ</Name>
          <Description>Link register (Fast Interrupt Mode)</Description>
          <Index>24</Index>
        </Register>
        <Register>
          <Name>CPSR_FIQ</Name>
          <Description>Current program status register (Fast Interrupt Mode)</Description>
          <Index>17</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R13_SVC</Name>
          <Description>Stack pointer (Supervisor Mode)</Description>
          <Index>26</Index>
        </Register>
        <Register>
          <Name>R14_SVC</Name>
          <Description>Link register (Supervisor Mode)</Description>
          <Index>27</Index>
        </Register>
        <Register>
          <Name>CPSR_SVC</Name>
          <Description>Current program status register (Supervisor Mode)</Description>
          <Index>25</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R13_ABT</Name>
          <Description>Stack pointer (Abort Mode)</Description>
          <Index>29</Index>
        </Register>
        <Register>
          <Name>R14_ABT</Name>
          <Description>Link register (Abort Mode)</Description>
          <Index>30</Index>
        </Register>
        <Register>
          <Name>CPSR_ABT</Name>
          <Description>Current program status register (Fast Interrupt Mode)</Description>
          <Index>28</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R13_IRQ</Name>
          <Description>Stack pointer (Interrupt Mode)</Description>
          <Index>32</Index>
        </Register>
        <Register>
          <Name>R14_IRQ</Name>
          <Description>Link register (Interrupt Mode)</Description>
          <Index>33</Index>
        </Register>
        <Register>
          <Name>CPSR_IRQ</Name>
          <Description>Current program status register (Interrupt Mode)</Description>
          <Index>31</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R13_UND</Name>
          <Description>Stack pointer (Undefined Mode)</Description>
          <Index>35</Index>
        </Register>
        <Register>
          <Name>R14_UND</Name>
          <Description>Link register (Undefined Mode)</Description>
          <Index>36</Index>
        </Register>
        <Register>
          <Name>CPSR_UND</Name>
          <Description>Current program status register (Undefined Mode)</Description>
          <Index>34</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
      </Registers>
    </Group> 
    <Group>
      <Name>CP15 Registers</Name>
      <Description>Coprocessor 15 Registers</Description>
      <Size>32</Size>
      <Access>RW</Access>
      <Type>unsigned int</Type>
      <!--c0 registers-->
      <Registers>
        <Register>
          <Name>MIDR</Name>
          <Description>Main ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x414FC075</Reset>
          <ID>0,0,0,0</ID>
          <Fields>
            <Field>
              <Name>IMPLEMENTOR</Name>
              <Description>Implementor</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>REV_MAJOR</Name>
              <Description>Major revision number of the rnpn revision status</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>ARCHITECTURE</Name>
              <Description>Architecture Code. 0xF: ARMv7</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PART_NBR</Name>
              <Description>Primary Part number. 0xC07: Cortex-A7 MPCore part number</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>12</BitWidth>
            </Field>
            <Field>
              <Name>REV_MINOR</Name>
              <Description>Minor revision number of the rnpn revision status</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CTR</Name>
          <Description>Cache Type Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x8444C004</Reset>
          <ID>0, 0, 0, 1</ID>
          <Fields>
            <Field>
              <Name>FORMAT</Name>
              <Description>CTR Format. 0x4: ARMv7 format</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CWG</Name>
              <Description>Cache Write-Back Granule</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>ERG</Name>
              <Description>Exclusives Reservation Granule</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>D_MIN_LINE</Name>
              <Description>Log2 of the number of words in the smalles cache line of all the data and unified caches under the core control</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_POLICY</Name>
              <Description>L1 instruction cache policy</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>I_MIN_LINE</Name>
              <Description>Log2 of the number of words in the smallest cache line of all the instruction caches under the control of the processor</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>TCMTR</Name>
          <!--no fields-->
          <Description>Tightly Coupled Memory (TCM) Type Register</Description>
          <Access>RO</Access>
          <GroupName>ID Register</GroupName>
          <Reset>0x00000000</Reset>
          <ID>0,0,0,2</ID>
        </Register>
        <Register>
          <Name>TLBTR</Name>
          <!-- no fields -->
          <Description>Translation Lookaside Buffer (TLB) Type Register</Description>
          <Access>RO</Access>
          <GroupName>ID Regs</GroupName>
          <Reset>0x00000000</Reset>
          <ID>0,0,0,3</ID>
          <Fields>
            <Field>
              <Name>nU</Name>
              <Description>Unified TLB not present</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MPIDR</Name>
          <Description>Multiprocessor Affinity Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <ID>0,0,0,5</ID>
          <Fields>
            <Field>
              <Name>U</Name>
              <Description>Uniprocessor System Present</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>MT</Name>
              <Description>Indicates whether the lowest level of affinity consists of logical processors that are implemented using a multi-threading type approach</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CLUSTER_ID</Name>
              <Description>Value read in CLUSTERID configuration pins.</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CPU_ID</Name>
              <Description>ID of the Processor</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>REVIDR</Name>
          <!--no fields-->
          <Description>Revision ID register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,0,0,0</ID>
        </Register>
        <Register>
          <Name>ID_PFR0</Name>
          <Description>Processor Feature Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00001131</Reset>
          <ID>0,1,0,0</ID>
          <Fields>
            <Field>
              <Name>STATE_3</Name>
              <Description>ThumbEE instruction set supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>STATE_2</Name>
              <Description>Jazelle extension interface supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>STATE_1</Name>
              <Description>Thumb-2 Instruction Set supported (0x3)</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>STATE_0</Name>
              <Description>32-bit ARM instruction set supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_PFR1</Name>
          <Description>Processor Feature Register 1</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00011011</Reset>
          <ID>0,1,0,1</ID>
          <Fields>
            <Field>
              <Name>GENERIC_TIMER</Name>
              <Description>Gerneric Timer supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>VIRTUAL_EXT</Name>
              <Description>Virtualization Extensions supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>M_PROFILE</Name>
              <Description>M profile programmers model supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SECURITY_EXT</Name>
              <Description>Security extension architecture v1 supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PROG_MODEL</Name>
              <Description>Standard ARMv4 programmers model supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_DFR0</Name>
          <Description>Debug Feature Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x02010555</Reset>
          <ID>0,1,0,2</ID>
          <Fields>
            <Field>
              <Name>PERF_MM</Name>
              <Description>Performance Monitor Model ID</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>M_PROFILE</Name>
              <Description>Memory-mapped debug model for M Profile processors supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MM_TRACE_MODEL</Name>
              <Description>Memory-mapped trace debug model supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CP_TRACE_MODEL</Name>
              <Description>Coprocessor Trace Model supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MM_DEBUG_MODEL</Name>
              <Description>Memory-mapped Debug Model supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CP_SEC_DBG_MODEL</Name>
              <Description>Coprocessor-based secure debug model supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CP_DBG_MODEL</Name>
              <Description>Coprocessor based core debug model supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_AFR0</Name>
          <!-- no fields, RAZ -->
          <Description>Auxiliary Feature Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,1,0,3</ID>
        </Register>
        <Register>
          <Name>ID_MMFR0</Name>
          <Description>Memory Model Features Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x10201105</Reset>
          <ID>0,1,0,4</ID>
          <Fields>
            <Field>
              <Name>IN_SHARE</Name>
              <Description>Innermost shareability domain supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>FCSE</Name>
              <Description>Fast Context Switching Extension (FCSE) supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>AUX_CTRL_REG</Name>
              <Description>Auxiliary Control Registers supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>TCM</Name>
              <Description>Tight Coupled Memory (TCM) supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SHRABILITY_LEVELS</Name>
              <Description>Number of Shareability Levels Implemented (0x1: two levels implemented)</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>OUTER_SHRABILITY</Name>
              <Description>Indicates the outermost Shareability Level Implemented (0x1: Processor supports hardware coherency)</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PMSA</Name>
              <Description>Protected Memory System Architecture supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>VMSA</Name>
              <Description>Virtual Memory System Architecture supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_MMFR1</Name>
          <Description>Memory Model Features Register 1</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x20000000</Reset>
          <ID>0,1,0,5</ID>
          <Fields>
            <Field>
              <Name>BRANCH_PREDICT</Name>
              <Description>Branch Predictor Management Requirements</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_CACHE_TNC</Name>
              <Description>L1 data cache test and clean operations supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_UNIFIED_CACHE</Name>
              <Description>L1 unified cache clean/invalidate-all operations supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HARVARD_CACHE</Name>
              <Description>L1 data cache clean/invalidate-all operations supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_UNIFIED_CACHE_SW</Name>
              <Description>L1 unfied cache maintencance operations by set/way supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HARVARD_CACHE_SW</Name>
              <Description>L1 Hardvard cache maintenance operations by set/way supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_UNIFIED_CACHE_VA</Name>
              <Description>L1 unified cache maintenance operations by VA supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HARVARD_CACHE_VA</Name>
              <Description>L1 Harvard cache maintenance operations by VA supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_MMFR2</Name>
          <Description>Memory Model Features Register 2</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x01240000</Reset>
          <ID>0,1,0,6</ID>
          <Fields>
            <Field>
              <Name>HW_ACCESS</Name>
              <Description>Hardware access supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>WFI_STALL</Name>
              <Description>Wait For Interrupt (WFI) stalling supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MEM_BARRIER</Name>
              <Description>Memory Barrier Operations supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>UNIFIED_TLB</Name>
              <Description>Unified TLB maintenance operations supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>HARVARD_TLB</Name>
              <Description>Harvard TLB maintenance operations supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HARVARD_RANGE</Name>
              <Description>L1 Hardvard range supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HBP</Name>
              <Description>L1 Harvard background prefetch operations supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HFP</Name>
              <Description>L1 Harvard foreground prefetch operations supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_MMFR3</Name>
          <Description>Memory Model Features Register 3</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x02102211</Reset>
          <ID>0,1,0,7</ID>
          <Fields>
            <Field>
              <Name>SS_SUPPORT</Name>
              <Description>16 MB supersections supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PHYS_MEM_SIZE</Name>
              <Description>Size of physical memory supported by processor caches</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>COHRERENT_WALK</Name>
              <Description>Coherent walk supported.  0x1: updates to translation tables do not require a clean to the point of unification to ensure visibility by subsequent translation table walks</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MAINTENANCE_BC</Name>
              <Description>Cache, TLB and Branch prediction operations broadcast supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>BP_MAINTAIN</Name>
              <Description>Branch Predictor (BP) maintenance operations supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CACHE MAINTENANCE_SW</Name>
              <Description>Set/Way cache maintenance supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CACHE_MAINTENANCE_MVA</Name>
              <Description>MVA cache maintenance supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR0</Name>
          <Description>Instruction Set Attributes Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x02101110</Reset>
          <ID>0,2,0,0</ID>
          <Fields>
            <Field>
              <Name>DIVIDE_INSTR</Name>
              <Description>Integer hardware divide supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>DBG_INSTR</Name>
              <Description>BKPT instruction supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CP_INSTRS</Name>
              <Description>CP14, CP15 and VFPv4 Coprocessor instructions supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CAB_INSTRS</Name>
              <Description>Compare-and-branch instructions CBZ and CBNZ supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>BF_INSTRS</Name>
              <Description>Bit-Field instructions BFC, BFI, SBFX and UBFX supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>BC_INSTRS</Name>
              <Description>Bit count instruction CLZ supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SWAP_INSTRS</Name>
              <Description>Swap instructions SWP and SWPB supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR1</Name>
          <Description>Instruction Set Attributes Register 1</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x13112111</Reset>
          <ID>0,2,0,1</ID>
          <Fields>
            <Field>
              <Name>JAZELLE_INSTRS</Name>
              <Description>Jazelle instructions supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>INTERW_INSTRS</Name>
              <Description>ARM/Thumb interworking instructions supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>IMM_INSTRS</Name>
              <Description>Special immediate-generating instructions supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>ITE_INSTRS</Name>
              <Description>Thumb IT blocks supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>EXTEND_INSTRS</Name>
              <Description>Extend instructions supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>EXCPT2_INSTRS</Name>
              <Description>Exception2-instructions SRS, RFE and CPS supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>EXCPT1_INSTRS</Name>
              <Description>Exception1-instructions LDM(2), LDM(3) and STM(2) supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>ENDIAN_INSTRS</Name>
              <Description>BE8 endian change supported with SETEND</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR2</Name>
          <Description>Instruction Set Attributes Register 2</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x21232041</Reset>
          <ID>0,2,0,2</ID>
          <Fields>
            <Field>
              <Name>REV_INSTRS</Name>
              <Description>Reversal instructions REV, REV16, REVSH and RBIT supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PSR_INSTRS</Name>
              <Description>PSR instructions MRS and MSR and exception return data-processing instructions supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MULT_INSTRS_AU</Name>
              <Description>Long multiply instructions and UMAAL supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MULT_INSTRS_AS</Name>
              <Description>Signed-Multiply instructions and Q flag in PSRs supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MULTIPLY_INSTRS</Name>
              <Description>Multiply instructions MUL, MLA and MLS supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MAI_INSTRS</Name>
              <Description>Multi-access interruptible instructions (MAI) supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MEM_HINT_INSTRS</Name>
              <Description>Memory hint instructions PLD, PLI and PLDW supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>LS_INSTRS</Name>
              <Description>Load and Store instructions LDRD and STRD supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR3</Name>
          <Description>Instruction Set Attributes Register 3</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x11112131</Reset>
          <ID>0,2,0,3</ID>
          <Fields>
            <Field>
              <Name>THUMB2_INSTRS</Name>
              <Description>Thumb-2 Executable Environment Extension instructions supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>TRUE_NOP_INSTR</Name>
              <Description>True no-operation instruction NOP32 supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>THUMB_CPY_INSTRS</Name>
              <Description>Thumb copy instructions MOV(3) and CPY alias supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>TBL_BRANCH_INSTRS</Name>
              <Description>Thumb table branch instruction TBB and TBH supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>EXCLUSIVE_INSTRS</Name>
              <Description>Exclusive Instructions supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SVC_INSTRS</Name>
              <Description>SVC instructions supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SIMD_INSTRS</Name>
              <Description>All SIMD instructions supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SAT_INSTRS</Name>
              <Description>Saturate instructions QADD, QDADD, QDSUB, QSUB and Q flag in PSRs supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR4</Name>
          <Description>Instruction Set Attributes Register 4</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x10011142</Reset>
          <ID>0,2,0,4</ID>
          <Fields>
            <Field>
              <Name>SYNC_PRIMITIVE_INSTRS</Name>
              <Description>Synchronization primitive instructions supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>BARRIER_INSTRS</Name>
              <Description>Barrier instructions DMB, DSB and ISB supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SMC_INSTRS</Name>
              <Description>Secure Monitor Call (SMC) instructions supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>WRITE_BACK_INSTRS</Name>
              <Description>All defined write-back addressing modes supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>WITH_SHIFT_INSTRS</Name>
              <Description>Immediate and register control shifted operations supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>UNPRIVILEGED_INSTRS</Name>
              <Description>Unpriviledges load/store instructions LDRT and STRT supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR5</Name>
          <!--no fields -->
          <Description>Instruction Set Attributes Register 5</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,2,0,5</ID>
        </Register>
        <Register>
          <Name>CCSIDR</Name>
          <Description>Cache Size Identification Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <ID>0,0,1,0</ID>
          <Fields>
            <Field>
              <Name>WT</Name>
              <Description>Write-Through supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WB</Name>
              <Description>Write-Back supported for (0x1) L1 data cache, (0x0) L1 instruction cache</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>RA</Name>
              <Description>Cache read allocation supported</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WA</Name>
              <Description>Write allocation supported for: 1: L1 data cache, 0: L1 instruction cache</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NUM_SETS</Name>
              <Description>Number of cache sets</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>15</BitWidth>
            </Field>
            <Field>
              <Name>ASSOCIATIVITY</Name>
              <Description>Cache associativity. 0x3: 4-way data cache, 0x1: 2-way instruction cache</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>10</BitWidth>
            </Field>
            <Field>
              <Name>LINE_SIZE</Name>
              <Description>Number of words per line.  0x1: eight words per line</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CLIDR</Name>
          <Description>Cache Level ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x0A200023</Reset>
          <ID>0,0,1,1</ID>
          <Fields>
            <Field>
              <Name>LoUU</Name>
              <Description>Level of Unification Uniprocessor</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>LoC</Name>
              <Description>Level of Coherency</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>LoUIS</Name>
              <Description>Level of Unification Inner Shared</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CTYPE_7</Name>
              <Description>Type of Cache implemented at Level 7</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CTYPE_6</Name>
              <Description>Type of Cache implemented at Level 6</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CTYPE_5</Name>
              <Description>Type of Cache implemented at Level 5</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CTYPE_4</Name>
              <Description>Type of Cache implemented at Level 4</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CTYPE_3</Name>
              <Description>Type of Cache implemented at Level 3</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CTYPE_2</Name>
              <Description>Type of Cache implemented at Level 2</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CTYPE_1</Name>
              <Description>Type of Cache implemented at Level 1</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>AIDR</Name>
          <!--no fields-->
          <Description>Auxiliary ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,0,1,7</ID>
        </Register>
        <Register>
          <Name>CSSELR</Name>
          <Description>Cache Size Selection Register</Description>
          <GroupName>Cache</GroupName>
          <Access>RW</Access>
          <ID>0,0,2,0</ID>
          <Fields>
            <Field>
              <Name>LEVEL</Name>
              <Description>Cache level selected</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>InD</Name>
              <Description>Selected Cache. 0x1: instruction cache,  0x0: data cache</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>VPIDR</Name>
          <!--no fields-->
          <Description>Virtualization Processor ID Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>0,0,4,0</ID>
        </Register>
        <Register>
          <Name>VMPIDR</Name>
          <!--no fields-->
          <Description>Virtualization Multiprocessor ID Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>0,0,4,5</ID>
        </Register>

        <!--c1 registers-->
        <Register>
          <Name>SCTLR</Name>
          <Description>System Control Register</Description>
          <GroupName>System</GroupName>
          <Access>RW</Access>
          <Reset>0x00C50078</Reset>
          <ID>1,0,0,0</ID>
          <Fields>
            <Field>
              <Name>TE</Name>
              <Description>Thumb exception enable bit. 0: exceptions including reset are handled in ARM state, 1: exceptions including reset are handled in Thumb state</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>AFE</Name>
              <Description>Access Flag Enable bit. 0: full access permissions behaviour, 1: simplified access permissions behaviour</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TRE</Name>
              <Description>TEX remap enable bit</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EE</Name>
              <Description>Determines the value the CPSR E bit is set to on an exception. 0: set to 0, little-endian, 1: set to 1, big endian</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>UWXN</Name>
              <Description>Regions with unprivileged write permission are forced to be XN for accesses from software executing at PL1</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WXN</Name>
              <Description>Regions with write permissions are forced to be XN</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Location of exception vectors. 0:normal, 1:high</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>Instruction caching at any available cache level enabled</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Branch Predictions enabled</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SW</Name>
              <Description>SWP and SWPB enabled</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Data caching enabled</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Strict alignment fault checking enabled</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>M</Name>
              <Description>MMU enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ACTLR</Name>
          <Description>Auxiliary Control Register</Description>
          <GroupName>System</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,0,0,1</ID>
          <Fields>
            <Field>
              <Name>SDEH</Name>
              <Description>Snoop-delayed Exclusive Handling Enabled</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FMCEA</Name>
              <Description>Disable Branch Dual Issue</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FNCEA</Name>
              <Description>Force NEON/VFP clock enable active</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WSNAT</Name>
              <Description>Write streaming no-allocate threshold</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>DDVM</Name>
              <Description>Write streaming no L1-allocate threshold</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>NCSE</Name>
              <Description>Higher performance Non-Cacheable load forwarding Enabled</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FIOSW</Name>
              <Description>Force in-order requests to the same set and way</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FIOLI</Name>
              <Description>Force in-order load issue</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DL2TLBP</Name>
              <Description>Disable L2 TLB prefetching</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DL2TTWC</Name>
              <Description>Disable L2 translation table walk IPA PA cache</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>L1_PCTL</Name>
              <Description>Disable L2 stage 1 translation table walk cache</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DL2S1TTW</Name>
              <Description>Disable L2 stage 1 translation table walk L2 PA cache</Description>
              <BitOffset>18</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DL2TLBPO</Name>
              <Description>Disable L2 TLB performance optimization</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EFSOADLR</Name>
              <Description>Enable full Strongly-ordered and Device load replay</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FIOIBEU</Name>
              <Description>Force in-order issue in branch execution unit</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F1ILGAPC</Name>
              <Description>Force limit of one instruction group commit/de-allocate per cycle</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FACPW</Name>
              <Description>Flush after CP14, CP15 writes</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FPCPR</Name>
              <Description>Force push of CP14 and CP15 registers</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LT1IPIG</Name>
              <Description>Limit to one instruction per instruction group</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FSAEIG</Name>
              <Description>Force serialization after each instruction group</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DFRO</Name>
              <Description>Disable flag renaming optimization</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FSAEIG</Name>
              <Description>Force serialization after each instruction group</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EWFINOP</Name>
              <Description>Execute WFI instruction as a NOP instruction</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EWFEINOP</Name>
              <Description>Execute WFE instruction as a NOP instruction</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SMP</Name>
              <Description>Receiving of instruction cache, BTB, and TLB maintenance operations Enabled</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EPLDNOP</Name>
              <Description>Execute PLD instructions as a NOP</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DIP</Name>
              <Description>Disable indirect predictor</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DMETB</Name>
              <Description>Disable micro-BTB</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LT1LBDPF</Name>
              <Description>Limit to one loop buffer detect per flush</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DLP</Name>
              <Description>Disable loop buffer</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EIBTB</Name>
              <Description>Enable invalidates of BTB</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CPACR</Name>
          <Description>Coprocessor Access Control Register</Description>
          <GroupName>System</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,0,0,2</ID>
          <Fields>
            <Field>
              <Name>ASEDIS</Name>
              <Description>Disable Advanced SIMD Extension functionality</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP11</Name>
              <Description>Access Permission for Coprocessor 11.  00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP10</Name>
              <Description>Access Permissions for Coprocessor 10.  00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>SCR</Name>
          <Description>Secure Configuration Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,1,0,0</ID>
          <Fields>
            <Field>
              <Name>SIF</Name>
              <Description>Secure state instruction fetches from non-secure memory are not permitted</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>HCE</Name>
              <Description>HVC instruction (Hyp Call) enabled in non-secure PL1 mode</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SCD</Name>
              <Description>Disable Secure Monitor Call (SMC) instructions in non-secure-state</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>nET</Name>
              <Description>Early Termination of Data Operations Disabled</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>AW</Name>
              <Description>Enable modifications to the A bit in the CPSR in the non-secure state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FW</Name>
              <Description>Enable modification of the F bit in the CPSR in the non-secure state</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EA</Name>
              <Description>External abort behaviour for secure and non-secure states  0: branch to abort mode on an external abort exception  1: branch to monitor mode on an external abort exception</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FIQ</Name>
              <Description>Determines FIQ behaviour for secure and non-secure states  0: branch to FIQ mode on an FIQ exception  1: branch to monitor mode on an FIQ exception</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IRQ</Name>
              <Description>Determines the IRQ behaviour for secure and non-secure states  0: branch to FIQ mode on an FIQ excpetion  1: branch to monitor mode on an FIQ exception</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NS</Name>
              <Description>For modes other than Monitor mode, indicates weather the processor is in secure or non-secure state  0: secure state  1: non-secure state</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>SDER</Name>
          <Description>Secure Debug Enable Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <ID>1,1,0,1</ID>
          <Fields>
            <Field>
              <Name>SUNIDEN</Name>
              <Description>Secure user non-invasive debug enable</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SUIDEN</Name>
              <Description>Secure user invasive debug enable</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>NSACR</Name>
          <Description>Non-secure Access Control Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,1,0,2</ID>
          <Fields>
            <Field>
              <Name>NS_SMP</Name>
              <Description>The SMP bit of the Auxilary Control Register ist writeable in non-secure state</Description>
              <BitOffset>18</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NS_L2ERR</Name>
              <Description>A write to L2ECTLR in Non-secure state can modify the value of the L2 internal asynchronous error and AXI asynchronous error bits</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NSASEDIS</Name>
              <Description>Disable Non-secure Advanced SIMD Extension functionality</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP11</Name>
              <Description>Permissions to access coprocessor 11 in the non-secure state. 0: secure access only, 1: secure or non-secure access</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP10</Name>
              <Description>Permissions to access coprocessor 10 in the non-secure state. 0: secure access only, 1: secure or non-secure access</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>HSCTLR</Name>
          <Description>Hyp System Control Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>1,0,4,0</ID>
          <Fields>
            <Field>
              <Name>TE</Name>
              <Description>Thumb Exception Enable. 0: exceptions taken in ARM state, 1: exceptions taken in thumb state</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EE</Name>
              <Description>Exception Endianess. 0: little endian, 1: big endian</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FI</Name>
              <Description>Fast interrupts enabled</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WXN</Name>
              <Description>Hyp translations that permit write are forced to be execute never</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>Instruction caches enabled</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Data and unified caches enabled</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Alignment fault checking enabled</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>M</Name>
              <Description>PL2 stage 1 MMU enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>HACTLR</Name>
          <!--RAZ-->
          <Description>Hyp Auxiliary Configuration Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>1,0,4,1</ID>
        </Register>
        <Register>
          <Name>HCR</Name>
          <Description>Hyp Configuration Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,1,4,0</ID>
          <Fields>
            <Field>
              <Name>TRVM</Name>
              <Description>Trap Read of Virtual Memory Controls</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TGE</Name>
              <Description>Trap General Exceptions</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TVM</Name>
              <Description>Trap Virtual Memory Controls</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TTLB</Name>
              <Description>Trap TLB maintenance instructions</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TPU</Name>
              <Description>Trap Cache maintenance instructions to point of unification</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TPC</Name>
              <Description>Trap Data/Unified cache maintenance operations to point of cohrerency</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TSW</Name>
              <Description>Trap Data/Unified Cache maintenance operations by Set/Way</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TAC</Name>
              <Description>Trap ACTLR accesses</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TIDCP</Name>
              <Description>Trap Implementation Dependent Functionality</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TSC</Name>
              <Description>Trap SMC instruction</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TID3</Name>
              <Description>Trap ID Group 3</Description>
              <BitOffset>18</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TID2</Name>
              <Description>Trap ID Group 2</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TID1</Name>
              <Description>Trap ID Group 1</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TID0</Name>
              <Description>Trap ID Group 0</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TWE</Name>
              <Description>WFE instruction executed in non-secure EL1 or EL0 is trapped to EL2</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TWI</Name>
              <Description>WFI instruction executed in non-secure EL1 or EL0 is trapped to EL2</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DC</Name>
              <Description>Default Cacheable</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>BSU</Name>
              <Description>Barrier Shareability Upgrade</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>FB</Name>
              <Description>Force Broadcast</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>VA</Name>
              <Description>Virtual Asynchroneous Abort exception</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>VI</Name>
              <Description>Virtual IRQ exception</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>VF</Name>
              <Description>Virtual FIQ exception</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>AMO</Name>
              <Description>Asynchroneous abort mask override</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IMO</Name>
              <Description>IRQ Mask Override</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FMO</Name>
              <Description>FIQ Mask Override</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>PTW</Name>
              <Description>Protected Table Walk</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SWIO</Name>
              <Description>Set/Way Invalidation Override</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>VM</Name>
              <Description>Second stage of Translation enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>HDCR</Name>
          <Description>Hyp Debug Control Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000006</Reset>
          <ID>1,1,4,1</ID>
          <Fields>
            <Field>
              <Name>TDRA</Name>
              <Description>Trap Debug ROM Accesses</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TDOSA</Name>
              <Description>Trap Debug OS-releated Register Accesses</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TDA</Name>
              <Description>Trap Debug Accesses</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TDE</Name>
              <Description>Trap Debug Exceptions</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>HPME</Name>
              <Description>Hypervisor Performance Monitor Enable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TPM</Name>
              <Description>Trap Performance Monitor Accesses</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TPMCR</Name>
              <Description>Trap Performance Monitor Control Register Accesses</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>HPMN</Name>
              <Description>Hyp Performance Monitor Count</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>HCPTR</Name>
          <Description>Hyp Coprocessor Trap Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x000033FF</Reset>
          <ID>1,1,4,2</ID>
          <Fields>
            <Field>
              <Name>TCPAC</Name>
              <Description>Trap Coprocessor Access Control Register Accesses</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TASE</Name>
              <Description>Trap Advanced SIMD Extension</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TCP11</Name>
              <Description>Trap valid Non-secure accesses to CP11 to Hyp mode</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TCP10</Name>
              <Description>Trap valid Non-secure accesses to CP10 to Hyp mode</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>HSTR</Name>
          <Description>Hyp System Trap Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,1,4,3</ID>
          <Fields>
            <Field>
              <Name>TTEE</Name>
              <Description>Trap T32EE</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T15</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=15 to Hyp mode</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T13</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=13 to Hyp mode</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T12</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=12 to Hyp mode</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T11</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=11 to Hyp mode</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T10</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=10 to Hyp mode</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T9</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=9 to Hyp mode</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T8</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=8 to Hyp mode</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T7</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=7 to Hyp mode</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T6</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=6 to Hyp mode</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T5</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=5 to Hyp mode</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T3</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=3 to Hyp mode</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T2</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=2 to Hyp mode</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T1</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=1 to Hyp mode</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>T0</Name>
              <Description>Trap valid Non-secure accesses to coprocessor primary register CRn=0 to Hyp mode</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>HACR</Name>
          <!--RAZ-->
          <Description>Hyp Auxiliary Configuration Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>1,1,4,7</ID>
        </Register>

        <!--c2 registers-->
        <Register>
          <Name>TTBR0</Name>
          <!--no fields-->
          <Description>Translation Table Base Register 0</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <ID>2,0,0,0</ID>
        </Register>
        <Register>
          <Name>TTBR1</Name>
          <!--no fields-->
          <Description>Translation Table Base Register 1</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <ID>2,0,0,1</ID>
        </Register>
        <Register>
          <Name>TTBCR</Name>
          <!--no fields-->
          <Description>Translation Table Base Control Register</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>2,0,0,2</ID>
        </Register>
        <Register>
          <Name>HTCR</Name>
          <!-- no fields-->
          <Description>Hyp Translation Control Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>2,0,4,2</ID>
        </Register>
        <Register>
          <Name>VTCR</Name>
          <Description>Virtualization Translation Control Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>2,1,4,2</ID>
          <Fields>
            <Field>
              <Name>PS</Name>
              <Description>Physical Address Size</Description>
              <BitOffset>18</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>TG0</Name>
              <Description>Granule Size for the corresponding TTBR0_ELx</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SHO</Name>
              <Description>Shareability attribute for memory associated with translation table walks using TTBR0</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>ORGN0</Name>
              <Description>Outer cacheability attribute for memory associated with translation table walks using TTBR0</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>IRGN0</Name>
              <Description>Inner cacheability attribute for memory associated with translation table walks using TTBR0</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>SL0</Name>
              <Description>Starting level of the VTCR_EL2 addressed region</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>T0SZ</Name>
              <Description>Size offset of the memory region addressed by TTBR0</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c3 registers-->
        <Register>
          <Name>DACR</Name>
          <Description>Domain Access Control Register</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <ID>3,0,0,0</ID>
          <Fields>
            <Field>
              <Name>D0</Name>
              <Description>Domain 0 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D1</Name>
              <Description>Domain 1 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D2</Name>
              <Description>Domain 2 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D3</Name>
              <Description>Domain 3 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D4</Name>
              <Description>Domain 4 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D5</Name>
              <Description>Domain 5 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D6</Name>
              <Description>Domain 6 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D7</Name>
              <Description>Domain 7 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D8</Name>
              <Description>Domain 8 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D9</Name>
              <Description>Domain 9 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D10</Name>
              <Description>Domain 10 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D11</Name>
              <Description>Domain 11 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D12</Name>
              <Description>Domain 12 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D13</Name>
              <Description>Domain 13 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D14</Name>
              <Description>Domain 14 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D15</Name>
              <Description>Domain 15 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c5 registers-->
        <Register>
          <Name>DFSR</Name>
          <Description>Data Fault Status Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>5,0,0,0</ID>
          <Fields>
            <Field>
              <Name>CM</Name>
              <Description>Abort caused by a cache maintenance operation</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>ExT</Name>
              <Description>External Abort Qualifier. 0: AXI Decode error, 1: AXI Slave error</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WnR</Name>
              <Description>IType of access that caused the abort. 0: read, 1: write</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FS</Name>
              <Description>Bit 4 of the Fault Status field</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LPAE</Name>
              <Description>On taking a Data Abort exception, this bit is set to 0 to indicate use of the Short-descriptor translation table formats</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DOMAIN</Name>
              <Description>The domain (D15-D0) of the fault address</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>FAULT_STATUS</Name>
              <Description>Type of Fault generated</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>IFSR</Name>
          <Description>Instruction Fault Status Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>5,0,0,1</ID>
          <Fields>
            <Field>
              <Name>ExT</Name>
              <Description>External Abort Qualifier. 0: AXI Decode error, 1: AXI Slave error</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FS</Name>
              <Description>Bit 4 of the Fault Status, if the Short-Descriptor Format is Used</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FAULT_STATUS</Name>
              <Description>Type of Fault Generated</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ADFSR</Name>
          <Description>Auxilary Data Fault Status Register</Description>
          <GroupName>Fault Handling</GroupName>
          <ID>5,1,0,0</ID>
          <Fields>
            <Field>
              <Name>VALID</Name>
              <Description>An L1 or L2 ECC double-bit error occurred</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>RAM_ID</Name>
              <Description>The RAM, where the L1 ECC double-bit error occurred in (0x8: L1 Tag RAM, 0x9: L1 Data RAM)</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>7</BitWidth>
            </Field>
            <Field>
              <Name>L2_ERROR</Name>
              <Description>An L2 ECC double-bit error occurred</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>BANK_WAY</Name>
              <Description>Bank or Way of the RAM, the L1 ECC double-bit error occurred in</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>INDEX</Name>
              <Description>Index address of the RAM, the L1 ECC double-bit error occurred in</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>18</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>AIFSR</Name>
          <!--RAZ-->
          <Description>Auxilary Instruction Fault Status Register</Description>
          <GroupName>Fault Handling</GroupName>
          <ID>5,1,0,1</ID>
        </Register>
        <Register>
          <Name>HADFSR</Name>
          <Description>Hyp Auxiliary Data Fault Status Syndrome Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <ID>5,1,4,0</ID>
          <Fields>
            <Field>
              <Name>VALID</Name>
              <Description>An L1 or L2 ECC double-bit error occurred</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>RAM_ID</Name>
              <Description>The RAM, where the L1 ECC double-bit error occurred in (0x8: L1 Tag RAM, 0x9: L1 Data RAM)</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>7</BitWidth>
            </Field>
            <Field>
              <Name>L2_ERROR</Name>
              <Description>An L2 ECC double-bit error occurred</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>BANK_WAY</Name>
              <Description>Bank or Way of the RAM, the L1 ECC double-bit error occurred in</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>INDEX</Name>
              <Description>Index address of the RAM, the L1 ECC double-bit error occurred in</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>18</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>HAIFSR</Name>
          <!--RAZ-->
          <Description>Hyp Auxiliary Instruction Fault Status Syndrome Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <ID>5,1,4,1</ID>
        </Register>
        <Register>
          <Name>HSR</Name>
          <!--no fields-->
          <Description>Hyp Syndrome Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
	   <Access>RW</Access>
          <ID>5,2,4,0</ID>
          <Fields>
            <Field>
              <Name>EC</Name>
              <Description>Exception Class</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IL</Name>
              <Description>Size of instruction that has been trapped to Hyp mode</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>ISS</Name>
              <Description>Instruction-specific Syndrome</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>25</BitWidth>
            </Field>
           </Fields>
        </Register>
      
        <!--c6 registers-->
        <Register>
          <Name>DFAR</Name>
          <!--no fields-->
          <Description>Data Fault Address Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>6,0,0,0</ID>
        </Register>
        <Register>
          <Name>IFAR</Name>
          <!--no fields-->
          <Description>Instruction Fault Address Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>6,0,0,2</ID>
        </Register>
        <Register>
          <Name>HDFAR</Name>
          <!--no fields-->
          <Description>Hyp Data Fault Address Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>6,0,4,0</ID>
        </Register>
        <Register>
          <Name>HIFAR</Name>
          <!--no fields-->
          <Description>Hyp Instruction Fault Address Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>6,0,4,2</ID>
        </Register>
        <Register>
          <Name>HPFAR</Name>
          <Description>Hyp IPA Fault Address Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>6,0,4,4</ID>
          <Fields>
            <Field>
              <Name>FIPA</Name>
              <Description>Bits [39:12] of the faulting intermediate physical address</Description>
              <BitOffset>39</BitOffset>
              <BitWidth>12</BitWidth>
            </Field>
           </Fields>
        </Register>

       <!--c7 Registers-->
        <Register>
          <Name>NOP</Name>
          <!--no fields-->
          <Description>None</Description>
          <GroupName>Misc</GroupName>
          <Access>WO</Access>
          <ID>7,0,0,4</ID>
        </Register>
        <Register>
          <Name>ICIALLUIS</Name>
          <!--no fields-->
          <Description>Cache Operations Register: Invalidate entire instruction cache inner shareable</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,1,0,0</ID>
        </Register>
        <Register>
          <Name>BPIALLIS</Name>
          <!--no fields-->
          <Description>Cache Operations Register: Invalidate entire branch predictor array inner sharable</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,1,0,6</ID>
        </Register>
        <Register>
          <Name>PAR</Name>
          <!-- no fields-->
          <Description>Physical Address Register</Description>
          <GroupName>Address Translation</GroupName>
          <Access>RW</Access>
          <ID>7,4,0,0</ID>
        </Register>
        <Register>
          <Name>ICIALLU</Name>
          <!--no fields-->
          <Description>Cache Operations Register: invalidate all instruction caches to Point of Unification (PoU)</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,5,0,0</ID>
        </Register>
       <Register>
         <Name>ICIMVAU</Name> <!--no fields-->
         <Description>Invalidate instruction cache line by MVA to Point of Unification (PoU)</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,5,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
       </Register>
        <Register>
          <Name>ISB</Name>
          <!--no fields-->
          <Description>Instruction Synchronization Barrier</Description>
          <GroupName>Misc</GroupName>
          <Access>WO</Access>
          <ID>7,5,0,4</ID>
        </Register>
        <Register>
          <Name>BPIALL</Name>
          <!--no fields-->
          <Description>Cache Operations Register: invalidate entire branch predictor array</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,5,0,6</ID>
        </Register>
       <Register>
         <Name>BPIMVA</Name> <!--no fields-->
         <Description>Invalidate Virtual Address (VA) from branch predictor array</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,5,0,7</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
       </Register>
       <Register>
         <Name>DCIMVAC</Name> <!--no fields-->
         <Description>Invalidate data cache line to Point of Coherency by MVA</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,6,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
       </Register>
       <Register>
         <Name>DCISW</Name> <!--no fields-->
         <Description>Invalidate data cache line by Set/Way</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,6,0,2</ID>
         <Fields>
           <Field>
               <Name>WAY</Name>
               <Description>Cache way to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>     
           <Field>
               <Name>SET</Name>
               <Description>Cache set to invalidate or clean</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>9</BitWidth>
            </Field>
	   </Fields>
       </Register>
        <Register>
          <Name>ATS1CPR</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stage 1 current state EL1 read</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,0</ID>
        </Register>
        <Register>
          <Name>ATS1CPW</Name>
          <!--no fields-->
          <Description>Address Translation Operations: State 1 current state EL1 write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,1</ID>
        </Register>
        <Register>
          <Name>ATS1CUR</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stage 1 current state unpriviledged read</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,2</ID>
        </Register>
        <Register>
          <Name>ATS1CUW</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stage 1 current state unpriviledged write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,3</ID>
        </Register>
        <Register>
          <Name>ATS12NSOPR</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stages 1 and 2 Non-secure EL1 read</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,4</ID>
        </Register>
        <Register>
          <Name>ATS12NSOPW</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stages 1 and 2 non-secure EL1 write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,5</ID>
        </Register>
        <Register>
          <Name>ATS12NSOUR</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stages 1 and 2 non-secure unpriviledged read</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,6</ID>
        </Register>
        <Register>
          <Name>ATS12NSOUW</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stages 1 and 2 non-secure unpriviledged write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,7</ID>
        </Register>
               <Register>
         <Name>DCCMVAC</Name> <!--no fields-->
         <Description>Clean Data cache line to Point of Coherency by MVA</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,10,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
       </Register>
       <Register>
         <Name>DCCSW</Name> <!--no fields-->
         <Description>Clean data cache line by Set/Way</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,10,0,2</ID>
         <Fields>
           <Field>
               <Name>WAY</Name>
               <Description>Cache way to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>     
           <Field>
               <Name>SET</Name>
               <Description>Cache set to invalidate or clean</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>9</BitWidth>
            </Field>
	   </Fields>
       </Register>
       <Register>
         <Name>DSB</Name> <!--no fields-->
         <Description>Data Synchronization Barrier</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,10,0,4</ID>
       </Register>
       <Register>
         <Name>DMB</Name> <!--no fields-->
         <Description>Data Memory Barrier</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,10,0,5</ID>
       </Register>
       <Register>
         <Name>DCCMVAU</Name> <!--no fields-->
         <Description>Clean data cache line by MVA to Point of Unification (PoU)</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,11,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
       </Register>
       <Register>
         <Name>DCCIMVAC</Name> <!--no fields-->
         <Description>Clean and invalidate data cache line by MVA to Point of Unifciation (PoU)</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,14,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
       </Register>
       <Register>
         <Name>DCCISW</Name> <!--no fields-->
         <Description>Clean and invalidate data cache line by Set/Way</Description>
         <GroupName>Cache</GroupName>
         <Access>WO</Access>
         <ID>7,14,0,2</ID>
         <Fields>
           <Field>
               <Name>WAY</Name>
               <Description>Cache way to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>     
           <Field>
               <Name>SET</Name>
               <Description>Cache set to invalidate or clean</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>9</BitWidth>
            </Field>
	   </Fields>
       </Register>
        <Register>
          <Name>ATS1HR</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stage 1 Hyp Mode Read</Description>
          <GroupName>Address Translation</GroupName>
          <Access>RO</Access>
          <ID>7,8,4,0</ID>
        </Register>
        <Register>
          <Name>ATS1HW</Name>
          <!--no fields-->
          <Description>Address Translation Operations: Stage 1 Hyp Mode Write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>RO</Access>
          <ID>7,8,4,1</ID>
        </Register>

        <!--c8 Registers-->
        <Register>
          <Name>TLBIALLIS</Name>
          <!--no fields-->
          <Description>Invalidate entire unified TLB Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,3,0,0</ID>
        </Register>
        <Register>
          <Name>TLBIMVAIS</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,3,0,1</ID>
        </Register>
        <Register>
          <Name>TLBIASIDIS</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,3,0,2</ID>
        </Register>
        <Register>
          <Name>TLBIMVAAIS</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,3,0,3</ID>
        </Register>
        <Register>
          <Name>ITLBIALL</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,5,0,0</ID>
        </Register>
        <Register>
          <Name>ITLBIMVA</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,5,0,1</ID>
        </Register>
        <Register>
          <Name>ITLBIASID</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,5,0,2</ID>
        </Register>
        <Register>
          <Name>DTLBIALL</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,6,0,0</ID>
        </Register>
        <Register>
          <Name>DTLBIMVA</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,6,0,1</ID>
        </Register>
       <Register>
          <Name>DTLBIASID</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by VA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,6,0,2</ID>
        </Register>
        <Register>
          <Name>TLBIALL</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalifate entire unified TLB</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,0,0</ID>
        </Register>
        <Register>
          <Name>TLBIMVA</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate Unified TLB by VA</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,0,1</ID>
        </Register>
        <Register>
          <Name>TLBIASID</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate TLB entries by ASID match</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,0,2</ID>
        </Register>
        <Register>
          <Name>TLBIMVAA</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate TLB entries by VA All ASID</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,0,3</ID>
        </Register>
        <Register>
          <Name>TLBIALLHIS</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate TLB entries by VA All ASID</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,3,4,0</ID>
        </Register>
        <Register>
          <Name>TLBIMVAHIS</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate TLB entries by VA All ASID</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,3,4,1</ID>
        </Register>
        <Register>
          <Name>TLBIALLNSNHIS</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate TLB entries by VA All ASID</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,3,4,4</ID>
        </Register>
        <Register>
          <Name>TLBIALLH</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate TLB entries by VA All ASID</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,4,0</ID>
        </Register>
        <Register>
          <Name>TLBIMVAH</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate TLB entries by VA All ASID</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,4,1</ID>
        </Register>
        <Register>
          <Name>TLBIALLNSNH</Name>
          <!--no fields-->
          <Description>Table Maintenance Operations: Invalidate TLB entries by VA All ASID</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,4,4</ID>
        </Register>

        <!--c9 Registers-->
        <Register>
          <Name>PMCR</Name>
          <Description>Performance Monitor Control Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <Reset>0x410F3000</Reset>
          <ID>9,12,0,0</ID>
          <Fields>
            <Field>
              <Name>IMP</Name>
              <Description>Implementor Code. 0x41: arm</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>ID_CODE</Name>
              <Description>Identification Code</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Number of Counters Implemented</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>DP</Name>
              <Description>Disable Cycle Counter PMCCNTR in prohibited regions</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>X</Name>
              <Description>Export of the events from the event bus to an external monitoring block enabled</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>D</Name>
              <Description>Cycle Count Divider. 0: count every clock cycle when enabled. 1: count every 64th clock cycle when enabled.</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Cycle Counter Reset</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P</Name>
              <Description>Reset all Performance Counters, including PMCCNTR</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Enable All Counters including PMCCNTR</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMNCNTENSET</Name>
          <Description>Count Enable Set Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,12,0,1</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description>Cycle Counter Enabled</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description>Counter 1 Enabled</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description>Counter 0 Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMNCNTENCLR</Name>
          <Description>Count Enable Clear Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,12,0,2</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description>PMCCNTR overflow interrupt clear bit</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description>Clear interrupt request on PMC1 overflow</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description>Clear interrupt request on PMC0 overflow</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMOVSR</Name>
          <Description>Overflow Flag Status Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,12,0,3</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description >Cycle Counter Overflow Flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description>Counter 1 Overflow Flag</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description>Counter 0 Overflow Flag</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMSWINC</Name>
          <Description>Software Increment Register</Description>
          <GroupName>PMU</GroupName>
          <Access>WO</Access>
          <ID>9,12,0,4</ID>
          <Fields>
            <Field>
              <Name>P1</Name>
              <Description >Increment Counter 1</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description>Increment Counter 0</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMSELR</Name>
          <Description>Performance Counter Selection Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,12,0,5</ID>
          <Fields>
            <Field>
              <Name>SEL</Name>
              <Description >Counter select. 0: select counter 0, 1: select counter 1, b11111: access the Cycle Count Filter Control Register.</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMCEID0</Name>
          <Description>Common Event Identification Register 0</Description>
          <GroupName>PMU</GroupName>
          <Access>RO</Access>
          <Reset>0x3FFF0F3F</Reset>
          <ID>9,12,0,6</ID>
          <Fields>
            <Field>
              <Name>Event 0x1D</Name>
              <Description >Bus Cycle</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x1C</Name>
              <Description >Write to translation table base</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x1B</Name>
              <Description >Instruction speculatively executed</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x1A</Name>
              <Description >Local Memory Error</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x19</Name>
              <Description >Bus Access</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x18</Name>
              <Description >Level 2 data cache write-back</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x17</Name>
              <Description >Level 2 data cache refill</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x16</Name>
              <Description >Level 1 data cache write-back</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x15</Name>
              <Description >Level 1 instruction cache access</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x14</Name>
              <Description >Data memory access</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x13</Name>
              <Description >Predictable branch speculatively executed</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x12</Name>
              <Description >Cycle</Description>
              <BitOffset>18</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x11</Name>
              <Description >Mispredicted or not predicted branch speculatively executed</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x10</Name>
              <Description >Unaligned Load or Store</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x0F</Name>
              <Description >Precedure Return</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x0E</Name>
              <Description >Bus Cycle</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x0D</Name>
              <Description >Immediate Branch</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x0C</Name>
              <Description >Software change of the PC</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x0B</Name>
              <Description >Write to CONTEXTIDR</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x0A</Name>
              <Description >Exception return</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x09</Name>
              <Description >Exception taken</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x08</Name>
              <Description >Instruction architecturally executed</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x07</Name>
              <Description >Store</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x06</Name>
              <Description >Load</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x05</Name>
              <Description >Level 1 data TLB refill</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x04</Name>
              <Description >Level 1 data cache access</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x03</Name>
              <Description >Level 1 data cache refill</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x02</Name>
              <Description >Level 1 Instruction TLB refill</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x01</Name>
              <Description >Level 1 Instruction Cache refill</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Event 0x00</Name>
              <Description >Software Increment</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMCEID1</Name>
          <!--no fields-->
          <Description>Common Event Identification Register 1</Description>
          <GroupName>PMU</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>9,12,0,7</ID>
        </Register>
        <Register>
          <Name>PMCCNTR</Name>
          <!--no fields-->
          <Description>Cycle Count Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,13,0,0</ID>
        </Register>
        <Register>
          <Name>PMXEVTYPER</Name>
          <GroupName>PMU</GroupName>
          <Description>Event Type Select Register</Description>
          <Access>RW</Access>
          <ID>9,13,0,1</ID>
          <Fields>
            <Field>
              <Name>SEL</Name>
              <Description >Selected Event Specificator</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMXEVCNTR</Name>
          <!--no fields-->
          <Description>Event Count Register. Counts instances of an event selected by PMXEVTYPER</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,13,0,2</ID>
        </Register>
        <Register>
          <Name>PMUSERENR</Name>
          <Description>User Enable Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>9,14,0,0</ID>
          <Fields>
            <Field>
              <Name>EN</Name>
              <Description >User mode enable bit.</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMINTENSET</Name>
          <Description>Interrupt Enable Set Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,14,0,1</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description >PMCCNTR overflow interrupt request enable.</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description >PMC1 overflow interrupt request enable.</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description >PMC0 overflow interrupt request enable.</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMINTENCLR</Name>
          <Description>Interrupt Enable Clear Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,14,0,2</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description >PMCCNTR overflow interrupt clear bit.</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description >Clear interrupt request on PMC1 overflow.</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description >Clear interrupt request on PMC0 overflow.</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMOVSSET</Name>
          <Description>Performance Monitor Overflow Flag Status Set Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,14,0,3</ID>
          <Fields>
            <Field>
              <Name>P</Name>
              <Description >Mode/State Configuration P Bit</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>U</Name>
              <Description >Mode/State Configuration U Bit</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NSK</Name>
              <Description >Mode/State Configuration NSK Bit</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NSU</Name>
              <Description >Mode/State Configuration NSU Bit</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>

        <Register>
          <Name>L2CTLR</Name>
          <Description>L2 Cache Control Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>9,0,1,2</ID>
          <Fields>
             <Field>
              <Name>L2RSTDISABLE</Name>
              <Description >L2 valid RAM contents are not reset by hardware</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>NUM_PROCS</Name>
              <Description >Number of Processors</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>IRQ_CONTROLLER</Name>
              <Description >Interrupt Controller present</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>ECC_PARITY_ENABLE</Name>
              <Description >ECC and parity enabled </Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TAG_RAM_SLICE</Name>
              <Description >L2 tag RAM slice</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DATA_RAM_SLICE</Name>
              <Description >L2 data RAM slice</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TAG_RAM_SETUP</Name>
              <Description >L2 tag RAM setup</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TAG_RAM_LATENCY</Name>
              <Description >L2 tag RAM latency</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DATA_RAM_SETUP</Name>
              <Description >L2 data RAM setup (0: 0 cycle, 1: 1 cycle)</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DRAM_LATENCY</Name>
              <Description >L2 Data RAM latency. 0: 2 cycles, 1: 3 cycles</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>

        <Register>
          <Name>L2ECTLR</Name>
          <Description>L2 Extended Control Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>9,0,1,3</ID>
          <Fields>
            <Field>
              <Name>L2_INTERNAL_ERR</Name>
              <Description >L2 internal asynchronous error has occurred</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>AXI_ASYNC_ERR</Name>
              <Description >AXI asynchronous error has occurred</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c10 Registers-->
        <Register>
          <Name>PRRR</Name>
          <Description>Primary Region Remap Register</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <Reset>0x00098AA4</Reset>
          <ID>10,2,0,0</ID>
          <Fields>
            <Field>
               <Name>NOS7</Name>
               <Description >Tex[0]=7 memory region is (0) outer or (1) inner shareable</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NOS6</Name>
               <Description >Tex[0]=7 memory region is (0) outer or (1) inner shareable</Description>
               <BitOffset>30</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NOS5</Name>
               <Description >Tex[0]=7 memory region is (0) outer or (1) inner shareable</Description>
               <BitOffset>29</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NOS4</Name>
               <Description >Tex[0]=7 memory region is (0) outer or (1) inner shareable</Description>
               <BitOffset>28</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NOS3</Name>
               <Description >Tex[0]=7 memory region is (0) outer or (1) inner shareable</Description>
               <BitOffset>27</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NOS2</Name>
               <Description >Tex[0]=7 memory region is (0) outer or (1) inner shareable</Description>
               <BitOffset>26</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NOS1</Name>
               <Description >Tex[0]=7 memory region is (0) outer or (1) inner shareable</Description>
               <BitOffset>25</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NOS0</Name>
               <Description >Tex[0]=7 memory region is (0) outer or (1) inner shareable</Description>
               <BitOffset>24</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NS1</Name>
               <Description >Mapping of S=1 attribute for normal memory</Description>
               <BitOffset>19</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NS0</Name>
               <Description >Mapping of S=1 attribute for normal memory</Description>
               <BitOffset>18</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>DS1</Name>
               <Description >Mapping of S=1 attribute for device memory</Description>
               <BitOffset>17</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>DS0</Name>
               <Description >Mapping of S=0 attribute for device memory</Description>
               <BitOffset>16</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>TR7</Name>
               <Description >Primary TEX mapping for memory attributes 7</Description>
               <BitOffset>15</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR6</Name>
               <Description >Primary TEX mapping for memory attributes 6</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR5</Name>
               <Description >Primary TEX mapping for memory attributes 5</Description>
               <BitOffset>11</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR4</Name>
               <Description >Primary TEX mapping for memory attributes 4</Description>
               <BitOffset>9</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR3</Name>
               <Description >Primary TEX mapping for memory attributes 3</Description>
               <BitOffset>7</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR2</Name>
               <Description >Primary TEX mapping for memory attributes 2</Description>
               <BitOffset>5</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR1</Name>
               <Description >Primary TEX mapping for memory attributes 1</Description>
               <BitOffset>3</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR0</Name>
               <Description >Primary TEX mapping for memory attributes 0</Description>
               <BitOffset>1</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
         </Fields>
        </Register>
        <Register>
          <Name>MAIR0</Name>
          <Description>Memory Attribute Indirection Register 0</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <Reset>0x00098AA4</Reset>
          <ID>10,2,0,0</ID>
          <Fields>
            <Field>
               <Name>ATTR_3</Name>
               <Description >Memory Attribute Encoding Field 3</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>8</BitWidth>
            </Field>
            <Field>
               <Name>ATTR_2</Name>
               <Description >Memory Attribute Encoding Field 2</Description>
               <BitOffset>23</BitOffset>
               <BitWidth>8</BitWidth>
            </Field>
            <Field>
               <Name>ATTR_1</Name>
               <Description >Memory Attribute Encoding Field 1</Description>
               <BitOffset>15</BitOffset>
               <BitWidth>8</BitWidth>
            </Field>
            <Field>
               <Name>ATTR_0</Name>
               <Description >Memory Attribute Encoding Field 0</Description>
               <BitOffset>7</BitOffset>
               <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>NMRR</Name>
          <!--no fields-->
          <Description>Normal Memory Remap Register</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <Reset>0x44E048E0</Reset>
          <ID>10,2,0,1</ID>
	   <Fields>
            <Field>
               <Name>OR7</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR6</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>29</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR5</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>27</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR4</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>25</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR3</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>23</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR2</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>21</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR1</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>19</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR0</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>17</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR7</Name>
               <Description >Inner Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>15</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR6</Name>
               <Description >Inner Cacheable property mapping for memory attributes 6</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR5</Name>
               <Description >Inner Cacheable property mapping for memory attributes 5</Description>
               <BitOffset>11</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR4</Name>
               <Description >Inner Cacheable property mapping for memory attributes 4</Description>
               <BitOffset>9</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR3</Name>
               <Description >Inner Cacheable property mapping for memory attributes 3</Description>
               <BitOffset>7</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR2</Name>
               <Description >Inner Cacheable property mapping for memory attributes 2</Description>
               <BitOffset>5</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR1</Name>
               <Description >Inner Cacheable property mapping for memory attributes 1</Description>
               <BitOffset>3</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR0</Name>
               <Description >Inner Cacheable property mapping for memory attributes 0</Description>
               <BitOffset>1</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MAIR1</Name>
          <Description>Memory Attribute Indirection Register 1</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <Reset>0x44E048E0</Reset>
          <ID>10,2,0,1</ID>
          <Fields>
            <Field>
               <Name>ATTR_7</Name>
               <Description >Memory Attribute Encoding Field 7</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>8</BitWidth>
            </Field>
            <Field>
               <Name>ATTR_6</Name>
               <Description >Memory Attribute Encoding Field 6</Description>
               <BitOffset>23</BitOffset>
               <BitWidth>8</BitWidth>
            </Field>
            <Field>
               <Name>ATTR_5</Name>
               <Description >Memory Attribute Encoding Field 5</Description>
               <BitOffset>15</BitOffset>
               <BitWidth>8</BitWidth>
            </Field>
            <Field>
               <Name>ATTR_4</Name>
               <Description >Memory Attribute Encoding Field 4</Description>
               <BitOffset>7</BitOffset>
               <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>AMAIR0</Name>
          <!--RAZ-->
          <Description>Auxiliary Memory Attribute Indirection Register 0</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>10,3,0,0</ID>
        </Register>
        <Register>
          <Name>AMAIR1</Name>
          <!--RAZs-->
          <Description>Auxiliary Memory Attribute Indirection Register 1</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>10,3,0,1</ID>
        </Register>
        <Register>
          <Name>HMAIR0</Name>
          <!--RAZ-->
          <Description>Hyp Memory Attribute Indirection Register 0</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>10,2,4,0</ID>
        </Register>
        <Register>
          <Name>HMAIR1</Name>
          <!--RAZ-->
          <Description>Hyp Memory Attribute Indirection Register 1</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>10,2,4,1</ID>
        </Register>
        <Register>
          <Name>HAMAIR0</Name>
          <!--RAZ-->
          <Description>Hyp Auxiliary Memory Attribute Indirection Register 0</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>10,3,4,0</ID>
        </Register>
        <Register>
          <Name>HAMAIR1</Name>
          <!--RAZ-->
          <Description>Hyp Auxiliary Memory Attribute Indirection Register 1</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>10,3,4,1</ID>
        </Register>

        <!--NO c11 registers-->

        <!--c12 registers-->
        <Register>
          <Name>VBAR</Name>
          <Description>Vector Base Address Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>12,0,0,0</ID>
          <Fields>
            <Field>
              <Name>VECT_BASE_ADDR</Name>
              <Description>The base address of the normal exception vectors</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>27</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MVBAR</Name>
          <Description>Monitor Vector Base Address Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <ID>12,0,0,1</ID>
          <Fields>
            <Field>
              <Name>MONITOR_VBA</Name>
              <Description>The base address of the exception vectors for exceptions that are handled in monitor mode</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>27</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ISR</Name>
          <Description>Interrupt Status Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RO</Access>
          <ID>12,1,0,0</ID>
          <Fields>
            <Field>
              <Name>A</Name>
              <Description>External abort pending</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>Interrupt pending</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>Fast interrupt pending</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>HVBAR</Name>
          <Description>Hyp Vector Base Address Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RW</Access>
          <ID>12,0,4,0</ID>
          <Fields>
            <Field>
              <Name>VECT_BASE_ADDR</Name>
              <Description>Vector Base Address</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>27</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c13  registers-->
        <Register>
          <Name>FCSEIDR</Name>
          <!--RAZ-->
          <Description>Fast Context Switch Extension Not Implemented</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>13,0,0,0</ID>
        </Register>
        <Register>
          <Name>CONTEXTIDR</Name>
          <Description>Context ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RW</Access>
          <ID>13,0,0,1</ID>
          <Fields>
            <Field>
              <Name>PROCID</Name>
              <Description>Processor Identifier</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>24</BitWidth>
            </Field>
            <Field>
              <Name>ASID</Name>
              <Description>Address Space Identifier</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>TPIDRURW</Name>
          <!--no fields-->
          <Description>Software Thread ID Register 1</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RW</Access>
          <ID>13,0,0,2</ID>
        </Register>
        <Register>
          <Name>TPIDRURO</Name>
          <!--no fields-->
          <Description>Software Thread ID Register 2</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <ID>13,0,0,3</ID>
        </Register>
        <Register>
          <Name>TPIDRPRW</Name>
          <!--no fields-->
          <Description>Software Thread ID Register 3</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RW</Access>
          <ID>13,0,0,4</ID>
        </Register>
        <Register>
          <Name>HTPIDR</Name>
          <!--no fields-->
          <Description>Hyp Software Thread ID Register</Description>
          <GroupName>Virtualization Extensions</GroupName>
          <Access>RO</Access>
          <ID>13,0,4,2</ID>
        </Register>

        <!--c14 registers (Sys Timer)-->
	 <Register>
          <Name>CNTFRQ</Name>
          <!--no fields-->
          <Description>Frequency Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RW</Access>
          <ID>14,0,0,0</ID>
        </Register>
        <Register>
          <Name>CNTPCT</Name>
          <GroupName>Generic Timer</GroupName>
          <!--no fields-->
          <Description>Physical Count Register</Description>
	 <Size>64</Size>
          <Access>RO</Access>
          <ID>14,14,0,0</ID>
        </Register>
        <Register>
          <Name>CNTKCTL</Name>
          <!--no fields-->
          <Description>Non-secure PL1 Control Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <ID>14,1,0,0</ID>
        </Register>
        <Register>
          <Name>CNTP_TVAL</Name>
          <!--no fields-->
          <Description>PL1 Physical Timer Value Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <ID>14,2,0,0</ID>
        </Register>
        <Register>
          <Name>CNTP_CTL</Name>
          <!--no fields-->
          <Description>PL1 Physical Timer Control Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>14,2,0,1</ID>
        </Register>
        <Register>
          <Name>CNTV_TVAL</Name>
          <!--no fields-->
          <Description>PL1 Virtual Timer Value Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <ID>14,3,0,0</ID>
        </Register>
        <Register>
          <Name>CNTV_CTL</Name>
          <!--no fields-->
          <Description>PL1 Virtual Timer Control Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <ID>14,3,0,1</ID>
        </Register>
        <Register>
          <Name>CNTVCT</Name>
          <!--no fields-->
          <Description>PL1 Virtual Count Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <Size>64</Size>
          <ID>14,14,1,0</ID>
        </Register>
        <Register>
          <Name>CNTP_CVAL</Name>
          <!--no fields-->
          <Description>PL1 Physical Compare Value Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <Size>64</Size>
          <ID>14,14,2,0</ID>
        </Register>
        <Register>
          <Name>CNTV_CVAL</Name>
          <!--no fields-->
          <Description>PL1 Virtual Compare Value Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <Size>64</Size>
          <ID>14,14,3,0</ID>
        </Register>
        <Register>
          <Name>CNTVOFF</Name>
          <!--no fields-->
          <Description>PL1 Virtual Offset Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <Size>64</Size>
          <ID>14,14,4,0</ID>
        </Register>
        <Register>
          <Name>CNTHCTL</Name>
          <!--no fields-->
          <Description>PL1 non-secure PL2 Control Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <ID>14,1,4,0</ID>
        </Register>
        <Register>
          <Name>CNTHP_TVAL</Name>
          <!--no fields-->
          <Description>Non-secure PL2 Physical Timer Value Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <ID>14,2,4,0</ID>
        </Register>
        <Register>
          <Name>CNTHP_CTL</Name>
          <!--no fields-->
          <Description>Non-secure PL2 Physical Timer Control Register</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <ID>14,2,4,1</ID>
        </Register>
        <Register>
          <Name>CNTHP_CVAL</Name>
          <!--no fields-->
          <Size>64</Size>
          <Description>Non-secure PL2 Physical Compare Value</Description>
          <GroupName>Generic Timer</GroupName>
          <Access>RO</Access>
          <ID>14,14,6,0</ID>
        </Register>

        <!--c15  registers-->
        <Register>
          <Name>IL1DATA0</Name>
          <!--no fields-->
          <Description>Instruction L1 Cache Data 0 Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <ID>15,0,0,0</ID>
        </Register>
        <Register>
          <Name>IL1DATA1</Name>
          <!--no fields-->
          <Description>Instruction L1 Cache Data 1 Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <ID>15,0,0,1</ID>
        </Register>
        <Register>
          <Name>IL1DATA2</Name>
          <!--no fields-->
          <Description>Instruction L1 Cache Data 2 Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <ID>15,0,0,2</ID>
        </Register>
        <Register>
          <Name>DL1DATA0</Name>
          <!--no fields-->
          <Description>Data L1 Cache Data 0 Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <ID>15,1,0,0</ID>
        </Register>
        <Register>
          <Name>DL1DATA1</Name>
          <!--no fields-->
          <Description>Data L1 Cache Data 1 Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <ID>15,1,0,1</ID>
        </Register>
        <Register>
          <Name>DL1DATA2</Name>
          <!--no fields-->
          <Description>Data L1 Cache Data 2 Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <ID>15,1,0,2</ID>
        </Register>
        <Register>
          <Name>DL1DATA3</Name>
          <!--no fields-->
          <Description>Data L1 Cache Data 3 Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <ID>15,1,0,3</ID>
        </Register>
        <Register>
          <Name>RAMINDEX</Name>
          <!--no fields-->
          <Description>RAM Index Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>WO</Access>
          <ID>15,4,0,0</ID>
          <Fields>
            <Field>
              <Name>RAMID</Name>
              <Description>ID of the RAM to be accessed</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>WAY</Name>
              <Description>Way of the RAM to be accessed</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>INDEX</Name>
              <Description>Index Address of the RAM to be accessed</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>18</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>L2ACTLR</Name>
          <!--no fields-->
          <Description>L2 Cache Auxiliary Control Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>15,0,1,0</ID>
          <Fields>
            <Field>
              <Name>FL2TBCEA</Name>
              <Description>Force L2 tag bank clock enable active</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FL2LCEA</Name>
              <Description>Force L2 logic clock enable active</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EL2GTRCG</Name>
              <Description>Enable L2, GIC, and Timer regional clock gates</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>ERTSIATB</Name>
              <Description>Enable replay threshold single issue - all tag banks</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>ERTSICTB</Name>
              <Description>Enable replay threshold single issue - current tag banks</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>ECPUWFIRM</Name>
              <Description>Enable CPU WFI retention mode</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>11</BitWidth>
            </Field>
            <Field>
              <Name>EUCEWD</Name>
              <Description>Enable UniqueClean evictions with data</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DSCDT</Name>
              <Description>Disable SharedClean data transfers</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DMOWWE</Name>
              <Description>Disable multiple outstanding WriteClean,WriteBack,Evicts using the same AWID</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DDSB</Name>
              <Description>Disable Data Synchronization Barrier (DSB) with no Distributed Virtual Memory (DVM) synchronization</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DNSDAR</Name>
              <Description>Disable Non-secure debug array read</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DDVMMB</Name>
              <Description>Disable DVM/CMO message broadcast</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EHDT</Name>
              <Description>Enable hazard detect timeout</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DSTFM</Name>
              <Description>Disable shareable transactions from master</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DWUTFM</Name>
              <Description>Disable WriteUnique and WriteLineUnique transactions from master</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DCEPTE</Name>
              <Description>Disable clean/evict push to external</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LT1RPTB</Name>
              <Description>Limit to one request per tag bank</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EARTT</Name>
              <Description>Enable arbitration replay threshold timeout</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DPF</Name>
              <Description>Disable prefetch forwarding</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>L2PFR</Name>
          <!--no fields-->
          <Description>L2 Cache Prefetch Control Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <Reset>0x000009B0</Reset>
          <ID>15,0,1,3</ID>
          <Fields>
            <Field>
              <Name>DDTLSPR</Name>
              <Description>Disable dynamic throttling of load/store prefetch requests</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EPRRUT</Name>
              <Description>Enable prefetch requests from ReadUnique transactions</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DTWDAP</Name>
              <Description>Disable table walk descriptor access prefetch</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>L2IFPD</Name>
              <Description>L2 instruction fetch prefetch distance</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>L2LSDPD</Name>
              <Description>L2 load/store data prefetch distance</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ACTLR2</Name>
          <!--no fields-->
          <Description>Auxiliary Control Register 2</Description>
          <GroupName>Impl. Defined</GroupName>
          <Reset>0x00000000</Reset>
          <Access>RW</Access>
          <ID>15,0,1,4</ID>
          <Fields>
            <Field>
              <Name>ECURCG</Name>
              <Description>Enable CPU regional clock gates</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EDCCI</Name>
              <Description>Execute data cache clean as data cache clean/invalidate</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CBAR</Name>
          <!--no fields-->
          <Description>Configuration Base Address Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,0,4,0</ID>
          <Fields>
            <Field>
              <Name>PERIPH_BASE_1</Name>
              <Description>physical base address of the memory-mapped Interrupt Controller registers Field 1</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>17</BitWidth>
            </Field>
            <Field>
              <Name>PERIPH_BASE_2</Name>
              <Description>physical base address of the memory-mapped Interrupt Controller registers Field 2</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
      </Registers>
    </Group>
  </Groups>
</Cpu>
