Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -5851  -232960             81      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   7850                    127.389 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           81       -5851    -232960             81




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           81       -5851    -232960             81

Path 8:
   Slack (not met):                         -5851ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2315ps
   - Clock uncertainty:                       150ps
   = Required time:                          4165ps
   - Propagation time:                       7701ps (55.7% logic, 44.3% route, logic stage 6)
   - Delay of the launching clock:           2315ps
   = Slack:                                 -5851ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    20           (fanout=207)       2315                     -                                                                              
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 28 22]          -     r            2315                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/AQ                                                        RBB_6L        9  [TILE 0 0, RBB 28 22]        800     r            3115     {inst38: $auto$ff.cc:266:slice$1778 (FDR,site=aff)}                      
   counter[12]                                                     Net          14             (fanout=2)       1925                     -                                                                              
   RBB_6/C5                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            5040                                                                              
   RBB_6/CMUX                                                      RBB_6L        6  [TILE 0 0, RBB 19 22]       1086     r            6126     {inst16: $abc$2416$lut$aiger2415$60 (LUT,site=cluto)}                    
   $techmap2425$abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925.A[1]  Net          60             (fanout=3)        543                     -                                                                              
   RBB_6/D3                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            6669                                                                              
   RBB_6/DMUX                                                      RBB_6L        6  [TILE 0 0, RBB 19 22]       1129     r            7798     {inst18: $abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925 (LUT,site=dluto)} 
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)        942                     -                                                                              
   RBB_6/A6                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            8740                                                                              
   RBB_6/SRout                                                     RBB_6L        6  [TILE 0 0, RBB 19 22]          2     r            8742                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                      RBB_6L        7  [TILE 0 0, RBB 22 22]          -     r            8742                                                                              
   RBB_7/SRout                                                     RBB_6L        7  [TILE 0 0, RBB 22 22]          2     r            8744                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_8/SRin                                                      RBB_6L        8  [TILE 0 0, RBB 25 22]          -     r            8744                                                                              
   RBB_8/SRout                                                     RBB_6L        8  [TILE 0 0, RBB 25 22]          2     r            8746                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_9/SRin                                                      RBB_6L        9  [TILE 0 0, RBB 28 22]          -     r            8746     {<SR>inst39: $auto$ff.cc:266:slice$1779 (FDR,site=bff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 28 22]       1270     r           10016                                                                              
   clk                                                             Clock net    20           (fanout=207)      -2315                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7701                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (not met):                         -5848ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2314ps
   - Clock uncertainty:                       150ps
   = Required time:                          4164ps
   - Propagation time:                       7697ps (55.7% logic, 44.3% route, logic stage 4)
   - Delay of the launching clock:           2315ps
   = Slack:                                 -5848ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    20           (fanout=207)       2315                     -                                                                              
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 28 22]          -     r            2315                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/AQ                                                        RBB_6L        9  [TILE 0 0, RBB 28 22]        800     r            3115     {inst38: $auto$ff.cc:266:slice$1778 (FDR,site=aff)}                      
   counter[12]                                                     Net          14             (fanout=2)       1925                     -                                                                              
   RBB_6/C5                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            5040                                                                              
   RBB_6/CMUX                                                      RBB_6L        6  [TILE 0 0, RBB 19 22]       1086     r            6126     {inst16: $abc$2416$lut$aiger2415$60 (LUT,site=cluto)}                    
   $techmap2425$abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925.A[1]  Net          60             (fanout=3)        543                     -                                                                              
   RBB_6/D3                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            6669                                                                              
   RBB_6/DMUX                                                      RBB_6L        6  [TILE 0 0, RBB 19 22]       1129     r            7798     {inst18: $abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925 (LUT,site=dluto)} 
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)        942                     -                                                                              
   RBB_6/A6                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            8740                                                                              
   RBB_6/SRout                                                     RBB_6L        6  [TILE 0 0, RBB 19 22]          2     r            8742                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                      RBB_6L        7  [TILE 0 0, RBB 22 22]          -     r            8742     {<SR>inst31: $auto$ff.cc:266:slice$1771 (FDR,site=bff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/CLK                                                       RBB_6L        7  [TILE 0 0, RBB 22 22]       1270     r           10012                                                                              
   clk                                                             Clock net    20           (fanout=207)      -2314                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7698                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 0:
   Slack (not met):                         -5794ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2328ps
   - Clock uncertainty:                       150ps
   = Required time:                          4178ps
   - Propagation time:                       7657ps (43.2% logic, 56.8% route, logic stage 3)
   - Delay of the launching clock:           2315ps
   = Slack:                                 -5794ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                       
   clk                                                             Clock net    20           (fanout=207)       2315                     -                                                                       
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 28 22]          -     r            2315                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/AQ                                                        RBB_6L        9  [TILE 0 0, RBB 28 22]        800     r            3115     {inst38: $auto$ff.cc:266:slice$1778 (FDR,site=aff)}               
   counter[12]                                                     Net          14             (fanout=2)       1925                     -                                                                       
   RBB_6/C5                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            5040                                                                       
   RBB_6/CMUX                                                      RBB_6L        6  [TILE 0 0, RBB 19 22]       1086     r            6126     {inst16: $abc$2416$lut$aiger2415$60 (LUT,site=cluto)}             
   $techmap2425$abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925.A[1]  Net          60             (fanout=3)        608                     -                                                                       
   RBB_10/C4                                                       RBB_6L       10  [TILE 0 0, RBB 19 20]          -     r            6734                                                                       
   RBB_10/C                                                        RBB_6L       10  [TILE 0 0, RBB 19 20]        614     r            7348     {inst43: $auto$xilinx_dffopt.cc:338:execute$2431 (LUT,site=clut)} 
   $auto$xilinx_dffopt.cc:347:execute$2432                         Net          50             (fanout=1)       1818                     -                                                                       
   RBB_1/O[0]                                                      IOB           1   [TILE 0 0, RBB 31 6]          -     r            9166     {inst56: LED_OUT (FD)} {(output_port) inst44: g_44_LED_obuf (IO)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_1/CLK                                                       IOB           1   [TILE 0 0, RBB 31 6]        806     r            9972                                                                       
   clk                                                             Clock net    20           (fanout=207)      -2328                     -                                                                       
   clk                                                             CLOCK-PORT    -                      -    capture     r            7644                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













