m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench
Econfig_avs_stimuli
Z0 w1595826185
Z1 DPx4 work 6 spwpkg 0 22 `Z443Q00J38VTS96N;::b1
Z2 DPx4 work 14 spwc_codec_pkg 0 22 KM8d9fViX`c_Rz8>?zAn<0
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench
Z7 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/config_avs_stimuli.vhd
Z8 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/config_avs_stimuli.vhd
l0
L7
V__;OgmV=KhMC`i;dnJoCo3
!s100 e1;0MOoZb58P_GB3]`iV20
Z9 OV;C;10.5b;63
32
Z10 !s110 1611201892
!i10b 1
Z11 !s108 1611201892.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/config_avs_stimuli.vhd|
Z13 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/config_avs_stimuli.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 18 config_avs_stimuli 0 22 __;OgmV=KhMC`i;dnJoCo3
l27
L23
VaX7<KJ[:XQhc;f3?dF6Kz2
!s100 LPLhmdX]=b0@K`l5zV1@J1
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Econfig_spw_stimuli
R0
R1
R2
R3
R4
R5
R6
Z17 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/config_spw_stimuli.vhd
Z18 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/config_spw_stimuli.vhd
l0
L7
VO:hL0Fi7AX1LLo4g9hHM51
!s100 W6PEP5BDAlGeLXj>SoeR80
R9
32
Z19 !s110 1611201893
!i10b 1
Z20 !s108 1611201893.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/config_spw_stimuli.vhd|
Z22 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/config_spw_stimuli.vhd|
!i113 1
R14
R15
Artl
R1
R2
R3
R4
R5
Z23 DEx4 work 18 config_spw_stimuli 0 22 O:hL0Fi7AX1LLo4g9hHM51
l27
L23
VIPYKDRMVb[>?@D;eG4;<53
!s100 hCoT;mlYCB@@=X3TeEbNz2
R9
32
R19
!i10b 1
R20
R21
R22
!i113 1
R14
R15
Espacewire_channel_top
Z24 w1576892574
Z25 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z26 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R3
R4
R5
Z27 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/Testbench
Z28 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spacewire_channel_top.vhd
Z29 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spacewire_channel_top.vhd
l0
L17
Vjc>QJE`MUfOG0lg1HK;M^1
!s100 8IPYRR?zK=dULkCaFPheE3
R9
32
Z30 !s110 1576894148
!i10b 1
Z31 !s108 1576894148.000000
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spacewire_channel_top.vhd|
Z33 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spacewire_channel_top.vhd|
!i113 1
R14
R15
Artl
Z34 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z35 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
R25
R26
R3
R4
R5
DEx4 work 21 spacewire_channel_top 0 22 jc>QJE`MUfOG0lg1HK;M^1
l80
L56
V[kE7XIZoUFCoZl?>ff7Yh0
!s100 W5]]fJ]eb:k54nhc1gfYf2
R9
32
R30
!i10b 1
R31
R32
R33
!i113 1
R14
R15
Espw_clk_synchronization_ent
Z36 w1565836471
R25
R26
R3
R4
R5
R27
Z37 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z38 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R9
32
R30
!i10b 1
R31
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z40 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R14
R15
Artl
Z41 DEx4 work 20 spw_timecode_dc_fifo 0 22 G>XDQFiRglK[KUzK5SMGb0
Z42 DEx4 work 16 spw_data_dc_fifo 0 22 I<6zf3<^8n7:`Kbadk85z3
R25
R26
R3
R4
R5
R35
l91
L33
VKXkEN@ZOi6RmfC6?41K?O2
!s100 hR4m^E5[?=Sd`Rln6O`m61
R9
32
R30
!i10b 1
R31
R39
R40
!i113 1
R14
R15
Espw_codec_ent
Z43 w1550897189
R26
R25
R3
R4
R5
R27
Z44 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec.vhd
Z45 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R9
32
Z46 !s110 1576894147
!i10b 1
Z47 !s108 1576894147.000000
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec.vhd|
Z49 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec.vhd|
!i113 1
R14
R15
Artl
DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R26
R25
R3
R4
R5
R34
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R9
32
R46
!i10b 1
R47
R48
R49
!i113 1
R14
R15
Pspw_codec_pkg
R25
R3
R4
R5
R43
R27
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R9
32
R46
!i10b 1
R47
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R14
R15
Espw_data_dc_fifo
Z50 w1574393811
R4
R5
R27
Z51 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z52 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L42
VI<6zf3<^8n7:`Kbadk85z3
!s100 RP3OUQ^5Rgb[2g6[olbW`3
R9
32
R46
!i10b 1
R47
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z54 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R42
l101
L60
VAjGhRN_WQG>jDEa0YBUcK2
!s100 ^[GUkD9caOW]H`dCjbjLV2
R9
32
R46
!i10b 1
R47
R53
R54
!i113 1
R14
R15
Espw_timecode_dc_fifo
R50
R4
R5
R27
Z55 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z56 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L42
VG>XDQFiRglK[KUzK5SMGb0
!s100 8FW;7V79ICVJ5W[PW77i>2
R9
32
R30
!i10b 1
R47
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z58 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R41
l101
L60
V_R8TJm::g06W6A2BhUlzJ0
!s100 L@l7SL8>jTVPRUlYXHK1U0
R9
32
R30
!i10b 1
R47
R57
R58
!i113 1
R14
R15
Espwc_clk_synchronization_commands_ent
Z59 w1607035842
R1
R2
Z60 DPx4 work 15 spwc_errinj_pkg 0 22 1LThXcof0?3N85O2SGL4`3
R3
R4
R5
R6
Z61 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_commands_ent.vhd
Z62 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_commands_ent.vhd
l0
L8
VzB>kba=1>]MZ@[HA^m^aG3
!s100 V9cmIS3hz2nZHCdW:G>Y>0
R9
32
Z63 !s110 1611201891
!i10b 1
Z64 !s108 1611201891.000000
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_commands_ent.vhd|
Z66 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_commands_ent.vhd|
!i113 1
R14
R15
Artl
Z67 DEx4 work 20 spwc_command_dc_fifo 0 22 IzK9kh0?m26[[BoNmRiaN1
R1
R2
R60
R3
R4
R5
Z68 DEx4 work 37 spwc_clk_synchronization_commands_ent 0 22 zB>kba=1>]MZ@[HA^m^aG3
l39
L20
VPG0;Xzz31m;MD`eQ_n`I?2
!s100 5AEDDTRGUNDR@b`GMW_[Q1
R9
32
R63
!i10b 1
R64
R65
R66
!i113 1
R14
R15
Espwc_clk_synchronization_ent
Z69 w1592287558
R25
Z70 DPx4 work 14 spwc_codec_pkg 0 22 ?ef1B>21aYHNN`n8<3?:a2
R3
R4
R5
R27
Z71 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_ent.vhd
Z72 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_ent.vhd
l0
L7
VZOKa`PWc<<Kb^80I@8m^?1
!s100 1Z]cP:nXHPIkljG:IMBlf3
R9
32
Z73 !s110 1593311517
!i10b 1
Z74 !s108 1593311517.000000
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_ent.vhd|
Z76 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_ent.vhd|
!i113 1
R14
R15
Artl
DEx4 work 19 spwc_status_dc_fifo 0 22 [nVGgz_9aBWW^AW[HEmLd2
Z77 DEx4 work 21 spwc_timecode_dc_fifo 0 22 iOi?ojzi1BKbfkff@eI5l0
Z78 DEx4 work 17 spwc_data_dc_fifo 0 22 MRNhgaTjkQ0Dj]oTS=5Dh2
DEx4 work 20 spwc_command_dc_fifo 0 22 QUai`z87>e9<Q`kQehice0
R25
R70
R3
R4
R5
DEx4 work 28 spwc_clk_synchronization_ent 0 22 ZOKa`PWc<<Kb^80I@8m^?1
l103
L33
VmDW58oolj6C]gL4jYCbN>1
!s100 cFjQBLS0LK]_l09;j`ag`3
R9
32
R73
!i10b 1
R74
R75
R76
!i113 1
R14
R15
Espwc_clk_synchronization_rx_data_ent
R0
R1
R2
R3
R4
R5
R6
Z79 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_rx_data_ent.vhd
Z80 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_rx_data_ent.vhd
l0
L7
V`k]D^N2fgMQ7>EIz90[`43
!s100 _AZo0M]>=JBK1TP4bAEPD0
R9
32
R63
!i10b 1
R64
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_rx_data_ent.vhd|
Z82 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_rx_data_ent.vhd|
!i113 1
R14
R15
Artl
R78
R1
R2
R3
R4
R5
Z83 DEx4 work 36 spwc_clk_synchronization_rx_data_ent 0 22 `k]D^N2fgMQ7>EIz90[`43
l31
L19
VPMXz2m]e>F^m>d9LWnKU71
!s100 9Wj9CXTVGO_LNe5zT:K<81
R9
32
R63
!i10b 1
R64
R81
R82
!i113 1
R14
R15
Espwc_clk_synchronization_rx_timecode_ent
R0
R1
R2
R3
R4
R5
R6
Z84 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_rx_timecode_ent.vhd
Z85 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_rx_timecode_ent.vhd
l0
L7
VolSmF]2bbK^;;?IcWol>>1
!s100 :SgfJA0iXLQa5^d@5mc9k2
R9
32
Z86 !s110 1611201890
!i10b 1
Z87 !s108 1611201890.000000
Z88 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_rx_timecode_ent.vhd|
Z89 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_rx_timecode_ent.vhd|
!i113 1
R14
R15
Artl
R77
R1
R2
R3
R4
R5
Z90 DEx4 work 40 spwc_clk_synchronization_rx_timecode_ent 0 22 olSmF]2bbK^;;?IcWol>>1
l26
L17
VQ3KDiA;dz<5^WTPee?6?43
!s100 `6:Pm<LT8XEX=m]3WZMFh0
R9
32
R86
!i10b 1
R87
R88
R89
!i113 1
R14
R15
Espwc_clk_synchronization_status_ent
R59
R60
R1
R2
R3
R4
R5
R6
Z91 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_status_ent.vhd
Z92 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_status_ent.vhd
l0
L8
Vn0F]6=YPoRnFfn@VSm@c72
!s100 Zb_`AOGO60Lb9n2gfYc]f2
R9
32
R63
!i10b 1
R64
Z93 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_status_ent.vhd|
Z94 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_status_ent.vhd|
!i113 1
R14
R15
Artl
Z95 DEx4 work 19 spwc_status_dc_fifo 0 22 n`S6`CAmhK:8OToaB;d8:1
R60
R1
R2
R3
R4
R5
Z96 DEx4 work 35 spwc_clk_synchronization_status_ent 0 22 n0F]6=YPoRnFfn@VSm@c72
l43
L22
VgF<[E0VIOW3fh3SeAHZYZ0
!s100 9g=`I7gz>>fHzI:Oh7Mel1
R9
32
R63
!i10b 1
R64
R93
R94
!i113 1
R14
R15
Espwc_clk_synchronization_top
R59
R60
R1
R2
R3
R4
R5
R6
Z97 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_top.vhd
Z98 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_top.vhd
l0
L8
VaW48BD>M7LM2lcn=cZ;JJ3
!s100 hE:3nQeELcCT8oX@ALAN53
R9
32
R63
!i10b 1
R64
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_top.vhd|
Z100 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_top.vhd|
!i113 1
R14
R15
Artl
R90
Z101 DEx4 work 40 spwc_clk_synchronization_tx_timecode_ent 0 22 cYEIf`gG<]0nRhaPMaEB03
R83
Z102 DEx4 work 36 spwc_clk_synchronization_tx_data_ent 0 22 DkYU832QjJ@e:cGf8S6`P1
R96
R68
R60
R1
R2
R3
R4
R5
Z103 DEx4 work 28 spwc_clk_synchronization_top 0 22 aW48BD>M7LM2lcn=cZ;JJ3
l40
L38
VXgJnMiPdP>;OenVBGf=Y:3
!s100 5NW:ZNVKz`o0<2D?9ALmM2
R9
32
R63
!i10b 1
R64
R99
R100
!i113 1
R14
R15
Espwc_clk_synchronization_tx_data_ent
Z104 w1599275932
R1
R2
R3
R4
R5
R6
Z105 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_tx_data_ent.vhd
Z106 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_tx_data_ent.vhd
l0
L7
VDkYU832QjJ@e:cGf8S6`P1
!s100 8<96>gzoIdU;ThzZ8^nH:3
R9
32
R86
!i10b 1
R87
Z107 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_tx_data_ent.vhd|
Z108 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_tx_data_ent.vhd|
!i113 1
R14
R15
Artl
R78
R1
R2
R3
R4
R5
R102
l31
L19
VX6a0>V><:YMQXNVgco^h?1
!s100 gGYej6[iQ65DbKiMFoFQO1
R9
32
R86
!i10b 1
R87
R107
R108
!i113 1
R14
R15
Espwc_clk_synchronization_tx_timecode_ent
R0
R1
R2
R3
R4
R5
R6
Z109 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_tx_timecode_ent.vhd
Z110 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_tx_timecode_ent.vhd
l0
L7
VcYEIf`gG<]0nRhaPMaEB03
!s100 NVRgE[leVoa_ek8UN`[W>1
R9
32
R86
!i10b 1
R87
Z111 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_tx_timecode_ent.vhd|
Z112 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/spwc_clk_synchronization_tx_timecode_ent.vhd|
!i113 1
R14
R15
Artl
R77
R1
R2
R3
R4
R5
R101
l26
L17
Vg>2H3j8__cPLfD??OQ?UT3
!s100 P@2ab5KQE4boB5?RS7f[e0
R9
32
R86
!i10b 1
R87
R111
R112
!i113 1
R14
R15
Espwc_codec_ent
R59
R2
R1
R3
R4
R5
R6
Z113 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec.vhd
Z114 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec.vhd
l0
L8
VZ8c9Bb>:8jfPzUAPmKX<C3
!s100 zZPNheJhDGcnzTMMZKVB;2
R9
32
Z115 !s110 1611201889
!i10b 1
Z116 !s108 1611201889.000000
Z117 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec.vhd|
Z118 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec.vhd|
!i113 1
R14
R15
Artl
Z119 DEx4 work 9 spwstream 0 22 kiK4QISONO;Kz4mQ>zO_m0
R2
R1
R3
R4
R5
Z120 DEx4 work 14 spwc_codec_ent 0 22 Z8c9Bb>:8jfPzUAPmKX<C3
l30
L28
VS:ImAS=QJ0TD2XJ7EP3ML2
!s100 QKMg5ihYejJ_AA8>n@Rdh1
R9
32
R115
!i10b 1
R116
R117
R118
!i113 1
R14
R15
Pspwc_codec_pkg
R1
R3
R4
R5
R59
R6
8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec_pkg.vhd
l0
L7
VKM8d9fViX`c_Rz8>?zAn<0
!s100 Z?bzX42IUkhghmKEDl4nP1
R9
32
R115
!i10b 1
R116
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spwc_codec_pkg.vhd|
!i113 1
R14
R15
Espwc_command_dc_fifo
R59
R4
R5
R6
Z121 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_command_dc_fifo/spwc_command_dc_fifo.vhd
Z122 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_command_dc_fifo/spwc_command_dc_fifo.vhd
l0
L42
VIzK9kh0?m26[[BoNmRiaN1
!s100 ?:LTGHoVS:S0fQNaA_@TP0
R9
32
R115
!i10b 1
R116
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_command_dc_fifo/spwc_command_dc_fifo.vhd|
Z124 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_command_dc_fifo/spwc_command_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R67
l102
L60
VggBb0Q7e^KJQJ`PAZ>ko91
!s100 N^onJI2A21=El]_JS5?cE1
R9
32
R115
!i10b 1
R116
R123
R124
!i113 1
R14
R15
Espwc_data_dc_fifo
R104
R4
R5
R6
Z125 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_data_dc_fifo/spwc_data_dc_fifo.vhd
Z126 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_data_dc_fifo/spwc_data_dc_fifo.vhd
l0
L42
VMRNhgaTjkQ0Dj]oTS=5Dh2
!s100 SbIfMBAaG4gihOQD1jzl70
R9
32
R86
!i10b 1
R87
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_data_dc_fifo/spwc_data_dc_fifo.vhd|
Z128 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_data_dc_fifo/spwc_data_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R78
l102
L60
VKV=M`d0GX@OXZ[XN8fU5T1
!s100 `=BaZ3K7Io[OXVN@9iza41
R9
32
R86
!i10b 1
R87
R127
R128
!i113 1
R14
R15
Espwc_errinj_controller_ent
R59
R1
R2
R60
R3
R4
R5
R6
Z129 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_ERRINJ/spwc_errinj_controller_ent.vhd
Z130 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_ERRINJ/spwc_errinj_controller_ent.vhd
l0
L9
VDCkmidiH]Z]R5ID?hieY63
!s100 ^=dVK]NSnAkGb_ad3oHU13
R9
32
Z131 !s110 1611201888
!i10b 1
Z132 !s108 1611201888.000000
Z133 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_ERRINJ/spwc_errinj_controller_ent.vhd|
Z134 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_ERRINJ/spwc_errinj_controller_ent.vhd|
!i113 1
R14
R15
Artl
R1
R2
R60
R3
R4
R5
Z135 DEx4 work 26 spwc_errinj_controller_ent 0 22 DCkmidiH]Z]R5ID?hieY63
l36
L21
V<UT]4Bd9cXk:7V>>`3NeG3
!s100 5`ThNfn1zB;ICFJAeiFDZ2
R9
32
R131
!i10b 1
R132
R133
R134
!i113 1
R14
R15
Pspwc_errinj_pkg
R3
R4
R5
R59
R6
Z136 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_ERRINJ/spwc_errinj_pkg.vhd
Z137 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_ERRINJ/spwc_errinj_pkg.vhd
l0
L5
V1LThXcof0?3N85O2SGL4`3
!s100 Z4Uo1oU8V2NoggnBDb2nC1
R9
32
R131
!i10b 1
R132
Z138 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_ERRINJ/spwc_errinj_pkg.vhd|
Z139 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_ERRINJ/spwc_errinj_pkg.vhd|
!i113 1
R14
R15
Bbody
R60
R3
R4
R5
l0
L43
V:EXe`Lj;gln8kn=Vi7^752
!s100 z;=O8Piz0eVT@mLi@>KKS1
R9
32
R131
!i10b 1
R132
R138
R139
!i113 1
R14
R15
Espwc_leds_controller_ent
R104
Z140 DPx4 work 24 spwc_leds_controller_pkg 0 22 hnh<9?gCbR4YCfmnE5KJ@0
R3
R4
R5
R6
Z141 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_ent.vhd
Z142 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_ent.vhd
l0
L7
V[PG3_z0B5m8aQlFNA6aOS3
!s100 jWR43I[;kEMkgmOXX9R3B3
R9
32
R10
!i10b 1
R11
Z143 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_ent.vhd|
Z144 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_ent.vhd|
!i113 1
R14
R15
Artl
R140
R3
R4
R5
Z145 DEx4 work 24 spwc_leds_controller_ent 0 22 [PG3_z0B5m8aQlFNA6aOS3
l18
L16
V8m`D7T:6EXEOJbV7>fW]03
!s100 bD]YhX7@_PO487S]@[R?S0
R9
32
R10
!i10b 1
R11
R143
R144
!i113 1
R14
R15
Pspwc_leds_controller_pkg
R3
R4
R5
R104
R6
Z146 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_pkg.vhd
Z147 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_pkg.vhd
l0
L5
Vhnh<9?gCbR4YCfmnE5KJ@0
!s100 M`4GmJ8UI^@U8JJE[=RmB3
R9
32
R10
!i10b 1
R11
Z148 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_pkg.vhd|
Z149 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_leds_controller_pkg.vhd|
!i113 1
R14
R15
Bbody
R140
R3
R4
R5
l0
L26
V6TRc[3b:=E1V?9bY2E1U91
!s100 DImS1hb^7oePh^MUDZ3Qi0
R9
32
R10
!i10b 1
R11
R148
R149
!i113 1
R14
R15
Espwc_leds_out_altiobuf
R104
R4
R5
R6
Z150 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/altera_ip/altiobuf/spwc_leds_out_altiobuf/spwc_leds_out_altiobuf.vhd
Z151 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/altera_ip/altiobuf/spwc_leds_out_altiobuf/spwc_leds_out_altiobuf.vhd
l0
L107
V7<<b7mjlz4?;7Ibj@B7;^2
!s100 U=Na9mPFFTijBPEK9a:Zi1
R9
32
R10
!i10b 1
R64
Z152 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/altera_ip/altiobuf/spwc_leds_out_altiobuf/spwc_leds_out_altiobuf.vhd|
Z153 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/altera_ip/altiobuf/spwc_leds_out_altiobuf/spwc_leds_out_altiobuf.vhd|
!i113 1
R14
R15
Artl
R4
R5
Z154 DEx4 work 22 spwc_leds_out_altiobuf 0 22 7<<b7mjlz4?;7Ibj@B7;^2
l129
L116
VELkMK]I;^4ZVR9^^;dZ753
!s100 7fLTa>U7m7:OYeS00QL>22
R9
32
R10
!i10b 1
R64
R152
R153
!i113 1
R14
R15
Espwc_leds_out_altiobuf_iobuf_out_2ts
R104
R4
R5
R6
R150
R151
l0
L46
VhHNZffojdNc6DTS`PhoX52
!s100 kn@Y>`DiAE]7h2_CJ@WVR3
R9
32
R10
!i10b 1
R64
R152
R153
!i113 1
R14
R15
Artl
R4
R5
DEx4 work 36 spwc_leds_out_altiobuf_iobuf_out_2ts 0 22 hHNZffojdNc6DTS`PhoX52
l80
L54
VN:B>0Wk5liO^lQJ3`5?Gf1
!s100 ija1ddAN[4G[L1Q6m6Wg;3
R9
32
R10
!i10b 1
R64
R152
R153
!i113 1
R14
R15
Espwc_spacewire_channel_top
R59
R140
R60
R1
R2
R3
R4
R5
R6
Z155 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spwc_spacewire_channel_top.vhd
Z156 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spwc_spacewire_channel_top.vhd
l0
L19
VF:oKh:kYPAm`>_UFYb<]_0
!s100 78;^Rl=dhDSZe35mh[_eL1
R9
32
R10
!i10b 1
R11
Z157 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spwc_spacewire_channel_top.vhd|
Z158 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/spwc_spacewire_channel_top.vhd|
!i113 1
R14
R15
Artl
R154
R145
Z159 DEx4 work 20 spwc_spw_tx_altiobuf 0 22 K?EBVAJM[2`XAJikbFoJ62
Z160 DEx4 work 20 spwc_spw_rx_altiobuf 0 22 ige=^?=mmdLiha:hoE[5o3
R120
R135
R103
R140
R60
R1
R2
R3
R4
R5
Z161 DEx4 work 26 spwc_spacewire_channel_top 0 22 F:oKh:kYPAm`>_UFYb<]_0
l117
L74
VG4_U7>16SJ<B_4D2[VOFV3
!s100 C_1PkO05>ZD`kAOLV9go13
R9
32
R10
!i10b 1
R11
R157
R158
!i113 1
R14
R15
Espwc_spw_leds_controller_ent
R69
Z162 DPx4 work 24 spwc_leds_controller_pkg 0 22 7EDoR65aJ@7iW0=;@>^3n0
R3
R4
R5
R27
Z163 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_spw_leds_controller_ent.vhd
Z164 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_spw_leds_controller_ent.vhd
l0
L7
VzAQ[EMPS0lY<8[j=Mjb?D1
!s100 4?h<7YGeGHIC]E4h8FL@;2
R9
32
Z165 !s110 1593312547
!i10b 1
Z166 !s108 1593312547.000000
Z167 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_spw_leds_controller_ent.vhd|
Z168 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_LEDS_CONTROLLER/spwc_spw_leds_controller_ent.vhd|
!i113 1
R14
R15
Artl
R162
R3
R4
R5
DEx4 work 28 spwc_spw_leds_controller_ent 0 22 zAQ[EMPS0lY<8[j=Mjb?D1
l18
L16
VBI>92_jo6dMicMhDn1ggi1
!s100 ;:Al`miRVYzM;mh;H17F83
R9
32
R165
!i10b 1
R166
R167
R168
!i113 1
R14
R15
Espwc_spw_rx_altiobuf
R104
R4
R5
R6
Z169 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_rx_altiobuf/spwc_spw_rx_altiobuf.vhd
Z170 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_rx_altiobuf/spwc_spw_rx_altiobuf.vhd
l0
L101
Vige=^?=mmdLiha:hoE[5o3
!s100 3V1[h^l9ojCnPMTa`E=Z21
R9
32
R131
!i10b 1
R132
Z171 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_rx_altiobuf/spwc_spw_rx_altiobuf.vhd|
Z172 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_rx_altiobuf/spwc_spw_rx_altiobuf.vhd|
!i113 1
R14
R15
Artl
R4
R5
R160
l125
L111
V?T1QWiFXh6[LDmn88N`^j2
!s100 ;Uj[]SJmIgfRYOIlMG9c]2
R9
32
R131
!i10b 1
R132
R171
R172
!i113 1
R14
R15
Espwc_spw_rx_altiobuf_iobuf_in_iti
R104
R4
R5
R6
R169
R170
l0
L46
VSdTbW5GdjCeRhg2jUAH762
!s100 EaGzQUXeAnbIVehd<nc591
R9
32
R131
!i10b 1
R132
R171
R172
!i113 1
R14
R15
Artl
R4
R5
DEx4 work 33 spwc_spw_rx_altiobuf_iobuf_in_iti 0 22 SdTbW5GdjCeRhg2jUAH762
l76
L55
VEU@X==F3gC5:A0JPCCao?1
!s100 b;E1`1<G6]^`h<lLJeIDH2
R9
32
R131
!i10b 1
R132
R171
R172
!i113 1
R14
R15
Espwc_spw_rx_altlvds_rx
Z173 w1593538366
R4
R5
Z174 dD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/Testbench
Z175 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altlvds_rx/spwc_spw_rx_altlvds_rx/spwc_spw_rx_altlvds_rx.vhd
Z176 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altlvds_rx/spwc_spw_rx_altlvds_rx/spwc_spw_rx_altlvds_rx.vhd
l0
L42
V@fF4j6Wfmf^O@:CbE7W9L1
!s100 Iih0G3=F<djPE7j<@n[n53
R9
32
Z177 !s110 1593631848
!i10b 1
Z178 !s108 1593631848.000000
Z179 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altlvds_rx/spwc_spw_rx_altlvds_rx/spwc_spw_rx_altlvds_rx.vhd|
Z180 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altlvds_rx/spwc_spw_rx_altlvds_rx/spwc_spw_rx_altlvds_rx.vhd|
!i113 1
R14
R15
Asyn
R4
R5
DEx4 work 22 spwc_spw_rx_altlvds_rx 0 22 @fF4j6Wfmf^O@:CbE7W9L1
l113
L51
VQCQ?2KS8N8n;6BS8ZcX9o2
!s100 Zzl011KoFD^[<leIl6o:G0
R9
32
R177
!i10b 1
R178
R179
R180
!i113 1
R14
R15
Espwc_spw_tx_altiobuf
R104
R4
R5
R6
Z181 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_tx_altiobuf/spwc_spw_tx_altiobuf.vhd
Z182 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_tx_altiobuf/spwc_spw_tx_altiobuf.vhd
l0
L111
VK?EBVAJM[2`XAJikbFoJ62
!s100 UM=9<zXjAn27bSm_T1kSX3
R9
32
R115
!i10b 1
R132
Z183 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_tx_altiobuf/spwc_spw_tx_altiobuf.vhd|
Z184 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_tx_altiobuf/spwc_spw_tx_altiobuf.vhd|
!i113 1
R14
R15
Artl
R4
R5
R159
l136
L121
VVSInjTambBz]N;CAkJ`cl0
!s100 >T9XgeUm=9BA<9GbXc57^2
R9
32
R115
!i10b 1
R132
R183
R184
!i113 1
R14
R15
Espwc_spw_tx_altiobuf_iobuf_out_apt
R104
R4
R5
R6
R181
R182
l0
L46
ViKHf;XaoTnc4lf:4R;:451
!s100 [F7:h78@ZQm5znAzAgBE^2
R9
32
R115
!i10b 1
R132
R183
R184
!i113 1
R14
R15
Artl
R4
R5
DEx4 work 34 spwc_spw_tx_altiobuf_iobuf_out_apt 0 22 iKHf;XaoTnc4lf:4R;:451
l82
L55
VieU@k`SiUoH7eMAhl;CJ=0
!s100 VF8kWkgSh1ed9Hng6kH6R0
R9
32
R115
!i10b 1
R132
R183
R184
!i113 1
R14
R15
Espwc_spw_tx_altiobuf_iobuf_out_vmt
Z185 w1593538196
R4
R5
R174
Z186 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_tx_altiobuf/spwc_spw_tx_altiobuf.vhd
Z187 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_tx_altiobuf/spwc_spw_tx_altiobuf.vhd
l0
L46
VO]?W[?L19IF]XeaF0if4P1
!s100 J`1?AKNbca[>KC@2e<;GQ1
R9
32
Z188 !s110 1593631972
!i10b 1
Z189 !s108 1593631972.000000
Z190 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_tx_altiobuf/spwc_spw_tx_altiobuf.vhd|
Z191 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altiobuf/spwc_spw_tx_altiobuf/spwc_spw_tx_altiobuf.vhd|
!i113 1
R14
R15
Artl
R4
R5
DEx4 work 34 spwc_spw_tx_altiobuf_iobuf_out_vmt 0 22 O]?W[?L19IF]XeaF0if4P1
l94
L55
V8zR;cNOF@:MO9=`f8HhgB1
!s100 QSCmYTPaC2neBz8>PV[YI1
R9
32
R188
!i10b 1
R189
R190
R191
!i113 1
R14
R15
Espwc_spw_tx_altlvds_tx
Z192 w1593538270
R4
R5
R174
Z193 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altlvds_tx/spwc_spw_tx_altlvds_tx/spwc_spw_tx_altlvds_tx.vhd
Z194 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altlvds_tx/spwc_spw_tx_altlvds_tx/spwc_spw_tx_altlvds_tx.vhd
l0
L42
VMF[J]^N8nA6ja[WK6TSf:1
!s100 [0I_iR9CddR6mT6PRdH;g3
R9
32
R177
!i10b 1
R178
Z195 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altlvds_tx/spwc_spw_tx_altlvds_tx/spwc_spw_tx_altlvds_tx.vhd|
Z196 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/altera_ip/altlvds_tx/spwc_spw_tx_altlvds_tx/spwc_spw_tx_altlvds_tx.vhd|
!i113 1
R14
R15
Asyn
R4
R5
DEx4 work 22 spwc_spw_tx_altlvds_tx 0 22 MF[J]^N8nA6ja[WK6TSf:1
l99
L51
VVHT3gm[TfW8>:C^@jED1B1
!s100 NLiTdTBa>LWIc4MBmina>0
R9
32
R177
!i10b 1
R178
R195
R196
!i113 1
R14
R15
Espwc_status_dc_fifo
R59
R4
R5
R6
Z197 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_status_dc_fifo/spwc_status_dc_fifo.vhd
Z198 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_status_dc_fifo/spwc_status_dc_fifo.vhd
l0
L42
Vn`S6`CAmhK:8OToaB;d8:1
!s100 26nL824hNj4FCzf:iD8LA3
R9
32
R115
!i10b 1
R116
Z199 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_status_dc_fifo/spwc_status_dc_fifo.vhd|
Z200 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_status_dc_fifo/spwc_status_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R95
l102
L60
V=SDWcjIz7ZdFG@i[dfQd80
!s100 Z0j]DHk3f:zV`<`QCfN[j2
R9
32
R115
!i10b 1
R116
R199
R200
!i113 1
R14
R15
Espwc_timecode_dc_fifo
R104
R4
R5
R6
Z201 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_timecode_dc_fifo/spwc_timecode_dc_fifo.vhd
Z202 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_timecode_dc_fifo/spwc_timecode_dc_fifo.vhd
l0
L42
ViOi?ojzi1BKbfkff@eI5l0
!s100 O]hJ9MYofe17`4nEOzDVO2
R9
32
R86
!i10b 1
R87
Z203 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_timecode_dc_fifo/spwc_timecode_dc_fifo.vhd|
Z204 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spwc_timecode_dc_fifo/spwc_timecode_dc_fifo.vhd|
!i113 1
R14
R15
Asyn
R4
R5
R77
l102
L60
VO822Qo41QR1FjKh?5_=nB3
!s100 IXL:30BR4VD91T@N`zSzE0
R9
32
R86
!i10b 1
R87
R203
R204
!i113 1
R14
R15
Espwerr
Z205 w1611201882
R1
R3
R4
R5
R6
Z206 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwerr.vhd
Z207 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwerr.vhd
l0
L16
VfS2Bm1jlzz6mfOc3?_=TX3
!s100 5NaWN_Y4Q=FMKMzaAYX7@2
R9
32
Z208 !s110 1611201885
!i10b 1
Z209 !s108 1611201885.000000
Z210 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwerr.vhd|
Z211 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwerr.vhd|
!i113 1
R14
R15
Aspwerr_arch
R1
R3
R4
R5
DEx4 work 6 spwerr 0 22 fS2Bm1jlzz6mfOc3?_=TX3
l82
L35
VYclHmU:j1U^k:;DbL>3?`2
!s100 eHaYjXCDGoe_1D3KYczR;1
R9
32
R208
!i10b 1
R209
R210
R211
!i113 1
R14
R15
Espwlink
R59
R1
R3
R4
R5
R6
Z212 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwlink.vhd
Z213 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwlink.vhd
l0
L13
V2N1zTA>MQ275TA6B8dU3b3
!s100 LLZ=V>PDa[[1j97dOm@`@1
R9
32
Z214 !s110 1611201886
!i10b 1
Z215 !s108 1611201886.000000
Z216 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwlink.vhd|
Z217 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwlink.vhd|
!i113 1
R14
R15
Aspwlink_arch
R1
R3
R4
R5
DEx4 work 7 spwlink 0 22 2N1zTA>MQ275TA6B8dU3b3
l86
L44
V`W?mZ8ez>cg^Wa_Tg4^E:0
!s100 OAmLa`A8PnZ>[^0cG@WZd3
R9
32
R214
!i10b 1
R215
R216
R217
!i113 1
R14
R15
Pspwpkg
R4
R5
R59
R6
8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwpkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwpkg.vhd
l0
L8
V`Z443Q00J38VTS96N;::b1
!s100 >zgL?HaeAgWm2jbbNJJ[E1
R9
32
R208
!i10b 1
R209
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwpkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwpkg.vhd|
!i113 1
R14
R15
Espwram
R59
R3
R4
R5
R6
Z218 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwram.vhd
Z219 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R9
32
R214
!i10b 1
R215
Z220 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwram.vhd|
Z221 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwram.vhd|
!i113 1
R14
R15
Aspwram_arch
R3
R4
R5
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R9
32
R214
!i10b 1
R215
R220
R221
!i113 1
R14
R15
Espwrecv
R59
R1
R3
R4
R5
R6
Z222 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecv.vhd
Z223 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R9
32
R214
!i10b 1
R215
Z224 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecv.vhd|
Z225 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecv.vhd|
!i113 1
R14
R15
Aspwrecv_arch
R1
R3
R4
R5
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R9
32
R214
!i10b 1
R215
R224
R225
!i113 1
R14
R15
Espwrecvfront_fast
R59
R1
R3
R4
R5
R6
Z226 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecvfront_fast.vhd
Z227 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R9
32
R214
!i10b 1
R215
Z228 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecvfront_fast.vhd|
Z229 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecvfront_fast.vhd|
!i113 1
R14
R15
Aspwrecvfront_arch
R1
R3
R4
R5
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R9
32
R214
!i10b 1
R215
R228
R229
!i113 1
R14
R15
Espwrecvfront_generic
R59
R3
R4
R5
R6
Z230 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecvfront_generic.vhd
Z231 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R9
32
Z232 !s110 1611201887
!i10b 1
R215
Z233 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecvfront_generic.vhd|
Z234 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwrecvfront_generic.vhd|
!i113 1
R14
R15
Aspwrecvfront_arch
R3
R4
R5
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R9
32
R232
!i10b 1
R215
R233
R234
!i113 1
R14
R15
Espwstream
R59
R1
R3
R4
R5
R6
Z235 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwstream.vhd
Z236 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwstream.vhd
l0
L23
VkiK4QISONO;Kz4mQ>zO_m0
!s100 UEc<UQMQdaWLMlP1l=G<N1
R9
32
R232
!i10b 1
Z237 !s108 1611201887.000000
Z238 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwstream.vhd|
Z239 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwstream.vhd|
!i113 1
R14
R15
Aspwstream_arch
R1
R3
R4
R5
R119
l284
L198
V<3W8C77ZA@zlJ3hfjTf1K3
!s100 Dh]iUWP[=Y:WPUHSR6LR31
R9
32
R232
!i10b 1
R237
R238
R239
!i113 1
R14
R15
Espwxmit
R59
R1
R3
R4
R5
R6
Z240 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwxmit.vhd
Z241 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R9
32
R232
!i10b 1
R237
Z242 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwxmit.vhd|
Z243 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwxmit.vhd|
!i113 1
R14
R15
Aspwxmit_arch
R1
R3
R4
R5
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
VFUcVIIWTP<Fk0]nza6c`02
!s100 1Zf:UbT`02bac>7<7^D`21
R9
32
R232
!i10b 1
R237
R242
R243
!i113 1
R14
R15
Espwxmit_fast
R59
R1
R3
R4
R5
R6
Z244 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwxmit_fast.vhd
Z245 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R9
32
R232
!i10b 1
R237
Z246 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwxmit_fast.vhd|
Z247 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/spwxmit_fast.vhd|
!i113 1
R14
R15
Aspwxmit_fast_arch
R1
R3
R4
R5
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R9
32
R232
!i10b 1
R237
R246
R247
!i113 1
R14
R15
Estreamtest
R59
R1
R3
R4
R5
R6
Z248 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/streamtest.vhd
Z249 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R9
32
R232
!i10b 1
R237
Z250 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/streamtest.vhd|
Z251 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/streamtest.vhd|
!i113 1
R14
R15
Astreamtest_arch
R1
R3
R4
R5
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
Voge`no5I@6ASK2lC8<7FH1
!s100 UCa6IM5]X[T7cR9O:c7Y<3
R9
32
R232
!i10b 1
R237
R250
R251
!i113 1
R14
R15
Esyncdff
R59
R4
R5
R6
Z252 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/syncdff.vhd
Z253 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R9
32
R131
!i10b 1
R132
Z254 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/syncdff.vhd|
Z255 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/SpaceWire_Channel/SPW_CODEC/spacewire_light_codec_err/syncdff.vhd|
!i113 1
R14
R15
Asyncdff_arch
R4
R5
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R9
32
R131
!i10b 1
R132
R254
R255
!i113 1
R14
R15
Etestbench_synchronization_top
R59
R60
R2
R1
R3
R4
R5
R6
Z256 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_synchronization_top.vhd
Z257 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_synchronization_top.vhd
l0
L9
VJbl79EUlZHM@Gg?J`h[M<2
!s100 ]jFJ>JdKa2KMeLkb8ni4]1
R9
32
R19
!i10b 1
R20
Z258 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_synchronization_top.vhd|
Z259 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_synchronization_top.vhd|
!i113 1
R14
R15
Artl
R103
R16
R23
R60
R2
R1
R3
R4
R5
DEx4 work 29 testbench_synchronization_top 0 22 Jbl79EUlZHM@Gg?J`h[M<2
l40
L12
VJ6NDaYm[9B=D7gEPjaacl2
!s100 [ob2nG2zZNGzbo>5cY`a81
R9
32
R19
!i10b 1
R20
R258
R259
!i113 1
R14
R15
Etestbench_top
R59
R60
R1
R3
R4
R5
R6
Z260 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_top.vhd
Z261 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_top.vhd
l0
L8
VQ79b=g>OPnQ>U_0@zceW;1
!s100 9796^EP`05J<^TlW52dEH0
R9
32
R19
!i10b 1
R20
Z262 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_top.vhd|
Z263 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/SpaceWire_Channel/Development/Testbench/testbench_top.vhd|
!i113 1
R14
R15
Artl
R119
R140
R2
R161
R60
R1
R3
R4
R5
Z264 DEx4 work 13 testbench_top 0 22 Q79b=g>OPnQ>U_0@zceW;1
l59
L11
Z265 Vj>Z[_`EZLBMCdnUzlJhcj1
Z266 !s100 F50<2c>a139OXJcfZ>JLD1
R9
32
R19
!i10b 1
R20
R262
R263
!i113 1
R14
R15
