
---------- Begin Simulation Statistics ----------
final_tick                                18257552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    341                       # Simulator instruction rate (inst/s)
host_mem_usage                                8071564                       # Number of bytes of host memory used
host_op_rate                                      348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23681.90                       # Real time elapsed on the host
host_tick_rate                                 619505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8066548                       # Number of instructions simulated
sim_ops                                       8248774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014671                       # Number of seconds simulated
sim_ticks                                 14671055000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.656976                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391791                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               401191                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                532                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3191                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            399092                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1152                       # Number of indirect misses.
system.cpu.branchPred.lookups                  422618                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8024                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2493587                       # Number of instructions committed
system.cpu.committedOps                       2526593                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.362692                       # CPI: cycles per instruction
system.cpu.discardedOps                          8938                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1266189                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86898                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           771650                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2554198                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297381                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      511                       # number of quiesce instructions executed
system.cpu.numCycles                          8385165                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       511                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1650800     65.34%     65.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1130      0.04%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89448      3.54%     68.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                785215     31.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2526593                       # Class of committed instruction
system.cpu.quiesceCycles                     15088523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5830967                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        727339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              229156                       # Transaction distribution
system.membus.trans_dist::ReadResp             229758                       # Transaction distribution
system.membus.trans_dist::WriteReq             139113                       # Transaction distribution
system.membus.trans_dist::WriteResp            139113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          296                       # Transaction distribution
system.membus.trans_dist::WriteClean              106                       # Transaction distribution
system.membus.trans_dist::CleanEvict              230                       # Transaction distribution
system.membus.trans_dist::ReadExReq               155                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           321                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       363026                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        363026                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       727528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       738061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       726052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       726052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1464737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        54976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        72161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23323549                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1095284                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005489                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1095251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      33      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1095284                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1864307681                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10603625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              573781                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2087250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8488675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1405010365                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1423000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4467027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1116757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5583784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1116757                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4467027                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5583784                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5583784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5583784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11167568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       473209                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       473209                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1425410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1433602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1507570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11665                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22806532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22937604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23998733                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2531781875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2030784435                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1315705000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4467027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3350270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4467027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12284324                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4467027                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3350270                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7817297                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4467027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7817297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7817297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20101622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3350270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7817297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11167568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3350270                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1151928                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4502198                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3350270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11167568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1151928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15669766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       228626                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       228626                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       134400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       134400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       708610                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       726052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22675460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454601                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454601    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454601                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1061539875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1277519000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    816691642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17868108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      8934054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    843493805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22335135                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22360491                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44695627                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    839026778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40228600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      8934054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    888189432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25624580                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14548996                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24641540                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4571137                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       454657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2977793                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4467027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1174828395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    562845412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4467027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1746607862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    687922171                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    991680285                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1679602455                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4467027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1862750566                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1554525697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4467027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3426210317                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          281                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          301                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1225815                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87247                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1313062                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1225815                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1225815                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1225815                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87247                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1313062                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14417924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14661052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8627328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       225281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              229083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13426437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    982746231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1151928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1993585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             999318181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1753657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17868108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    562845412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4467027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1116757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            588050962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1753657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31294546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1545591643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4467027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1116757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1151928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1993585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1587369143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    354138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003259271750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414458                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      229082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134802                       # Number of write requests accepted
system.mem_ctrls.readBursts                    229082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134802                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8421                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7400357955                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1144560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13409297955                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32328.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58578.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       202                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   213517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                229080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134802                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  201866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    411                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.047264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.661762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.219028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          584      2.36%      2.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          564      2.28%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          441      1.78%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          344      1.39%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          398      1.61%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          336      1.36%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          438      1.77%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          406      1.64%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21201     85.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1167.928571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    982.087288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             67     34.18%     34.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.51%     34.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           43     21.94%     56.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.51%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.51%     57.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           74     37.76%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      3.57%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     687.770408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    368.442889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    449.907424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     15.31%     15.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.53%     16.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      8.16%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      3.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.51%     29.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      2.04%     31.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.51%     31.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.53%     33.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.51%     33.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.53%     35.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.51%     35.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.51%     36.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.51%     36.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.51%     37.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      7.65%     44.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          108     55.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14650368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8627392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14660988                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8627328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       998.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       588.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    999.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    588.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14670904375                       # Total gap between requests
system.mem_ctrls.avgGap                      40317.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14407236                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26816                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8257536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13426437.294386804104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 982017721.288618922234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1151928.065159594873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1976136.003852483584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1827816.745285189012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17868108.326224662364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 562845412.276076912880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4467027.081556165591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1046959.472239726456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       225281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          402                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    173566745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13189473285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     25844475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20413450                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9343826315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29677209000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 219462065000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    588624125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     42898500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56352.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58546.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     97526.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44766.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23243349.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7245412.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1700939.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    574828.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    167572.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9566868495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    793800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4313570005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1022                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18455047.945205                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    113662335.484198                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1213875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545334750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8827023000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9430529500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1329260                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1329260                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1329260                       # number of overall hits
system.cpu.icache.overall_hits::total         1329260                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          281                       # number of overall misses
system.cpu.icache.overall_misses::total           281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12246875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12246875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12246875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12246875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1329541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1329541                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1329541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1329541                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43583.185053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43583.185053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43583.185053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43583.185053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11806250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11806250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11806250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11806250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42015.124555                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42015.124555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42015.124555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42015.124555                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1329260                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1329260                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12246875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12246875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1329541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1329541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43583.185053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43583.185053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11806250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11806250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42015.124555                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42015.124555                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.894679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               84900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1369.354839                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.894679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2659363                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2659363                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       141932                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           141932                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       141932                       # number of overall hits
system.cpu.dcache.overall_hits::total          141932                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          607                       # number of overall misses
system.cpu.dcache.overall_misses::total           607                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     47329625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     47329625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     47329625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     47329625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       142539                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       142539                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       142539                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       142539                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004258                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77973.023064                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77973.023064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77973.023064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77973.023064                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          296                       # number of writebacks
system.cpu.dcache.writebacks::total               296                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36241125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36241125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36241125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36241125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11532625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11532625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003339                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003339                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003339                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003339                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76136.817227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76136.817227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76136.817227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76136.817227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.623307                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.623307                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    464                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        88315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           88315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24819875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24819875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76841.718266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76841.718266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24203875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24203875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11532625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11532625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75401.479751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75401.479751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.669811                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.669811                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22509750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22509750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79259.683099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79259.683099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4713                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4713                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12037250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12037250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77659.677419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77659.677419                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       363026                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       363026                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3787959000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3787959000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10434.401393                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10434.401393                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        71494                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        71494                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       291532                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       291532                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3660179681                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3660179681                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12554.984293                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12554.984293                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           466.816360                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7780                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               570                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.649123                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   466.816360                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.911751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.911751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3474841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3474841                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18257552500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18257720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    341                       # Simulator instruction rate (inst/s)
host_mem_usage                                8071700                       # Number of bytes of host memory used
host_op_rate                                      348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23682.01                       # Real time elapsed on the host
host_tick_rate                                 619509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8066557                       # Number of instructions simulated
sim_ops                                       8248789                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014671                       # Number of seconds simulated
sim_ticks                                 14671222500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.656501                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391793                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               401195                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                533                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3193                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            399092                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1152                       # Number of indirect misses.
system.cpu.branchPred.lookups                  422624                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8026                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2493596                       # Number of instructions committed
system.cpu.committedOps                       2526608                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.362787                       # CPI: cycles per instruction
system.cpu.discardedOps                          8944                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1266206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86898                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           771651                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2554420                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297372                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      511                       # number of quiesce instructions executed
system.cpu.numCycles                          8385433                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       511                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1650808     65.34%     65.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1130      0.04%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89454      3.54%     68.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                785215     31.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2526608                       # Class of committed instruction
system.cpu.quiesceCycles                     15088523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5831013                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        727345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              229156                       # Transaction distribution
system.membus.trans_dist::ReadResp             229761                       # Transaction distribution
system.membus.trans_dist::WriteReq             139113                       # Transaction distribution
system.membus.trans_dist::WriteResp            139113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          297                       # Transaction distribution
system.membus.trans_dist::WriteClean              106                       # Transaction distribution
system.membus.trans_dist::CleanEvict              232                       # Transaction distribution
system.membus.trans_dist::ReadExReq               155                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            283                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           322                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       363026                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        363026                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       727531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       738064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       726052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       726052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1464746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        72289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23323805                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1095287                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005489                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1095254    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      33      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1095287                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1864314681                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10603625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              579406                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2087250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8494425                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1405010365                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1433000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4466976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1116744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5583720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1116744                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4466976                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5583720                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5583720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5583720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11167440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       473209                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       473209                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1425410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1433602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1507570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11665                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22806532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22937604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23998733                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2531781875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2030784435                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1315705000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4466976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3350232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4466976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12284184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4466976                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3350232                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7817208                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4466976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7817208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7817208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20101392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3350232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7817208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11167440                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3350232                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1151915                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4502147                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3350232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11167440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1151915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15669587                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       228626                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       228626                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       134400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       134400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       708610                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       726052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22675460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454601                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454601    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454601                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1061539875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1277519000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    816682318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17867904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      8933952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    843484175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22334880                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22360236                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44695117                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    839017198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40228140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      8933952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    888179291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25624580                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14548996                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24641540                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4571137                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       454657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2977793                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4466976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1174814982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    562838986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4466976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1746587921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    687914317                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    991668963                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1679583279                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4466976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1862729299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1554507949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4466976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3426171200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18112                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18112                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          283                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          303                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1234526                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87246                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1321771                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1234526                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1234526                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1234526                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87246                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1321771                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14417924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14661116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8627392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       225281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              229084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134803                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13426284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    982735011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1151915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1997925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             999311134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1757999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17867904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    562838986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4466976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1116744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            588048610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1757999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31294188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1545573997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4466976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1116744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1151915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1997925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1587359745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    354138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003259271750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      229083                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134803                       # Number of write requests accepted
system.mem_ctrls.readBursts                    229083                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134803                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8421                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7400357955                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1144565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13409324205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32328.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58578.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       202                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   213518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                229081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134803                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  201866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    411                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.047264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.661762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.219028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          584      2.36%      2.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          564      2.28%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          441      1.78%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          344      1.39%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          398      1.61%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          336      1.36%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          438      1.77%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          406      1.64%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21201     85.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1167.928571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    982.087288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             67     34.18%     34.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.51%     34.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           43     21.94%     56.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.51%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.51%     57.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           74     37.76%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      3.57%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     687.770408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    368.442889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    449.907424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     15.31%     15.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.53%     16.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      8.16%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      3.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.51%     29.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      2.04%     31.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.51%     31.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.53%     33.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.51%     33.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.53%     35.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.51%     35.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.51%     36.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.51%     36.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.51%     37.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      7.65%     44.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          108     55.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14650432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8627392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14661052                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8627392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       998.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       588.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    999.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    588.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14671168125                       # Total gap between requests
system.mem_ctrls.avgGap                      40318.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14407236                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        29056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26816                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8257536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13426284.005985185504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 982006509.682475328445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1151914.913702658378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1980475.723819197621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1827795.877269259421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17867904.327672760934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 562838986.321691989899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4466976.081918190233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1046947.519199575880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       225281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    173566745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13189473285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     25844475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20439700                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9343826315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29677209000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 219462065000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    588624125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     42898500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56352.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58546.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     97526.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44725.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23185673.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7245412.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1700939.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    574828.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    167572.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9566868495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    793800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4313737505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1022                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18455047.945205                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    113662335.484198                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1213875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545334750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8827190500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9430529500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1329270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1329270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1329270                       # number of overall hits
system.cpu.icache.overall_hits::total         1329270                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          283                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            283                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          283                       # number of overall misses
system.cpu.icache.overall_misses::total           283                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12332500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12332500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12332500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12332500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1329553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1329553                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1329553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1329553                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43577.738516                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43577.738516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43577.738516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43577.738516                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          283                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11889125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11889125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11889125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11889125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42011.042403                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42011.042403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42011.042403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42011.042403                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1329270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1329270                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          283                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           283                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12332500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12332500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1329553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1329553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43577.738516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43577.738516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11889125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11889125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42011.042403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42011.042403                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.894783                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2924645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6030.195876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.894783                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2659389                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2659389                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       141937                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           141937                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       141937                       # number of overall hits
system.cpu.dcache.overall_hits::total          141937                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          608                       # number of overall misses
system.cpu.dcache.overall_misses::total           608                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     47389625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     47389625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     47389625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     47389625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       142545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       142545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       142545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       142545                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004265                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004265                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004265                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77943.462171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77943.462171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77943.462171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77943.462171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          297                       # number of writebacks
system.cpu.dcache.writebacks::total               297                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36299750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36299750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36299750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36299750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11532625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11532625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003346                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003346                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003346                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003346                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76100.104822                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76100.104822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76100.104822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76100.104822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.623307                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.623307                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    465                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        88320                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           88320                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24879875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24879875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76789.737654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76789.737654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11532625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11532625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75349.378882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75349.378882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.669811                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.669811                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22509750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22509750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79259.683099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79259.683099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4713                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4713                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12037250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12037250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77659.677419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77659.677419                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       363026                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       363026                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3787959000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3787959000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10434.401393                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10434.401393                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        71494                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        71494                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       291532                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       291532                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3660179681                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3660179681                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12554.984293                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12554.984293                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           466.815814                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              145952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               990                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.426263                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   466.815814                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.911750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.911750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3474866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3474866                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18257720000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
