{"201702": {"c": "EE 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 9, "ca": 20, "pr": ["EE 401", "EL 401"], "co": ["EE 402R"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 9, "tc": 20}], "ce": 0, "p": 352}, "catList": ["VLSI system computer aided design (CAD) tools; laboratory experience in custom VLSI system chip design on workstations using concepts of cell hierarchy; design of large adder arrays and multipliers; VLSI architecture design; pipelining; low-power design strategies; final proje involving specification, design and evaluation of a VLSI chip or VLSI CAD program; written report and oral presentation on the final project."]}