Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul  2 23:50:01 2022
| Host         : tueszero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16850)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1987)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16850)
----------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: sound_effect/r_addr_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sound_effect/r_addr_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sound_effect/r_addr_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sound_effect/r_ctrl_reg[1]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[4]_rep/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[5]_rep__1/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[6]_rep/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[7]_rep/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 1049 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy1/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy2/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy3/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy4/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy5/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy4/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy5/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy6/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy7/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy8/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy1/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy2/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy3/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy4/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage3_enemy5/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy2/cnt_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy3/cnt_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1987)
---------------------------------------------------
 There are 1987 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.214     -179.396                     42                10951        0.007        0.000                      0                10951        0.538        0.000                       0                  4203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.815        0.000                      0                10762        0.007        0.000                      0                10762        3.000        0.000                       0                  4067  
  clk_1x_pre       -5.214     -179.396                     42                  189        0.275        0.000                      0                  189        6.234        0.000                       0                   124  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 2.499ns (28.780%)  route 6.184ns (71.220%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.116     6.600    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.724    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=6, routed)           0.971     8.244    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X34Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.368 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_8__0/O
                         net (fo=7, routed)           1.269     9.638    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_8__0_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.762 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          1.247    11.009    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_aid_match__6
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.133 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.581    11.714    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[9]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 2.499ns (29.080%)  route 6.095ns (70.920%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.116     6.600    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.724    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=6, routed)           0.971     8.244    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X34Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.368 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_8__0/O
                         net (fo=7, routed)           1.269     9.638    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_8__0_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.762 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          1.247    11.009    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_aid_match__6
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.133 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.491    11.624    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X38Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X38Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[10]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 2.499ns (29.080%)  route 6.095ns (70.920%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.116     6.600    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.724    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=6, routed)           0.971     8.244    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X34Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.368 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_8__0/O
                         net (fo=7, routed)           1.269     9.638    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_8__0_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.762 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          1.247    11.009    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_aid_match__6
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.133 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.491    11.624    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X38Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X38Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[11]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 2.499ns (29.080%)  route 6.095ns (70.920%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.116     6.600    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.724    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=6, routed)           0.971     8.244    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X34Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.368 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_8__0/O
                         net (fo=7, routed)           1.269     9.638    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_8__0_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.762 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          1.247    11.009    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_aid_match__6
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.133 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.491    11.624    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X38Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X38Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[8]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 2.867ns (34.070%)  route 5.548ns (65.930%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.818     7.299    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.423 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.423    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.936 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.936    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.053    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.282 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.035     9.317    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X49Y85         LUT4 (Prop_lut4_I0_O)        0.310     9.627 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.450    10.077    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.201 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.245    11.446    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.455    12.634    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.404    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 2.867ns (34.070%)  route 5.548ns (65.930%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.818     7.299    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.423 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.423    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.936 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.936    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.053    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.282 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.035     9.317    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X49Y85         LUT4 (Prop_lut4_I0_O)        0.310     9.627 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.450    10.077    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.201 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.245    11.446    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.455    12.634    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.404    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 2.867ns (34.070%)  route 5.548ns (65.930%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.818     7.299    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.423 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.423    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.936 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.936    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.053    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.282 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.035     9.317    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X49Y85         LUT4 (Prop_lut4_I0_O)        0.310     9.627 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.450    10.077    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.201 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.245    11.446    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.455    12.634    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.404    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 2.867ns (34.070%)  route 5.548ns (65.930%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.818     7.299    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.423 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.423    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.936 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.936    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.053    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.282 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.035     9.317    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X49Y85         LUT4 (Prop_lut4_I0_O)        0.310     9.627 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.450    10.077    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.201 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.245    11.446    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.455    12.634    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.404    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 2.867ns (34.070%)  route 5.548ns (65.930%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.818     7.299    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.423 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.423    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.936 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.936    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.053    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.282 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.035     9.317    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X49Y85         LUT4 (Prop_lut4_I0_O)        0.310     9.627 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.450    10.077    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.201 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.245    11.446    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.455    12.634    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.404    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 2.867ns (34.070%)  route 5.548ns (65.930%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.818     7.299    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.423 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.423    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.936 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.936    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.053    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.282 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.035     9.317    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X49Y85         LUT4 (Prop_lut4_I0_O)        0.310     9.627 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.450    10.077    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.201 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.245    11.446    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.455    12.634    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.404    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.076%)  route 0.202ns (58.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.548     0.884    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X52Y85         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/Q
                         net (fo=1, routed)           0.202     1.227    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[28]
    SLICE_X49Y86         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.819     1.185    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y86         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.070     1.220    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.639     0.975    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X43Y100        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.104     1.207    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[7]
    SLICE_X41Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.825     1.191    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X41Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.022     1.178    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.324%)  route 0.224ns (54.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.555     0.891    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y93         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=6, routed)           0.224     1.256    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.301 r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.301    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.820     1.186    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X50Y95         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120     1.271    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.628%)  route 0.181ns (46.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.547     0.883    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y83         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_25_reg/Q
                         net (fo=1, routed)           0.181     1.227    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.272 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_1/O
                         net (fo=1, routed)           0.000     1.272    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[10]
    SLICE_X49Y83         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.817     1.183    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X49Y83         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.091     1.239    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.151%)  route 0.108ns (45.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.639     0.975    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X43Y100        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.108     1.211    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[5]
    SLICE_X40Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.825     1.191    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X40Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.019     1.175    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.019%)  route 0.240ns (62.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.547     0.883    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y83         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[22]/Q
                         net (fo=1, routed)           0.240     1.263    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X48Y87         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.820     1.186    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y87         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.076     1.227    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.683%)  route 0.211ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.548     0.884    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X50Y85         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[11]/Q
                         net (fo=1, routed)           0.211     1.259    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[20]
    SLICE_X48Y86         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.819     1.185    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y86         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.070     1.220    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.550     0.886    zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y82         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.115     1.142    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X38Y82         SRLC32E                                      r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.816     1.182    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.918    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.101    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.639     0.975    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X45Y100        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.216    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X46Y101        SRL16E                                       r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.911     1.277    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y101        SRL16E                                       r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     0.991    
    SLICE_X46Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.174    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.995%)  route 0.240ns (63.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.546     0.882    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[28]/Q
                         net (fo=1, routed)           0.240     1.263    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X48Y85         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.819     1.185    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.070     1.220    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y110    sound_effect/r_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y110    sound_effect/r_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86     zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :           42  Failing Endpoints,  Worst Slack       -5.214ns,  Total Violation     -179.396ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.214ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.550ns  (logic 3.735ns (20.135%)  route 14.815ns (79.865%))
  Logic Levels:           21  (CARRY4=2 LUT2=1 LUT3=2 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.469ns = ( 19.937 - 13.468 ) 
    Source Clock Delay      (SCD):    7.094ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.916     7.094    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X83Y106        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDSE (Prop_fdse_C_Q)         0.456     7.550 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=347, routed)         1.508     9.058    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/Q[1]
    SLICE_X102Y111       LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5/O
                         net (fo=1, routed)           0.000     9.182    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.715 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.934 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_2/O[0]
                         net (fo=31, routed)          1.125    11.060    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/sprite_render_y00_out[2]
    SLICE_X100Y113       LUT5 (Prop_lut5_I2_O)        0.295    11.355 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/g0_b1__4/O
                         net (fo=1, routed)           0.667    12.022    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_0[1]
    SLICE_X100Y114       LUT3 (Prop_lut3_I0_O)        0.124    12.146 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60/O
                         net (fo=1, routed)           0.680    12.826    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60_n_0
    SLICE_X100Y114       LUT6 (Prop_lut6_I5_O)        0.124    12.950 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49/O
                         net (fo=1, routed)           0.769    13.718    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_n_0
    SLICE_X100Y120       LUT5 (Prop_lut5_I4_O)        0.124    13.842 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38/O
                         net (fo=2, routed)           0.594    14.436    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38_n_0
    SLICE_X100Y121       LUT6 (Prop_lut6_I1_O)        0.124    14.560 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_31/O
                         net (fo=6, routed)           0.396    14.956    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sprite_blue_enemy_big_red_1[0]
    SLICE_X101Y121       LUT3 (Prop_lut3_I0_O)        0.124    15.080 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_182/O
                         net (fo=1, routed)           0.484    15.565    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_hit_enemy_big_red_1
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    15.689 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_79/O
                         net (fo=17, routed)          1.402    17.090    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_red1145_out
    SLICE_X95Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.214 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp/O
                         net (fo=3, routed)           0.164    17.378    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_3
    SLICE_X95Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.502 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1_rewire/O
                         net (fo=16, routed)          1.071    18.573    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7_0
    SLICE_X98Y129        LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp/O
                         net (fo=2, routed)           0.801    19.497    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds_reg[2]_2
    SLICE_X100Y128       LUT6 (Prop_lut6_I2_O)        0.124    19.621 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3/O
                         net (fo=8, routed)           0.684    20.305    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0
    SLICE_X101Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.429 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp/O
                         net (fo=2, routed)           0.971    21.401    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I0_O)        0.124    21.525 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1/O
                         net (fo=34, routed)          0.538    22.062    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0
    SLICE_X103Y128       LUT5 (Prop_lut5_I0_O)        0.124    22.186 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32/O
                         net (fo=16, routed)          0.856    23.043    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I4_O)        0.124    23.167 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0/O
                         net (fo=2, routed)           0.811    23.978    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0
    SLICE_X103Y132       LUT6 (Prop_lut6_I0_O)        0.124    24.102 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1/O
                         net (fo=3, routed)           0.842    24.944    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.124    25.068 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_2__1/O
                         net (fo=1, routed)           0.452    25.520    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_1
    SLICE_X104Y132       LUT5 (Prop_lut5_I0_O)        0.124    25.644 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[4]_i_1__1/O
                         net (fo=1, routed)           0.000    25.644    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[4]_i_1__1_n_0
    SLICE_X104Y132       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.778    19.937    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X104Y132       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.619    20.556    
                         clock uncertainty           -0.203    20.353    
    SLICE_X104Y132       FDRE (Setup_fdre_C_D)        0.077    20.430    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.430    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                 -5.214    

Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.442ns  (logic 3.735ns (20.252%)  route 14.707ns (79.748%))
  Logic Levels:           21  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.466ns = ( 19.934 - 13.468 ) 
    Source Clock Delay      (SCD):    7.094ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.916     7.094    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X83Y106        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDSE (Prop_fdse_C_Q)         0.456     7.550 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=347, routed)         1.508     9.058    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/Q[1]
    SLICE_X102Y111       LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5/O
                         net (fo=1, routed)           0.000     9.182    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.715 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.934 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_2/O[0]
                         net (fo=31, routed)          1.125    11.060    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/sprite_render_y00_out[2]
    SLICE_X100Y113       LUT5 (Prop_lut5_I2_O)        0.295    11.355 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/g0_b1__4/O
                         net (fo=1, routed)           0.667    12.022    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_0[1]
    SLICE_X100Y114       LUT3 (Prop_lut3_I0_O)        0.124    12.146 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60/O
                         net (fo=1, routed)           0.680    12.826    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60_n_0
    SLICE_X100Y114       LUT6 (Prop_lut6_I5_O)        0.124    12.950 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49/O
                         net (fo=1, routed)           0.769    13.718    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_n_0
    SLICE_X100Y120       LUT5 (Prop_lut5_I4_O)        0.124    13.842 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38/O
                         net (fo=2, routed)           0.594    14.436    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38_n_0
    SLICE_X100Y121       LUT6 (Prop_lut6_I1_O)        0.124    14.560 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_31/O
                         net (fo=6, routed)           0.396    14.956    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sprite_blue_enemy_big_red_1[0]
    SLICE_X101Y121       LUT3 (Prop_lut3_I0_O)        0.124    15.080 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_182/O
                         net (fo=1, routed)           0.484    15.565    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_hit_enemy_big_red_1
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    15.689 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_79/O
                         net (fo=17, routed)          1.402    17.090    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_red1145_out
    SLICE_X95Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.214 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp/O
                         net (fo=3, routed)           0.164    17.378    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_3
    SLICE_X95Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.502 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1_rewire/O
                         net (fo=16, routed)          1.071    18.573    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7_0
    SLICE_X98Y129        LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp/O
                         net (fo=2, routed)           0.801    19.497    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds_reg[2]_2
    SLICE_X100Y128       LUT6 (Prop_lut6_I2_O)        0.124    19.621 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3/O
                         net (fo=8, routed)           0.684    20.305    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0
    SLICE_X101Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.429 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp/O
                         net (fo=2, routed)           0.971    21.401    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I0_O)        0.124    21.525 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1/O
                         net (fo=34, routed)          0.742    22.266    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0
    SLICE_X103Y133       LUT4 (Prop_lut4_I3_O)        0.124    22.390 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43/O
                         net (fo=2, routed)           0.731    23.121    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43_n_0
    SLICE_X105Y133       LUT6 (Prop_lut6_I0_O)        0.124    23.245 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_comp_1/O
                         net (fo=2, routed)           0.582    23.827    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0
    SLICE_X103Y131       LUT6 (Prop_lut6_I3_O)        0.124    23.951 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_comp/O
                         net (fo=3, routed)           0.819    24.770    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0
    SLICE_X105Y129       LUT3 (Prop_lut3_I1_O)        0.124    24.894 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_2__1/O
                         net (fo=1, routed)           0.518    25.412    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_2__1_n_0
    SLICE_X104Y129       LUT6 (Prop_lut6_I0_O)        0.124    25.536 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    25.536    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]_1[1]
    SLICE_X104Y129       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.775    19.934    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X104Y129       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.619    20.553    
                         clock uncertainty           -0.203    20.350    
    SLICE_X104Y129       FDRE (Setup_fdre_C_D)        0.081    20.431    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.431    
                         arrival time                         -25.536    
  -------------------------------------------------------------------
                         slack                                 -5.106    

Slack (VIOLATED) :        -5.088ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.364ns  (logic 3.139ns (17.094%)  route 15.225ns (82.906%))
  Logic Levels:           20  (LUT2=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 19.940 - 13.468 ) 
    Source Clock Delay      (SCD):    7.157ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.979     7.157    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X93Y100        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDSE (Prop_fdse_C_Q)         0.456     7.613 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/Q
                         net (fo=189, routed)         1.478     9.091    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep_0
    SLICE_X87Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_205/O
                         net (fo=3, routed)           0.661     9.876    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_205_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I1_O)        0.124    10.000 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111/O
                         net (fo=7, routed)           0.760    10.761    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.885 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_648/O
                         net (fo=1, routed)           0.701    11.586    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_648_n_0
    SLICE_X85Y108        LUT4 (Prop_lut4_I1_O)        0.124    11.710 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_296__0/O
                         net (fo=2, routed)           0.854    12.564    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_296__0_n_0
    SLICE_X84Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.688 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_147__0/O
                         net (fo=1, routed)           0.408    13.096    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_147__0_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.220 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_135__1/O
                         net (fo=1, routed)           0.682    13.902    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_135__1_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I2_O)        0.124    14.026 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_106__0/O
                         net (fo=1, routed)           0.462    14.488    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_106__0_n_0
    SLICE_X85Y124        LUT5 (Prop_lut5_I2_O)        0.124    14.612 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_74/O
                         net (fo=9, routed)           1.110    15.721    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/sprite_hit_s18
    SLICE_X93Y128        LUT6 (Prop_lut6_I1_O)        0.124    15.845 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[2]_i_89__0/O
                         net (fo=2, routed)           0.629    16.474    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_26
    SLICE_X95Y133        LUT2 (Prop_lut2_I1_O)        0.119    16.593 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_30__0/O
                         net (fo=8, routed)           0.799    17.392    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16__1_0
    SLICE_X103Y135       LUT6 (Prop_lut6_I5_O)        0.332    17.724 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_26__0/O
                         net (fo=2, routed)           0.709    18.433    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[2]_i_2__0
    SLICE_X101Y136       LUT4 (Prop_lut4_I0_O)        0.124    18.557 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[2]_i_7__1/O
                         net (fo=1, routed)           0.797    19.355    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[2]_0
    SLICE_X101Y137       LUT6 (Prop_lut6_I3_O)        0.124    19.479 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2__0/O
                         net (fo=18, routed)          0.913    20.391    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1]
    SLICE_X103Y137       LUT6 (Prop_lut6_I2_O)        0.124    20.515 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4/O
                         net (fo=2, routed)           0.653    21.169    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0
    SLICE_X103Y139       LUT6 (Prop_lut6_I0_O)        0.124    21.293 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2/O
                         net (fo=34, routed)          0.541    21.834    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0
    SLICE_X102Y138       LUT5 (Prop_lut5_I0_O)        0.124    21.958 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27/O
                         net (fo=14, routed)          0.835    22.793    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27_n_0
    SLICE_X104Y138       LUT6 (Prop_lut6_I3_O)        0.124    22.917 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30/O
                         net (fo=2, routed)           0.806    23.723    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0
    SLICE_X105Y137       LUT6 (Prop_lut6_I0_O)        0.124    23.847 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18/O
                         net (fo=3, routed)           0.821    24.667    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18_n_0
    SLICE_X105Y136       LUT5 (Prop_lut5_I0_O)        0.124    24.791 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2/O
                         net (fo=1, routed)           0.605    25.397    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2_n_0
    SLICE_X104Y136       LUT6 (Prop_lut6_I0_O)        0.124    25.521 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    25.521    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/D[1]
    SLICE_X104Y136       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.781    19.940    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X104Y136       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.619    20.559    
                         clock uncertainty           -0.203    20.356    
    SLICE_X104Y136       FDRE (Setup_fdre_C_D)        0.077    20.433    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.433    
                         arrival time                         -25.521    
  -------------------------------------------------------------------
                         slack                                 -5.088    

Slack (VIOLATED) :        -4.832ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.122ns  (logic 3.735ns (20.610%)  route 14.387ns (79.390%))
  Logic Levels:           21  (CARRY4=2 LUT2=1 LUT3=2 LUT5=7 LUT6=9)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.471ns = ( 19.939 - 13.468 ) 
    Source Clock Delay      (SCD):    7.094ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.916     7.094    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X83Y106        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDSE (Prop_fdse_C_Q)         0.456     7.550 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=347, routed)         1.508     9.058    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/Q[1]
    SLICE_X102Y111       LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5/O
                         net (fo=1, routed)           0.000     9.182    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.715 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.934 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_2/O[0]
                         net (fo=31, routed)          1.125    11.060    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/sprite_render_y00_out[2]
    SLICE_X100Y113       LUT5 (Prop_lut5_I2_O)        0.295    11.355 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/g0_b1__4/O
                         net (fo=1, routed)           0.667    12.022    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_0[1]
    SLICE_X100Y114       LUT3 (Prop_lut3_I0_O)        0.124    12.146 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60/O
                         net (fo=1, routed)           0.680    12.826    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60_n_0
    SLICE_X100Y114       LUT6 (Prop_lut6_I5_O)        0.124    12.950 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49/O
                         net (fo=1, routed)           0.769    13.718    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_n_0
    SLICE_X100Y120       LUT5 (Prop_lut5_I4_O)        0.124    13.842 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38/O
                         net (fo=2, routed)           0.594    14.436    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38_n_0
    SLICE_X100Y121       LUT6 (Prop_lut6_I1_O)        0.124    14.560 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_31/O
                         net (fo=6, routed)           0.396    14.956    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sprite_blue_enemy_big_red_1[0]
    SLICE_X101Y121       LUT3 (Prop_lut3_I0_O)        0.124    15.080 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_182/O
                         net (fo=1, routed)           0.484    15.565    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_hit_enemy_big_red_1
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    15.689 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_79/O
                         net (fo=17, routed)          1.402    17.090    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_red1145_out
    SLICE_X95Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.214 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp/O
                         net (fo=3, routed)           0.164    17.378    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_3
    SLICE_X95Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.502 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1_rewire/O
                         net (fo=16, routed)          0.692    18.194    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7_0
    SLICE_X95Y135        LUT5 (Prop_lut5_I4_O)        0.124    18.318 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__0/O
                         net (fo=1, routed)           0.845    19.163    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__0_n_0
    SLICE_X95Y135        LUT6 (Prop_lut6_I3_O)        0.124    19.287 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3/O
                         net (fo=7, routed)           1.020    20.307    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[4]
    SLICE_X99Y137        LUT6 (Prop_lut6_I2_O)        0.124    20.431 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_comp/O
                         net (fo=2, routed)           0.786    21.217    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0
    SLICE_X95Y136        LUT6 (Prop_lut6_I2_O)        0.124    21.341 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2__0/O
                         net (fo=35, routed)          0.759    22.101    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0_0
    SLICE_X94Y138        LUT5 (Prop_lut5_I4_O)        0.124    22.225 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0/O
                         net (fo=15, routed)          0.817    23.042    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0
    SLICE_X93Y136        LUT5 (Prop_lut5_I2_O)        0.124    23.166 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_35/O
                         net (fo=1, routed)           0.634    23.800    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias[4]_i_4__0_1
    SLICE_X93Y135        LUT6 (Prop_lut6_I3_O)        0.124    23.924 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias[4]_i_17__0/O
                         net (fo=1, routed)           0.643    24.566    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[4]_8
    SLICE_X93Y137        LUT6 (Prop_lut6_I5_O)        0.124    24.690 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.401    25.092    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]_2
    SLICE_X93Y138        LUT5 (Prop_lut5_I2_O)        0.124    25.216 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    25.216    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias[4]_i_1__0_n_0
    SLICE_X93Y138        FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.780    19.939    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X93Y138        FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.619    20.558    
                         clock uncertainty           -0.203    20.355    
    SLICE_X93Y138        FDRE (Setup_fdre_C_D)        0.029    20.384    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.384    
                         arrival time                         -25.216    
  -------------------------------------------------------------------
                         slack                                 -4.832    

Slack (VIOLATED) :        -4.777ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.006ns  (logic 3.139ns (17.433%)  route 14.867ns (82.567%))
  Logic Levels:           20  (LUT2=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 19.942 - 13.468 ) 
    Source Clock Delay      (SCD):    7.157ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.979     7.157    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X93Y100        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDSE (Prop_fdse_C_Q)         0.456     7.613 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/Q
                         net (fo=189, routed)         1.478     9.091    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep_0
    SLICE_X87Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_205/O
                         net (fo=3, routed)           0.661     9.876    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_205_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I1_O)        0.124    10.000 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111/O
                         net (fo=7, routed)           0.760    10.761    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.885 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_648/O
                         net (fo=1, routed)           0.701    11.586    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_648_n_0
    SLICE_X85Y108        LUT4 (Prop_lut4_I1_O)        0.124    11.710 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_296__0/O
                         net (fo=2, routed)           0.854    12.564    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_296__0_n_0
    SLICE_X84Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.688 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_147__0/O
                         net (fo=1, routed)           0.408    13.096    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_147__0_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.220 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_135__1/O
                         net (fo=1, routed)           0.682    13.902    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_135__1_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I2_O)        0.124    14.026 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_106__0/O
                         net (fo=1, routed)           0.462    14.488    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_106__0_n_0
    SLICE_X85Y124        LUT5 (Prop_lut5_I2_O)        0.124    14.612 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_74/O
                         net (fo=9, routed)           1.110    15.721    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/sprite_hit_s18
    SLICE_X93Y128        LUT6 (Prop_lut6_I1_O)        0.124    15.845 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[2]_i_89__0/O
                         net (fo=2, routed)           0.629    16.474    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_26
    SLICE_X95Y133        LUT2 (Prop_lut2_I1_O)        0.119    16.593 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_30__0/O
                         net (fo=8, routed)           0.799    17.392    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16__1_0
    SLICE_X103Y135       LUT6 (Prop_lut6_I5_O)        0.332    17.724 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_26__0/O
                         net (fo=2, routed)           0.709    18.433    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[2]_i_2__0
    SLICE_X101Y136       LUT4 (Prop_lut4_I0_O)        0.124    18.557 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[2]_i_7__1/O
                         net (fo=1, routed)           0.797    19.355    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[2]_0
    SLICE_X101Y137       LUT6 (Prop_lut6_I3_O)        0.124    19.479 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2__0/O
                         net (fo=18, routed)          0.913    20.391    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1]
    SLICE_X103Y137       LUT6 (Prop_lut6_I2_O)        0.124    20.515 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4/O
                         net (fo=2, routed)           0.653    21.169    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0
    SLICE_X103Y139       LUT6 (Prop_lut6_I0_O)        0.124    21.293 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2/O
                         net (fo=34, routed)          0.541    21.834    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0
    SLICE_X102Y138       LUT5 (Prop_lut5_I0_O)        0.124    21.958 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27/O
                         net (fo=14, routed)          0.835    22.793    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27_n_0
    SLICE_X104Y138       LUT6 (Prop_lut6_I3_O)        0.124    22.917 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30/O
                         net (fo=2, routed)           0.806    23.723    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0
    SLICE_X105Y137       LUT6 (Prop_lut6_I0_O)        0.124    23.847 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18/O
                         net (fo=3, routed)           0.668    24.514    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18_n_0
    SLICE_X104Y137       LUT6 (Prop_lut6_I1_O)        0.124    24.638 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6/O
                         net (fo=1, routed)           0.401    25.039    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0
    SLICE_X105Y138       LUT5 (Prop_lut5_I3_O)        0.124    25.163 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_2/O
                         net (fo=1, routed)           0.000    25.163    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/D[2]
    SLICE_X105Y138       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.783    19.942    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X105Y138       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.619    20.561    
                         clock uncertainty           -0.203    20.358    
    SLICE_X105Y138       FDRE (Setup_fdre_C_D)        0.029    20.387    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.387    
                         arrival time                         -25.163    
  -------------------------------------------------------------------
                         slack                                 -4.777    

Slack (VIOLATED) :        -4.721ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.130ns  (logic 3.611ns (19.917%)  route 14.519ns (80.083%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=2 LUT5=5 LUT6=10)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.539ns = ( 20.007 - 13.468 ) 
    Source Clock Delay      (SCD):    7.094ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.916     7.094    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X83Y106        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDSE (Prop_fdse_C_Q)         0.456     7.550 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=347, routed)         1.508     9.058    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/Q[1]
    SLICE_X102Y111       LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5/O
                         net (fo=1, routed)           0.000     9.182    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.715 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.934 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_2/O[0]
                         net (fo=31, routed)          1.125    11.060    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/sprite_render_y00_out[2]
    SLICE_X100Y113       LUT5 (Prop_lut5_I2_O)        0.295    11.355 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/g0_b1__4/O
                         net (fo=1, routed)           0.667    12.022    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_0[1]
    SLICE_X100Y114       LUT3 (Prop_lut3_I0_O)        0.124    12.146 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60/O
                         net (fo=1, routed)           0.680    12.826    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60_n_0
    SLICE_X100Y114       LUT6 (Prop_lut6_I5_O)        0.124    12.950 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49/O
                         net (fo=1, routed)           0.769    13.718    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_n_0
    SLICE_X100Y120       LUT5 (Prop_lut5_I4_O)        0.124    13.842 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38/O
                         net (fo=2, routed)           0.594    14.436    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38_n_0
    SLICE_X100Y121       LUT6 (Prop_lut6_I1_O)        0.124    14.560 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_31/O
                         net (fo=6, routed)           0.396    14.956    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sprite_blue_enemy_big_red_1[0]
    SLICE_X101Y121       LUT3 (Prop_lut3_I0_O)        0.124    15.080 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_182/O
                         net (fo=1, routed)           0.484    15.565    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_hit_enemy_big_red_1
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    15.689 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_79/O
                         net (fo=17, routed)          1.402    17.090    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_red1145_out
    SLICE_X95Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.214 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp/O
                         net (fo=3, routed)           0.164    17.378    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_3
    SLICE_X95Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.502 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1_rewire/O
                         net (fo=16, routed)          1.071    18.573    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7_0
    SLICE_X98Y129        LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp/O
                         net (fo=2, routed)           0.801    19.497    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds_reg[2]_2
    SLICE_X100Y128       LUT6 (Prop_lut6_I2_O)        0.124    19.621 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3/O
                         net (fo=8, routed)           0.684    20.305    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0
    SLICE_X101Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.429 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp/O
                         net (fo=2, routed)           0.971    21.401    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I0_O)        0.124    21.525 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1/O
                         net (fo=34, routed)          0.579    22.103    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I3_O)        0.124    22.227 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_comp/O
                         net (fo=16, routed)          0.931    23.159    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0
    SLICE_X105Y129       LUT5 (Prop_lut5_I1_O)        0.124    23.283 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_18__1/O
                         net (fo=6, routed)           0.651    23.934    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_3
    SLICE_X104Y131       LUT6 (Prop_lut6_I0_O)        0.124    24.058 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[4]_i_5__1/O
                         net (fo=10, routed)          1.043    25.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[7]_1
    SLICE_X108Y128       LUT6 (Prop_lut6_I3_O)        0.124    25.224 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    25.224    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[2]_0
    SLICE_X108Y128       FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.848    20.007    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X108Y128       FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[2]/C
                         clock pessimism              0.619    20.626    
                         clock uncertainty           -0.203    20.423    
    SLICE_X108Y128       FDSE (Setup_fdse_C_D)        0.081    20.504    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         20.504    
                         arrival time                         -25.224    
  -------------------------------------------------------------------
                         slack                                 -4.721    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        17.985ns  (logic 3.139ns (17.454%)  route 14.846ns (82.546%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 19.940 - 13.468 ) 
    Source Clock Delay      (SCD):    7.157ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.979     7.157    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X93Y100        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDSE (Prop_fdse_C_Q)         0.456     7.613 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep/Q
                         net (fo=189, routed)         1.478     9.091    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[7]_rep_0
    SLICE_X87Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_205/O
                         net (fo=3, routed)           0.661     9.876    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_205_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I1_O)        0.124    10.000 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111/O
                         net (fo=7, routed)           0.760    10.761    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.885 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_648/O
                         net (fo=1, routed)           0.701    11.586    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_648_n_0
    SLICE_X85Y108        LUT4 (Prop_lut4_I1_O)        0.124    11.710 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_296__0/O
                         net (fo=2, routed)           0.854    12.564    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_296__0_n_0
    SLICE_X84Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.688 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_147__0/O
                         net (fo=1, routed)           0.408    13.096    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_147__0_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.220 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_135__1/O
                         net (fo=1, routed)           0.682    13.902    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_135__1_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I2_O)        0.124    14.026 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_106__0/O
                         net (fo=1, routed)           0.462    14.488    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_106__0_n_0
    SLICE_X85Y124        LUT5 (Prop_lut5_I2_O)        0.124    14.612 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_74/O
                         net (fo=9, routed)           1.110    15.721    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/sprite_hit_s18
    SLICE_X93Y128        LUT6 (Prop_lut6_I1_O)        0.124    15.845 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[2]_i_89__0/O
                         net (fo=2, routed)           0.629    16.474    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_26
    SLICE_X95Y133        LUT2 (Prop_lut2_I1_O)        0.119    16.593 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_30__0/O
                         net (fo=8, routed)           0.799    17.392    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16__1_0
    SLICE_X103Y135       LUT6 (Prop_lut6_I5_O)        0.332    17.724 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_26__0/O
                         net (fo=2, routed)           0.709    18.433    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[2]_i_2__0
    SLICE_X101Y136       LUT4 (Prop_lut4_I0_O)        0.124    18.557 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[2]_i_7__1/O
                         net (fo=1, routed)           0.797    19.355    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[2]_0
    SLICE_X101Y137       LUT6 (Prop_lut6_I3_O)        0.124    19.479 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2__0/O
                         net (fo=18, routed)          0.913    20.391    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1]
    SLICE_X103Y137       LUT6 (Prop_lut6_I2_O)        0.124    20.515 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4/O
                         net (fo=2, routed)           0.653    21.169    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0
    SLICE_X103Y139       LUT6 (Prop_lut6_I0_O)        0.124    21.293 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2/O
                         net (fo=34, routed)          0.541    21.834    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0
    SLICE_X102Y138       LUT5 (Prop_lut5_I0_O)        0.124    21.958 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27/O
                         net (fo=14, routed)          0.835    22.793    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27_n_0
    SLICE_X104Y138       LUT6 (Prop_lut6_I3_O)        0.124    22.917 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30/O
                         net (fo=2, routed)           0.806    23.723    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0
    SLICE_X105Y137       LUT6 (Prop_lut6_I0_O)        0.124    23.847 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18/O
                         net (fo=3, routed)           0.608    24.455    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18_n_0
    SLICE_X105Y134       LUT3 (Prop_lut3_I2_O)        0.124    24.579 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_3/O
                         net (fo=1, routed)           0.439    25.018    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_3_n_0
    SLICE_X104Y135       LUT5 (Prop_lut5_I3_O)        0.124    25.142 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    25.142    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/D[0]
    SLICE_X104Y135       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.781    19.940    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X104Y135       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/C
                         clock pessimism              0.619    20.559    
                         clock uncertainty           -0.203    20.356    
    SLICE_X104Y135       FDRE (Setup_fdre_C_D)        0.081    20.437    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.437    
                         arrival time                         -25.142    
  -------------------------------------------------------------------
                         slack                                 -4.705    

Slack (VIOLATED) :        -4.700ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.059ns  (logic 3.611ns (19.996%)  route 14.448ns (80.004%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=2 LUT5=5 LUT6=10)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 20.008 - 13.468 ) 
    Source Clock Delay      (SCD):    7.094ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.916     7.094    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X83Y106        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDSE (Prop_fdse_C_Q)         0.456     7.550 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=347, routed)         1.508     9.058    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/Q[1]
    SLICE_X102Y111       LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5/O
                         net (fo=1, routed)           0.000     9.182    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.715 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.934 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_2/O[0]
                         net (fo=31, routed)          1.125    11.060    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/sprite_render_y00_out[2]
    SLICE_X100Y113       LUT5 (Prop_lut5_I2_O)        0.295    11.355 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/g0_b1__4/O
                         net (fo=1, routed)           0.667    12.022    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_0[1]
    SLICE_X100Y114       LUT3 (Prop_lut3_I0_O)        0.124    12.146 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60/O
                         net (fo=1, routed)           0.680    12.826    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60_n_0
    SLICE_X100Y114       LUT6 (Prop_lut6_I5_O)        0.124    12.950 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49/O
                         net (fo=1, routed)           0.769    13.718    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_n_0
    SLICE_X100Y120       LUT5 (Prop_lut5_I4_O)        0.124    13.842 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38/O
                         net (fo=2, routed)           0.594    14.436    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38_n_0
    SLICE_X100Y121       LUT6 (Prop_lut6_I1_O)        0.124    14.560 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_31/O
                         net (fo=6, routed)           0.396    14.956    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sprite_blue_enemy_big_red_1[0]
    SLICE_X101Y121       LUT3 (Prop_lut3_I0_O)        0.124    15.080 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_182/O
                         net (fo=1, routed)           0.484    15.565    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_hit_enemy_big_red_1
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    15.689 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_79/O
                         net (fo=17, routed)          1.402    17.090    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_red1145_out
    SLICE_X95Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.214 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp/O
                         net (fo=3, routed)           0.164    17.378    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_3
    SLICE_X95Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.502 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1_rewire/O
                         net (fo=16, routed)          1.071    18.573    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7_0
    SLICE_X98Y129        LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp/O
                         net (fo=2, routed)           0.801    19.497    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds_reg[2]_2
    SLICE_X100Y128       LUT6 (Prop_lut6_I2_O)        0.124    19.621 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3/O
                         net (fo=8, routed)           0.684    20.305    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0
    SLICE_X101Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.429 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp/O
                         net (fo=2, routed)           0.971    21.401    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I0_O)        0.124    21.525 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1/O
                         net (fo=34, routed)          0.579    22.103    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0
    SLICE_X103Y130       LUT6 (Prop_lut6_I3_O)        0.124    22.227 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_comp/O
                         net (fo=16, routed)          0.931    23.159    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0
    SLICE_X105Y129       LUT5 (Prop_lut5_I1_O)        0.124    23.283 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_18__1/O
                         net (fo=6, routed)           0.651    23.934    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_3
    SLICE_X104Y131       LUT6 (Prop_lut6_I0_O)        0.124    24.058 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[4]_i_5__1/O
                         net (fo=10, routed)          0.971    25.029    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[7]_1
    SLICE_X106Y129       LUT6 (Prop_lut6_I4_O)        0.124    25.153 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_1__1/O
                         net (fo=1, routed)           0.000    25.153    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[6]_0
    SLICE_X106Y129       FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.849    20.008    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X106Y129       FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[6]/C
                         clock pessimism              0.619    20.627    
                         clock uncertainty           -0.203    20.424    
    SLICE_X106Y129       FDSE (Setup_fdse_C_D)        0.029    20.453    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         20.453    
                         arrival time                         -25.153    
  -------------------------------------------------------------------
                         slack                                 -4.700    

Slack (VIOLATED) :        -4.694ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 3.828ns (21.247%)  route 14.189ns (78.753%))
  Logic Levels:           21  (CARRY4=2 LUT2=1 LUT3=2 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.469ns = ( 19.937 - 13.468 ) 
    Source Clock Delay      (SCD):    7.094ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.916     7.094    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X83Y106        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDSE (Prop_fdse_C_Q)         0.456     7.550 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=347, routed)         1.508     9.058    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/Q[1]
    SLICE_X102Y111       LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5/O
                         net (fo=1, routed)           0.000     9.182    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.715 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.934 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_2/O[0]
                         net (fo=31, routed)          1.125    11.060    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/sprite_render_y00_out[2]
    SLICE_X100Y113       LUT5 (Prop_lut5_I2_O)        0.295    11.355 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/g0_b1__4/O
                         net (fo=1, routed)           0.667    12.022    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_0[1]
    SLICE_X100Y114       LUT3 (Prop_lut3_I0_O)        0.124    12.146 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60/O
                         net (fo=1, routed)           0.680    12.826    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60_n_0
    SLICE_X100Y114       LUT6 (Prop_lut6_I5_O)        0.124    12.950 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49/O
                         net (fo=1, routed)           0.769    13.718    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_n_0
    SLICE_X100Y120       LUT5 (Prop_lut5_I4_O)        0.124    13.842 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38/O
                         net (fo=2, routed)           0.594    14.436    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38_n_0
    SLICE_X100Y121       LUT6 (Prop_lut6_I1_O)        0.124    14.560 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_31/O
                         net (fo=6, routed)           0.396    14.956    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sprite_blue_enemy_big_red_1[0]
    SLICE_X101Y121       LUT3 (Prop_lut3_I0_O)        0.124    15.080 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_182/O
                         net (fo=1, routed)           0.484    15.565    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_hit_enemy_big_red_1
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    15.689 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_79/O
                         net (fo=17, routed)          1.402    17.090    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_red1145_out
    SLICE_X95Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.214 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp/O
                         net (fo=3, routed)           0.164    17.378    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_3
    SLICE_X95Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.502 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1_rewire/O
                         net (fo=16, routed)          1.071    18.573    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7_0
    SLICE_X98Y129        LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp/O
                         net (fo=2, routed)           0.801    19.497    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds_reg[2]_2
    SLICE_X100Y128       LUT6 (Prop_lut6_I2_O)        0.124    19.621 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3/O
                         net (fo=8, routed)           0.684    20.305    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0
    SLICE_X101Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.429 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp/O
                         net (fo=2, routed)           0.971    21.401    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I0_O)        0.124    21.525 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1/O
                         net (fo=34, routed)          0.538    22.062    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0
    SLICE_X103Y128       LUT5 (Prop_lut5_I0_O)        0.124    22.186 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32/O
                         net (fo=16, routed)          0.856    23.043    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I4_O)        0.124    23.167 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0/O
                         net (fo=2, routed)           0.811    23.978    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0
    SLICE_X103Y132       LUT6 (Prop_lut6_I0_O)        0.124    24.102 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1/O
                         net (fo=3, routed)           0.668    24.770    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0
    SLICE_X103Y132       LUT5 (Prop_lut5_I2_O)        0.124    24.894 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[2]_i_3__0/O
                         net (fo=1, routed)           0.000    24.894    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[2]_i_3__0_n_0
    SLICE_X103Y132       MUXF7 (Prop_muxf7_I1_O)      0.217    25.111 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.111    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]_1[0]
    SLICE_X103Y132       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.778    19.937    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X103Y132       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.619    20.556    
                         clock uncertainty           -0.203    20.353    
    SLICE_X103Y132       FDRE (Setup_fdre_C_D)        0.064    20.417    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.417    
                         arrival time                         -25.111    
  -------------------------------------------------------------------
                         slack                                 -4.694    

Slack (VIOLATED) :        -4.683ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.089ns  (logic 3.735ns (20.648%)  route 14.354ns (79.352%))
  Logic Levels:           21  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.539ns = ( 20.007 - 13.468 ) 
    Source Clock Delay      (SCD):    7.094ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.806     3.100    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.916     7.094    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_clk_1x
    SLICE_X83Y106        FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDSE (Prop_fdse_C_Q)         0.456     7.550 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=347, routed)         1.508     9.058    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/Q[1]
    SLICE_X102Y111       LUT2 (Prop_lut2_I0_O)        0.124     9.182 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5/O
                         net (fo=1, routed)           0.000     9.182    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_5_n_0
    SLICE_X102Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.715 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_1_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.934 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0__8_i_2/O[0]
                         net (fo=31, routed)          1.125    11.060    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/sprite_render_y00_out[2]
    SLICE_X100Y113       LUT5 (Prop_lut5_I2_O)        0.295    11.355 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/g0_b1__4/O
                         net (fo=1, routed)           0.667    12.022    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_0[1]
    SLICE_X100Y114       LUT3 (Prop_lut3_I0_O)        0.124    12.146 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60/O
                         net (fo=1, routed)           0.680    12.826    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[3]_i_60_n_0
    SLICE_X100Y114       LUT6 (Prop_lut6_I5_O)        0.124    12.950 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49/O
                         net (fo=1, routed)           0.769    13.718    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_49_n_0
    SLICE_X100Y120       LUT5 (Prop_lut5_I4_O)        0.124    13.842 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38/O
                         net (fo=2, routed)           0.594    14.436    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_38_n_0
    SLICE_X100Y121       LUT6 (Prop_lut6_I1_O)        0.124    14.560 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_31/O
                         net (fo=6, routed)           0.396    14.956    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sprite_blue_enemy_big_red_1[0]
    SLICE_X101Y121       LUT3 (Prop_lut3_I0_O)        0.124    15.080 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_182/O
                         net (fo=1, routed)           0.484    15.565    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_hit_enemy_big_red_1
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    15.689 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_79/O
                         net (fo=17, routed)          1.402    17.090    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_red1145_out
    SLICE_X95Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.214 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp/O
                         net (fo=3, routed)           0.164    17.378    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_3
    SLICE_X95Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.502 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1_rewire/O
                         net (fo=16, routed)          1.071    18.573    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7_0
    SLICE_X98Y129        LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp/O
                         net (fo=2, routed)           0.801    19.497    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds_reg[2]_2
    SLICE_X100Y128       LUT6 (Prop_lut6_I2_O)        0.124    19.621 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3/O
                         net (fo=8, routed)           0.684    20.305    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0
    SLICE_X101Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.429 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp/O
                         net (fo=2, routed)           0.971    21.401    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I0_O)        0.124    21.525 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1/O
                         net (fo=34, routed)          0.538    22.062    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0
    SLICE_X103Y128       LUT5 (Prop_lut5_I0_O)        0.124    22.186 r  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32/O
                         net (fo=16, routed)          1.034    23.220    zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32_n_0
    SLICE_X103Y131       LUT5 (Prop_lut5_I1_O)        0.124    23.344 f  zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_13__1/O
                         net (fo=1, routed)           0.426    23.771    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_5
    SLICE_X105Y130       LUT6 (Prop_lut6_I0_O)        0.124    23.895 f  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[4]_i_3__1/O
                         net (fo=11, routed)          0.606    24.501    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_1
    SLICE_X107Y129       LUT6 (Prop_lut6_I3_O)        0.124    24.625 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds[4]_i_2__0_comp_1/O
                         net (fo=3, routed)           0.434    25.059    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[4]_1
    SLICE_X108Y128       LUT4 (Prop_lut4_I3_O)        0.124    25.183 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_1__0/O
                         net (fo=1, routed)           0.000    25.183    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]_0
    SLICE_X108Y128       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        1.612    16.260    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         1.848    20.007    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X108Y128       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]/C
                         clock pessimism              0.619    20.626    
                         clock uncertainty           -0.203    20.423    
    SLICE_X108Y128       FDRE (Setup_fdre_C_D)        0.077    20.500    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         20.500    
                         arrival time                         -25.183    
  -------------------------------------------------------------------
                         slack                                 -4.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.682     2.220    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X105Y128       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDRE (Prop_fdre_C_Q)         0.141     2.361 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/Q
                         net (fo=12, routed)          0.180     2.541    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/Q[0]
    SLICE_X105Y128       LUT5 (Prop_lut5_I3_O)        0.045     2.586 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.586    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[1]_i_1__1_n_0
    SLICE_X105Y128       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.955     2.843    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X105Y128       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/C
                         clock pessimism             -0.623     2.220    
    SLICE_X105Y128       FDRE (Hold_fdre_C_D)         0.091     2.311    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.178%)  route 0.180ns (41.822%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.686     2.224    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X93Y136        FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.141     2.365 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]/Q
                         net (fo=13, routed)          0.180     2.545    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_2__0_0[1]
    SLICE_X93Y136        LUT5 (Prop_lut5_I0_O)        0.045     2.590 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_3__1/O
                         net (fo=1, routed)           0.000     2.590    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_3__1_n_0
    SLICE_X93Y136        MUXF7 (Prop_muxf7_I1_O)      0.065     2.655 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.655    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[3]_0[0]
    SLICE_X93Y136        FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.959     2.847    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X93Y136        FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]/C
                         clock pessimism             -0.623     2.224    
    SLICE_X93Y136        FDRE (Hold_fdre_C_D)         0.105     2.329    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.089%)  route 0.793ns (84.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.710     2.247    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y127       FDPE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     2.388 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.793     3.182    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y126        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.980     2.868    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y126        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.033%)  route 0.797ns (84.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.710     2.247    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y127       FDPE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     2.388 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.797     3.185    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y125        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.980     2.868    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y125        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.692%)  route 0.819ns (85.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.710     2.247    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y127       FDPE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     2.388 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.819     3.207    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y127        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.981     2.869    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/o_clk_1x
    OLOGIC_X1Y127        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.207%)  route 0.342ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.710     2.247    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X106Y129       FDSE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y129       FDSE (Prop_fdse_C_Q)         0.141     2.388 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[6]/Q
                         net (fo=1, routed)           0.342     2.730    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/i_data[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.981     2.869    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.299    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.255%)  route 0.316ns (57.745%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.690     2.227    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X105Y138       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y138       FDRE (Prop_fdre_C_Q)         0.141     2.368 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/Q
                         net (fo=5, routed)           0.161     2.529    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[3]
    SLICE_X105Y138       LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias[4]_i_5/O
                         net (fo=10, routed)          0.155     2.729    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[9]
    SLICE_X105Y139       LUT6 (Prop_lut6_I4_O)        0.045     2.774 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.774    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds0_in[0]
    SLICE_X105Y139       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.965     2.853    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X105Y139       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[0]/C
                         clock pessimism             -0.609     2.244    
    SLICE_X105Y139       FDRE (Hold_fdre_C_D)         0.092     2.336    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.230%)  route 0.343ns (59.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.690     2.227    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X105Y138       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y138       FDRE (Prop_fdre_C_Q)         0.141     2.368 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/Q
                         net (fo=5, routed)           0.161     2.529    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[3]
    SLICE_X105Y138       LUT6 (Prop_lut6_I5_O)        0.045     2.574 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias[4]_i_5/O
                         net (fo=10, routed)          0.183     2.757    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[9]
    SLICE_X104Y138       LUT6 (Prop_lut6_I4_O)        0.045     2.802 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.802    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds0_in[7]
    SLICE_X104Y138       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.965     2.853    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X104Y138       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[7]/C
                         clock pessimism             -0.613     2.241    
    SLICE_X104Y138       FDRE (Hold_fdre_C_D)         0.121     2.362    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.632%)  route 0.893ns (86.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.710     2.247    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y127       FDPE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     2.388 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.893     3.282    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y128        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.981     2.869    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/o_clk_1x
    OLOGIC_X1Y128        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/master10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y128        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/master10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.228%)  route 0.345ns (67.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.597     0.933    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.709     2.247    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X108Y128       FDRE                                         r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164     2.411 r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]/Q
                         net (fo=1, routed)           0.345     2.755    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/i_data[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4068, routed)        0.864     1.230    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=122, routed)         0.981     2.869    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.299    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.456    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y138   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y139   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y138   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y130   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y130   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X99Y111    zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y135   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y135   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y136   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y138   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y127   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y128   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y129   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y128   zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X83Y99     zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X83Y99     zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X90Y96     zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



