// Seed: 1883705310
module module_0;
  reg id_1, id_2 = id_1;
  id_3(
      {id_1, id_1 ? id_1 : id_2 + 1'b0, 1}, 1, (1) - 1, id_2
  ); id_4(
      1 == 1, ~id_1
  ); id_5 :
  assert property (@((id_1)) id_3 ==? 1'b0) id_3 <= id_2;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  wire id_6;
  wire id_7, id_8;
  module_0();
endmodule
