---
id: 722
title: 'Porting my VHDL Character Generator to Spartan3: Reducing clock speeds and pipelining'
date: 2016-07-27T00:00:00+01:00
author: RSS reader
layout: post
guid: https://www.uelectronics.info/2016/07/27/porting-my-vhdl-character-generator-to-spartan3-reducing-clock-speeds-and-pipelining/
permalink: /2016/07/27/porting-my-vhdl-character-generator-to-spartan3-reducing-clock-speeds-and-pipelining/
rss_pi_source_url:
  - https://labs.domipheus.com/blog/porting-my-vhdl-character-generator-to-spartan3-reducing-clock-speeds-and-pipelining/
rss_pi_source_md5:
  - 9bb806cb00906c480e5c450ee6ce475c
rss_pi_canonical_url:
  - my_blog
categories:
  - RSS
tags:
  - RSS
---
&#013;  
This is an article on porting my VHDL character generator from a Xilinx Spartan6 device to one with a Spartan3. It starts off as a simple port, analyzing device primitive differences and accounting for them in the design. Along the … Continue reading →&#013;  
Source: <a href="https://labs.domipheus.com/blog/porting-my-vhdl-character-generator-to-spartan3-reducing-clock-speeds-and-pipelining/" target="_blank">Porting my VHDL Character Generator to Spartan3: Reducing clock speeds and pipelining</a>