Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Feb 15 18:31:25 2025
| Host         : navi running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.278        0.000                      0                   47        0.163        0.000                      0                   47        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.278        0.000                      0                   37        0.163        0.000                      0                   37        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.230        0.000                      0                   10        0.429        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.667ns (29.710%)  route 1.578ns (70.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT5 (Prop_lut5_I1_O)        0.149     7.232 r  u1/out_addr/O
                         net (fo=8, routed)           0.527     7.759    u1/out_addr__0[7]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706    15.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[4]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y116       FDRE (Setup_fdre_C_CE)      -0.413    15.037    u1/out_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.667ns (29.710%)  route 1.578ns (70.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT5 (Prop_lut5_I1_O)        0.149     7.232 r  u1/out_addr/O
                         net (fo=8, routed)           0.527     7.759    u1/out_addr__0[7]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706    15.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[5]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y116       FDRE (Setup_fdre_C_CE)      -0.413    15.037    u1/out_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.667ns (29.710%)  route 1.578ns (70.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT5 (Prop_lut5_I1_O)        0.149     7.232 r  u1/out_addr/O
                         net (fo=8, routed)           0.527     7.759    u1/out_addr__0[7]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706    15.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[6]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y116       FDRE (Setup_fdre_C_CE)      -0.413    15.037    u1/out_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/out_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.667ns (29.710%)  route 1.578ns (70.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT5 (Prop_lut5_I1_O)        0.149     7.232 r  u1/out_addr/O
                         net (fo=8, routed)           0.527     7.759    u1/out_addr__0[7]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706    15.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[7]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y116       FDRE (Setup_fdre_C_CE)      -0.413    15.037    u1/out_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.838%)  route 1.664ns (72.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT2 (Prop_lut2_I1_O)        0.124     7.207 r  u1/led[7]_i_1/O
                         net (fo=8, routed)           0.613     7.820    u1/transfer
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[0]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Setup_fdce_C_CE)      -0.205    15.246    u1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.838%)  route 1.664ns (72.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT2 (Prop_lut2_I1_O)        0.124     7.207 r  u1/led[7]_i_1/O
                         net (fo=8, routed)           0.613     7.820    u1/transfer
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[1]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Setup_fdce_C_CE)      -0.205    15.246    u1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.838%)  route 1.664ns (72.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT2 (Prop_lut2_I1_O)        0.124     7.207 r  u1/led[7]_i_1/O
                         net (fo=8, routed)           0.613     7.820    u1/transfer
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[2]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Setup_fdce_C_CE)      -0.205    15.246    u1/led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.838%)  route 1.664ns (72.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT2 (Prop_lut2_I1_O)        0.124     7.207 r  u1/led[7]_i_1/O
                         net (fo=8, routed)           0.613     7.820    u1/transfer
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[3]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Setup_fdce_C_CE)      -0.205    15.246    u1/led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.838%)  route 1.664ns (72.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT2 (Prop_lut2_I1_O)        0.124     7.207 r  u1/led[7]_i_1/O
                         net (fo=8, routed)           0.613     7.820    u1/transfer
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[4]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Setup_fdce_C_CE)      -0.205    15.246    u1/led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.642ns (27.838%)  route 1.664ns (72.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.829     5.514    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.518     6.032 r  u1/xfc_reg/Q
                         net (fo=7, routed)           1.051     7.083    u1/xfc
    SLICE_X161Y115       LUT2 (Prop_lut2_I1_O)        0.124     7.207 r  u1/led[7]_i_1/O
                         net (fo=8, routed)           0.613     7.820    u1/transfer
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[5]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Setup_fdce_C_CE)      -0.205    15.246    u1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  7.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.643     1.588    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u1/out_addr_reg[6]/Q
                         net (fo=1, routed)           0.113     1.842    u1/out_addr_reg_n_0_[6]
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[6]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Hold_fdce_C_D)         0.076     1.679    u1/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.643     1.588    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u1/out_addr_reg[7]/Q
                         net (fo=1, routed)           0.116     1.844    u1/out_addr_reg_n_0_[7]
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[7]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Hold_fdce_C_D)         0.078     1.681    u1/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.643     1.588    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u1/out_addr_reg[5]/Q
                         net (fo=1, routed)           0.112     1.841    u1/out_addr_reg_n_0_[5]
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[5]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Hold_fdce_C_D)         0.071     1.674    u1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.643     1.588    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u1/out_addr_reg[4]/Q
                         net (fo=1, routed)           0.119     1.848    u1/out_addr_reg_n_0_[4]
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[4]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Hold_fdce_C_D)         0.075     1.678    u1/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.174%)  route 0.115ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.643     1.588    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y116       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u1/out_addr_reg[0]/Q
                         net (fo=1, routed)           0.115     1.843    u1/out_addr_reg_n_0_[0]
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[0]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Hold_fdce_C_D)         0.046     1.649    u1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.038%)  route 0.147ns (50.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.643     1.588    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y116       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u1/out_addr_reg[2]/Q
                         net (fo=1, routed)           0.147     1.875    u1/out_addr_reg_n_0_[2]
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[2]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Hold_fdce_C_D)         0.047     1.650    u1/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u1/FSM_sequential_current_state_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_current_state_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y115       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y115       FDRE (Prop_fdre_C_Q)         0.141     1.730 r  u1/FSM_sequential_current_state_in_reg[1]/Q
                         net (fo=4, routed)           0.143     1.873    u1/current_state_in[1]
    SLICE_X161Y115       LUT6 (Prop_lut6_I3_O)        0.045     1.918 r  u1/FSM_sequential_current_state_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u1/FSM_sequential_current_state_in[0]_i_1_n_0
    SLICE_X161Y115       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y115       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[0]/C
                         clock pessimism             -0.519     1.589    
    SLICE_X161Y115       FDRE (Hold_fdre_C_D)         0.092     1.681    u1/FSM_sequential_current_state_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1/xfc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/hostif_fpga_psoc_xfc_raw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.186%)  route 0.163ns (43.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.646     1.591    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y111       FDCE (Prop_fdce_C_Q)         0.164     1.755 r  u1/xfc_reg/Q
                         net (fo=7, routed)           0.163     1.918    u1/xfc
    SLICE_X162Y112       LUT4 (Prop_lut4_I2_O)        0.045     1.963 r  u1/hostif_fpga_psoc_xfc_raw_i_1/O
                         net (fo=1, routed)           0.000     1.963    u1/hostif_fpga_psoc_xfc_raw_i_1_n_0
    SLICE_X162Y112       FDRE                                         r  u1/hostif_fpga_psoc_xfc_raw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.917     2.110    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y112       FDRE                                         r  u1/hostif_fpga_psoc_xfc_raw_reg/C
                         clock pessimism             -0.505     1.605    
    SLICE_X162Y112       FDRE (Hold_fdre_C_D)         0.120     1.725    u1/hostif_fpga_psoc_xfc_raw_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u1/out_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.639%)  route 0.175ns (55.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.643     1.588    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y116       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  u1/out_addr_reg[1]/Q
                         net (fo=1, routed)           0.175     1.904    u1/out_addr_reg_n_0_[1]
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[1]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Hold_fdce_C_D)         0.047     1.650    u1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u1/FSM_sequential_current_state_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_current_state_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y115       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y115       FDRE (Prop_fdre_C_Q)         0.141     1.730 r  u1/FSM_sequential_current_state_in_reg[1]/Q
                         net (fo=4, routed)           0.178     1.908    u1/current_state_in[1]
    SLICE_X161Y115       LUT6 (Prop_lut6_I3_O)        0.045     1.953 r  u1/FSM_sequential_current_state_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.953    u1/FSM_sequential_current_state_in[1]_i_1_n_0
    SLICE_X161Y115       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y115       FDRE                                         r  u1/FSM_sequential_current_state_in_reg[1]/C
                         clock pessimism             -0.519     1.589    
    SLICE_X161Y115       FDRE (Hold_fdre_C_D)         0.091     1.680    u1/FSM_sequential_current_state_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y112  u1/hostif_fpga_psoc_xfc_raw_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X160Y115  u1/led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X160Y115  u1/led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X160Y115  u1/led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X160Y115  u1/led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X160Y115  u1/led_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y112  u1/hostif_fpga_psoc_xfc_raw_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y112  u1/hostif_fpga_psoc_xfc_raw_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X160Y115  u1/led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X160Y115  u1/led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y115  u1/FSM_sequential_current_state_in_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y112  u1/hostif_fpga_psoc_xfc_raw_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y112  u1/hostif_fpga_psoc_xfc_raw_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X160Y115  u1/led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X160Y115  u1/led_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.015%)  route 0.846ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.846     6.815    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[0]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Recov_fdce_C_CLR)     -0.405    15.046    u1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.015%)  route 0.846ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.846     6.815    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[1]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Recov_fdce_C_CLR)     -0.405    15.046    u1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.015%)  route 0.846ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.846     6.815    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[2]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Recov_fdce_C_CLR)     -0.405    15.046    u1/led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.015%)  route 0.846ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.846     6.815    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[3]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Recov_fdce_C_CLR)     -0.405    15.046    u1/led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.015%)  route 0.846ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.846     6.815    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[4]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Recov_fdce_C_CLR)     -0.405    15.046    u1/led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.015%)  route 0.846ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.846     6.815    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[5]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Recov_fdce_C_CLR)     -0.405    15.046    u1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.015%)  route 0.846ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.846     6.815    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[6]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Recov_fdce_C_CLR)     -0.405    15.046    u1/led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.015%)  route 0.846ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 15.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.846     6.815    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707    15.207    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[7]/C
                         clock pessimism              0.279    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X160Y115       FDCE (Recov_fdce_C_CLR)     -0.405    15.046    u1/led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.354ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xfc_p1_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.016%)  route 0.810ns (63.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 15.208 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.810     6.779    u1/reset
    SLICE_X162Y113       FDCE                                         f  u1/xfc_p1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.708    15.208    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y113       FDCE                                         r  u1/xfc_p1_reg/C
                         clock pessimism              0.279    15.487    
                         clock uncertainty           -0.035    15.452    
    SLICE_X162Y113       FDCE (Recov_fdce_C_CLR)     -0.319    15.133    u1/xfc_p1_reg
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  8.354    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xfc_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.673%)  route 0.638ns (58.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.456     5.969 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.638     6.607    u1/reset
    SLICE_X162Y111       FDCE                                         f  u1/xfc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710    15.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
                         clock pessimism              0.279    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X162Y111       FDCE (Recov_fdce_C_CLR)     -0.319    15.135    u1/xfc_reg
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  8.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xfc_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.238     1.969    u1/reset
    SLICE_X162Y111       FDCE                                         f  u1/xfc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C
                         clock pessimism             -0.505     1.607    
    SLICE_X162Y111       FDCE (Remov_fdce_C_CLR)     -0.067     1.540    u1/xfc_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.357%)  route 0.339ns (70.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.339     2.070    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[0]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u1/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.357%)  route 0.339ns (70.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.339     2.070    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[1]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u1/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.357%)  route 0.339ns (70.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.339     2.070    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[2]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u1/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.357%)  route 0.339ns (70.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.339     2.070    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[3]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u1/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.357%)  route 0.339ns (70.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.339     2.070    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[4]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u1/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.357%)  route 0.339ns (70.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.339     2.070    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[5]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u1/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.357%)  route 0.339ns (70.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.339     2.070    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[6]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u1/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.357%)  route 0.339ns (70.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.339     2.070    u1/reset
    SLICE_X160Y115       FDCE                                         f  u1/led_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.915     2.108    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[7]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X160Y115       FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u1/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 u1/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/xfc_p1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.632%)  route 0.409ns (74.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y112       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  u1/reset_reg/Q
                         net (fo=22, routed)          0.409     2.140    u1/reset
    SLICE_X162Y113       FDCE                                         f  u1/xfc_p1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.916     2.109    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y113       FDCE                                         r  u1/xfc_p1_reg/C
                         clock pessimism             -0.505     1.604    
    SLICE_X162Y113       FDCE (Remov_fdce_C_CLR)     -0.067     1.537    u1/xfc_p1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.603    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.976ns  (logic 3.373ns (25.995%)  route 9.603ns (74.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.825     5.510    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.456     5.966 r  u1/led_reg[3]/Q
                         net (fo=1, routed)           9.603    15.569    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.917    18.486 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.486    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.968ns  (logic 3.525ns (27.185%)  route 9.442ns (72.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.825     5.510    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.419     5.929 r  u1/led_reg[4]/Q
                         net (fo=1, routed)           9.442    15.371    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.106    18.478 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.478    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.768ns  (logic 3.371ns (26.404%)  route 9.397ns (73.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.825     5.510    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.456     5.966 r  u1/led_reg[2]/Q
                         net (fo=1, routed)           9.397    15.363    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915    18.278 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.278    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.435ns  (logic 3.405ns (27.383%)  route 9.030ns (72.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.825     5.510    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.456     5.966 r  u1/led_reg[1]/Q
                         net (fo=1, routed)           9.030    14.996    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949    17.945 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.945    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.267ns  (logic 3.507ns (34.161%)  route 6.759ns (65.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.825     5.510    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.419     5.929 r  u1/led_reg[6]/Q
                         net (fo=1, routed)           6.759    12.688    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         3.088    15.777 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.777    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 3.512ns (35.413%)  route 6.405ns (64.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.825     5.510    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.419     5.929 r  u1/led_reg[5]/Q
                         net (fo=1, routed)           6.405    12.334    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.093    15.426 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.426    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 3.410ns (35.766%)  route 6.124ns (64.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.825     5.510    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.456     5.966 r  u1/led_reg[0]/Q
                         net (fo=1, routed)           6.124    12.090    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.954    15.043 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.043    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.470ns  (logic 3.563ns (37.619%)  route 5.908ns (62.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.825     5.510    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.419     5.929 r  u1/led_reg[7]/Q
                         net (fo=1, routed)           5.908    11.837    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         3.144    14.980 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.980    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/hostif_fpga_psoc_xfc_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hostif_fpga_psoc_xfc_raw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 4.090ns (68.693%)  route 1.864ns (31.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.828     5.513    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y112       FDRE                                         r  u1/hostif_fpga_psoc_xfc_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDRE (Prop_fdre_C_Q)         0.518     6.031 r  u1/hostif_fpga_psoc_xfc_raw_reg/Q
                         net (fo=2, routed)           1.864     7.895    hostif_fpga_psoc_xfc_raw_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.572    11.467 r  hostif_fpga_psoc_xfc_raw_OBUF_inst/O
                         net (fo=0)                   0.000    11.467    hostif_fpga_psoc_xfc_raw
    V8                                                                r  hostif_fpga_psoc_xfc_raw (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/hostif_fpga_psoc_xfc_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hostif_fpga_psoc_xfc_raw
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.437ns (77.415%)  route 0.419ns (22.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.645     1.590    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y112       FDRE                                         r  u1/hostif_fpga_psoc_xfc_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDRE (Prop_fdre_C_Q)         0.164     1.754 r  u1/hostif_fpga_psoc_xfc_raw_reg/Q
                         net (fo=2, routed)           0.419     2.173    hostif_fpga_psoc_xfc_raw_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.273     3.446 r  hostif_fpga_psoc_xfc_raw_OBUF_inst/O
                         net (fo=0)                   0.000     3.446    hostif_fpga_psoc_xfc_raw
    V8                                                                r  hostif_fpga_psoc_xfc_raw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.633ns  (logic 1.413ns (38.898%)  route 2.220ns (61.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.128     1.717 r  u1/led_reg[7]/Q
                         net (fo=1, routed)           2.220     3.936    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.285     5.221 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.221    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.648ns  (logic 1.358ns (37.234%)  route 2.290ns (62.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.141     1.730 r  u1/led_reg[0]/Q
                         net (fo=1, routed)           2.290     4.019    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.217     5.237 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.237    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.999ns  (logic 1.366ns (34.145%)  route 2.634ns (65.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.128     1.717 r  u1/led_reg[5]/Q
                         net (fo=1, routed)           2.634     4.350    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.238     5.588 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.588    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.230ns  (logic 1.360ns (32.158%)  route 2.869ns (67.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.128     1.717 r  u1/led_reg[6]/Q
                         net (fo=1, routed)           2.869     4.586    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.232     5.818 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.818    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.265ns  (logic 1.354ns (25.712%)  route 3.911ns (74.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.141     1.730 r  u1/led_reg[1]/Q
                         net (fo=1, routed)           3.911     5.641    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     6.853 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.853    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.457ns  (logic 1.322ns (24.227%)  route 4.135ns (75.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.141     1.730 r  u1/led_reg[3]/Q
                         net (fo=1, routed)           4.135     5.865    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     7.046 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.046    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.487ns  (logic 1.320ns (24.061%)  route 4.167ns (75.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.141     1.730 r  u1/led_reg[2]/Q
                         net (fo=1, routed)           4.167     5.896    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     7.075 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.075    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.593ns  (logic 1.377ns (24.619%)  route 4.216ns (75.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.644     1.589    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y115       FDCE                                         r  u1/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDCE (Prop_fdce_C_Q)         0.128     1.717 r  u1/led_reg[4]/Q
                         net (fo=1, routed)           4.216     5.933    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.249     7.182 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.182    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostif_psoc_data[7]
                            (input port)
  Destination:            u1/out_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.633ns  (logic 1.516ns (15.738%)  route 8.117ns (84.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  hostif_psoc_data[7] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  hostif_psoc_data_IBUF[7]_inst/O
                         net (fo=1, routed)           8.117     9.633    u1/D[7]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[7]/C

Slack:                    inf
  Source:                 hostif_psoc_data[4]
                            (input port)
  Destination:            u1/out_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.585ns  (logic 1.511ns (15.760%)  route 8.074ns (84.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  hostif_psoc_data[4] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[4]
    AB20                 IBUF (Prop_ibuf_I_O)         1.511     1.511 r  hostif_psoc_data_IBUF[4]_inst/O
                         net (fo=1, routed)           8.074     9.585    u1/D[4]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[4]/C

Slack:                    inf
  Source:                 hostif_psoc_data[5]
                            (input port)
  Destination:            u1/out_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.556ns  (logic 1.518ns (15.887%)  route 8.038ns (84.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  hostif_psoc_data[5] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[5]
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  hostif_psoc_data_IBUF[5]_inst/O
                         net (fo=1, routed)           8.038     9.556    u1/D[5]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[5]/C

Slack:                    inf
  Source:                 hostif_psoc_data[2]
                            (input port)
  Destination:            u1/out_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.551ns  (logic 1.517ns (15.878%)  route 8.035ns (84.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  hostif_psoc_data[2] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[2]
    AB21                 IBUF (Prop_ibuf_I_O)         1.517     1.517 r  hostif_psoc_data_IBUF[2]_inst/O
                         net (fo=1, routed)           8.035     9.551    u1/D[2]
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[2]/C

Slack:                    inf
  Source:                 hostif_psoc_data[1]
                            (input port)
  Destination:            u1/out_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.536ns  (logic 1.509ns (15.821%)  route 8.027ns (84.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  hostif_psoc_data[1] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[1]
    Y21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  hostif_psoc_data_IBUF[1]_inst/O
                         net (fo=1, routed)           8.027     9.536    u1/D[1]
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[1]/C

Slack:                    inf
  Source:                 hostif_psoc_data[0]
                            (input port)
  Destination:            u1/out_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.484ns  (logic 1.523ns (16.056%)  route 7.961ns (83.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  hostif_psoc_data[0] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[0]
    AB22                 IBUF (Prop_ibuf_I_O)         1.523     1.523 r  hostif_psoc_data_IBUF[0]_inst/O
                         net (fo=1, routed)           7.961     9.484    u1/D[0]
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[0]/C

Slack:                    inf
  Source:                 hostif_psoc_data[6]
                            (input port)
  Destination:            u1/out_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.403ns  (logic 1.514ns (16.104%)  route 7.889ns (83.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  hostif_psoc_data[6] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[6]
    AB18                 IBUF (Prop_ibuf_I_O)         1.514     1.514 r  hostif_psoc_data_IBUF[6]_inst/O
                         net (fo=1, routed)           7.889     9.403    u1/D[6]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[6]/C

Slack:                    inf
  Source:                 hostif_psoc_data[3]
                            (input port)
  Destination:            u1/out_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 1.515ns (16.286%)  route 7.789ns (83.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  hostif_psoc_data[3] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[3]
    AA21                 IBUF (Prop_ibuf_I_O)         1.515     1.515 r  hostif_psoc_data_IBUF[3]_inst/O
                         net (fo=1, routed)           7.789     9.304    u1/D[3]
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.206    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_raw
                            (input port)
  Destination:            u1/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.445ns  (logic 1.093ns (24.583%)  route 3.353ns (75.417%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn_raw (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn_raw
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  cpu_resetn_raw_IBUF_inst/O
                         net (fo=1, routed)           3.353     4.321    u1/cpu_resetn_raw_IBUF
    SLICE_X163Y112       LUT2 (Prop_lut2_I1_O)        0.124     4.445 r  u1/reset_i_1/O
                         net (fo=1, routed)           0.000     4.445    u1/reset_i_1_n_0
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.709     5.209    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C

Slack:                    inf
  Source:                 hostif_psoc_fpga_xfc_raw
                            (input port)
  Destination:            u1/xfc_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.459ns  (logic 1.519ns (61.747%)  route 0.941ns (38.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  hostif_psoc_fpga_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_fpga_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  hostif_psoc_fpga_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           0.941     2.459    u1/hostif_psoc_fpga_xfc_raw
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.710     5.210    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostif_psoc_fpga_xfc_raw
                            (input port)
  Destination:            u1/xfc_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.286ns (43.548%)  route 0.371ns (56.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  hostif_psoc_fpga_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_fpga_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hostif_psoc_fpga_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.657    u1/hostif_psoc_fpga_xfc_raw
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.919     2.112    u1/clk100MHZ_IBUF_BUFG
    SLICE_X162Y111       FDCE                                         r  u1/xfc_reg/C

Slack:                    inf
  Source:                 hostif_psoc_reset_raw
                            (input port)
  Destination:            u1/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.327ns (46.568%)  route 0.375ns (53.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  hostif_psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_reset_raw
    V7                   IBUF (Prop_ibuf_I_O)         0.282     0.282 r  hostif_psoc_reset_raw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.657    u1/hostif_psoc_reset_raw_IBUF
    SLICE_X163Y112       LUT2 (Prop_lut2_I0_O)        0.045     0.702 r  u1/reset_i_1/O
                         net (fo=1, routed)           0.000     0.702    u1/reset_i_1_n_0
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.917     2.110    u1/clk100MHZ_IBUF_BUFG
    SLICE_X163Y112       FDRE                                         r  u1/reset_reg/C

Slack:                    inf
  Source:                 hostif_psoc_data[3]
                            (input port)
  Destination:            u1/out_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.024ns  (logic 0.283ns (7.029%)  route 3.741ns (92.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  hostif_psoc_data[3] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[3]
    AA21                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  hostif_psoc_data_IBUF[3]_inst/O
                         net (fo=1, routed)           3.741     4.024    u1/D[3]
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.914     2.107    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[3]/C

Slack:                    inf
  Source:                 hostif_psoc_data[6]
                            (input port)
  Destination:            u1/out_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.074ns  (logic 0.282ns (6.915%)  route 3.793ns (93.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  hostif_psoc_data[6] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[6]
    AB18                 IBUF (Prop_ibuf_I_O)         0.282     0.282 r  hostif_psoc_data_IBUF[6]_inst/O
                         net (fo=1, routed)           3.793     4.074    u1/D[6]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.914     2.107    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[6]/C

Slack:                    inf
  Source:                 hostif_psoc_data[1]
                            (input port)
  Destination:            u1/out_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.139ns  (logic 0.276ns (6.676%)  route 3.862ns (93.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  hostif_psoc_data[1] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[1]
    Y21                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  hostif_psoc_data_IBUF[1]_inst/O
                         net (fo=1, routed)           3.862     4.139    u1/D[1]
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.914     2.107    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[1]/C

Slack:                    inf
  Source:                 hostif_psoc_data[5]
                            (input port)
  Destination:            u1/out_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.139ns  (logic 0.286ns (6.899%)  route 3.854ns (93.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  hostif_psoc_data[5] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[5]
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hostif_psoc_data_IBUF[5]_inst/O
                         net (fo=1, routed)           3.854     4.139    u1/D[5]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.914     2.107    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[5]/C

Slack:                    inf
  Source:                 hostif_psoc_data[4]
                            (input port)
  Destination:            u1/out_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.144ns  (logic 0.278ns (6.711%)  route 3.866ns (93.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  hostif_psoc_data[4] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[4]
    AB20                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  hostif_psoc_data_IBUF[4]_inst/O
                         net (fo=1, routed)           3.866     4.144    u1/D[4]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.914     2.107    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[4]/C

Slack:                    inf
  Source:                 hostif_psoc_data[0]
                            (input port)
  Destination:            u1/out_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.146ns  (logic 0.290ns (6.997%)  route 3.856ns (93.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  hostif_psoc_data[0] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[0]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  hostif_psoc_data_IBUF[0]_inst/O
                         net (fo=1, routed)           3.856     4.146    u1/D[0]
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.914     2.107    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[0]/C

Slack:                    inf
  Source:                 hostif_psoc_data[2]
                            (input port)
  Destination:            u1/out_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.159ns  (logic 0.284ns (6.831%)  route 3.875ns (93.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  hostif_psoc_data[2] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[2]
    AB21                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  hostif_psoc_data_IBUF[2]_inst/O
                         net (fo=1, routed)           3.875     4.159    u1/D[2]
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.914     2.107    u1/clk100MHZ_IBUF_BUFG
    SLICE_X161Y116       FDRE                                         r  u1/out_addr_reg[2]/C

Slack:                    inf
  Source:                 hostif_psoc_data[7]
                            (input port)
  Destination:            u1/out_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.188ns  (logic 0.284ns (6.771%)  route 3.904ns (93.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  hostif_psoc_data[7] (IN)
                         net (fo=0)                   0.000     0.000    hostif_psoc_data[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  hostif_psoc_data_IBUF[7]_inst/O
                         net (fo=1, routed)           3.904     4.188    u1/D[7]
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHZ_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.914     2.107    u1/clk100MHZ_IBUF_BUFG
    SLICE_X160Y116       FDRE                                         r  u1/out_addr_reg[7]/C





