# FPGAs

Field-programmable-gate-arrays-are-awesome.

----

<details><summary><b>Materials</b></summary><p>

Contents|Description| # |Data|Link|
:-------|:----------|:-:|:--:|:--:|
NB3 Hindbrain|ICE40UP5K dev board with ADC/DAC|1|[-D-](NB3_hindbrain)|[-L-](VK)|Hindbrain|60|40|20
Cable (MicroUSB-1m)|Micro-USB to Type-A cable (1 m)|1|-|-|Loose|120|30|15

</p></details>

----

## Topics

- To Do

----

## Goals

### Grey

1. Setup your FPGA dev board (run "blink" example).
2. Design a counter in HDL, synthesize, and test.
3. Design a 4-bit adder in HDL, synthesisze, and test.
4. Design a PWM controller in HDL, synthesisze, and test.

### White

1. Design a (RISC-V: rv32i) CPU


----

## NB3

This box will contribute the following (red) components to your NB3

<p align="center">
<img src="_data/images/NB3_fpgas.png" alt="NB3 stage" width="400" height="400">
<p>

----
