#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027600cbaaf0 .scope module, "adder" "adder" 2 122;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
o0000027600ccff98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000027600ccf250_0 .net "a", 7 0, o0000027600ccff98;  0 drivers
o0000027600ccffc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000027600ccf1b0_0 .net "b", 7 0, o0000027600ccffc8;  0 drivers
v0000027600ccf570_0 .net "out", 7 0, L_0000027600d293c0;  1 drivers
L_0000027600d293c0 .arith/sum 8, o0000027600ccff98, o0000027600ccffc8;
S_0000027600cbac80 .scope module, "datapath_g_r" "datapath_g_r" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "request";
    .port_info 1 /INPUT 8 "next_grant";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 8 "grant";
    .port_info 5 /INPUT 32 "weight";
    .port_info 6 /OUTPUT 1 "contrl1";
    .port_info 7 /OUTPUT 8 "blk_request";
    .port_info 8 /NODIR 0 "unnamed";
o0000027600cd0c28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000027600cb3840 .functor AND 8, v0000027600d287e0_0, o0000027600cd0c28, C4<11111111>, C4<11111111>;
L_0000027600cb4090 .functor NOT 8, o0000027600cd0c28, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000027600cb36f0 .functor AND 8, L_0000027600cb3840, L_0000027600d28060, C4<11111111>, C4<11111111>;
v0000027600d27980_0 .net *"_ivl_2", 7 0, L_0000027600cb3840;  1 drivers
v0000027600d27ac0_0 .net *"_ivl_4", 7 0, L_0000027600cb4090;  1 drivers
L_0000027600d700d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000027600d28240_0 .net/2u *"_ivl_6", 7 0, L_0000027600d700d0;  1 drivers
v0000027600d28920_0 .net *"_ivl_8", 7 0, L_0000027600d28060;  1 drivers
v0000027600d27ca0_0 .net "blk_request", 7 0, v0000027600d287e0_0;  1 drivers
v0000027600d282e0_0 .net "blk_weight", 31 0, v0000027600d278e0_0;  1 drivers
o0000027600cd00b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027600d27c00_0 .net "clk", 0 0, o0000027600cd00b8;  0 drivers
v0000027600d28380_0 .net "contrl1", 0 0, L_0000027600d29500;  1 drivers
v0000027600d290a0_0 .net "data_grant", 7 0, L_0000027600cb36f0;  1 drivers
v0000027600d27de0_0 .net "grant", 7 0, v0000027600d28c40_0;  1 drivers
v0000027600d28d80_0 .net "ld_count", 0 0, v0000027600ccf2f0_0;  1 drivers
v0000027600d28ec0_0 .net "ld_grant", 0 0, v0000027600ccf390_0;  1 drivers
v0000027600d27b60_0 .net "ld_request", 0 0, v0000027600ccfcf0_0;  1 drivers
v0000027600d291e0_0 .net "ld_weight", 0 0, v0000027600ccf750_0;  1 drivers
L_0000027600d70088 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000027600d29280_0 .net "max_weight", 31 0, L_0000027600d70088;  1 drivers
v0000027600d28a60_0 .net "next_grant", 7 0, o0000027600cd0c28;  0 drivers
o0000027600cd0a48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000027600d29320_0 .net "request", 7 0, o0000027600cd0a48;  0 drivers
o0000027600cd0238 .functor BUFZ 1, C4<z>; HiZ drive
v0000027600d27e80_0 .net "reset", 0 0, o0000027600cd0238;  0 drivers
v0000027600d28100_0 .net "s_count", 31 0, v0000027600d27fc0_0;  1 drivers
o0000027600cd08f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027600d28880_0 .net "weight", 31 0, o0000027600cd08f8;  0 drivers
L_0000027600d28060 .arith/sum 8, L_0000027600cb4090, L_0000027600d700d0;
S_0000027600cc9aa0 .scope module, "c1" "controller" 2 29, 3 1 0, S_0000027600cbac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "grant";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "contrl1";
    .port_info 4 /OUTPUT 1 "ld_grant";
    .port_info 5 /OUTPUT 1 "ld_weight";
    .port_info 6 /OUTPUT 1 "ld_request";
    .port_info 7 /OUTPUT 1 "ld_count";
P_0000027600cc9c30 .param/l "counting" 0 3 14, C4<11>;
P_0000027600cc9c68 .param/l "get_weight" 0 3 14, C4<10>;
P_0000027600cc9ca0 .param/l "granting_process" 0 3 14, C4<01>;
P_0000027600cc9cd8 .param/l "start" 0 3 14, C4<00>;
v0000027600ccf610_0 .net "clk", 0 0, o0000027600cd00b8;  alias, 0 drivers
v0000027600ccf6b0_0 .net "contrl1", 0 0, L_0000027600d29500;  alias, 1 drivers
v0000027600ccfc50_0 .net "grant", 7 0, v0000027600d28c40_0;  alias, 1 drivers
v0000027600ccf2f0_0 .var "ld_count", 0 0;
v0000027600ccf390_0 .var "ld_grant", 0 0;
v0000027600ccfcf0_0 .var "ld_request", 0 0;
v0000027600ccf750_0 .var "ld_weight", 0 0;
v0000027600ccf7f0_0 .var "next_state", 1 0;
v0000027600ccf070_0 .net "reset", 0 0, o0000027600cd0238;  alias, 0 drivers
v0000027600ccf9d0_0 .var "state", 1 0;
E_0000027600cce600 .event posedge, v0000027600ccf610_0;
E_0000027600cced80 .event anyedge, v0000027600ccf9d0_0, v0000027600ccfc50_0, v0000027600ccf6b0_0;
S_0000027600cc9d20 .scope module, "c_0" "compare" 2 40, 2 132 0, S_0000027600cbac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 32 "max";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /INPUT 1 "ld";
L_0000027600cb3ca0 .functor OR 1, L_0000027600d28560, L_0000027600d29460, C4<0>, C4<0>;
v0000027600ccfa70_0 .net "A", 31 0, v0000027600d27fc0_0;  alias, 1 drivers
v0000027600ccfe30_0 .net "B", 31 0, v0000027600d278e0_0;  alias, 1 drivers
v0000027600ccfb10_0 .net *"_ivl_0", 0 0, L_0000027600d28560;  1 drivers
v0000027600ccfbb0_0 .net *"_ivl_10", 0 0, L_0000027600d28420;  1 drivers
L_0000027600d701a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027600ccfd90_0 .net/2u *"_ivl_12", 0 0, L_0000027600d701a8;  1 drivers
v0000027600ccfed0_0 .net *"_ivl_2", 0 0, L_0000027600d29460;  1 drivers
v0000027600ccefd0_0 .net *"_ivl_5", 0 0, L_0000027600cb3ca0;  1 drivers
L_0000027600d70118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027600ccf110_0 .net/2u *"_ivl_6", 0 0, L_0000027600d70118;  1 drivers
L_0000027600d70160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027600ccf430_0 .net/2u *"_ivl_8", 0 0, L_0000027600d70160;  1 drivers
v0000027600d29140_0 .net "clk", 0 0, o0000027600cd00b8;  alias, 0 drivers
v0000027600d28e20_0 .net "ld", 0 0, v0000027600ccf2f0_0;  alias, 1 drivers
v0000027600d28b00_0 .net "max", 31 0, L_0000027600d70088;  alias, 1 drivers
v0000027600d296e0_0 .net "out", 0 0, L_0000027600d29500;  alias, 1 drivers
L_0000027600d28560 .cmp/ge 32, v0000027600d27fc0_0, v0000027600d278e0_0;
L_0000027600d29460 .cmp/ge 32, v0000027600d27fc0_0, L_0000027600d70088;
L_0000027600d28420 .functor MUXZ 1, L_0000027600d70160, L_0000027600d70118, L_0000027600cb3ca0, C4<>;
L_0000027600d29500 .functor MUXZ 1, L_0000027600d701a8, L_0000027600d28420, v0000027600ccf2f0_0, C4<>;
S_0000027600cc2af0 .scope module, "c_1" "Cntr" 2 31, 2 95 0, S_0000027600cbac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "out";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "reset";
v0000027600d28ba0_0 .net "clk", 0 0, o0000027600cd00b8;  alias, 0 drivers
v0000027600d29000_0 .net "ld", 0 0, v0000027600ccf2f0_0;  alias, 1 drivers
v0000027600d27fc0_0 .var "out", 31 0;
v0000027600d27f20_0 .net "reset", 0 0, o0000027600cd0238;  alias, 0 drivers
S_0000027600cc2c80 .scope module, "p_1" "Pipo" 2 30, 2 43 0, S_0000027600cbac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v0000027600d28c40_0 .var "Q", 7 0;
v0000027600d289c0_0 .net "clk", 0 0, o0000027600cd00b8;  alias, 0 drivers
v0000027600d28ce0_0 .net "d", 7 0, L_0000027600cb36f0;  alias, 1 drivers
v0000027600d295a0_0 .net "ld", 0 0, v0000027600ccf390_0;  alias, 1 drivers
v0000027600d284c0_0 .net "reset", 0 0, o0000027600cd0238;  alias, 0 drivers
S_0000027600cc0c20 .scope module, "p_2" "Pipo_nw" 2 37, 2 69 0, S_0000027600cbac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "Q";
    .port_info 4 /INPUT 1 "ld";
v0000027600d278e0_0 .var "Q", 31 0;
v0000027600d286a0_0 .net "clk", 0 0, o0000027600cd00b8;  alias, 0 drivers
v0000027600d27d40_0 .net "d", 31 0, o0000027600cd08f8;  alias, 0 drivers
v0000027600d29640_0 .net "ld", 0 0, v0000027600ccf750_0;  alias, 1 drivers
v0000027600d29780_0 .net "reset", 0 0, o0000027600cd0238;  alias, 0 drivers
S_0000027600cc0db0 .scope module, "p_3" "Pipo" 2 39, 2 43 0, S_0000027600cbac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v0000027600d287e0_0 .var "Q", 7 0;
v0000027600d28600_0 .net "clk", 0 0, o0000027600cd00b8;  alias, 0 drivers
v0000027600d27a20_0 .net "d", 7 0, o0000027600cd0a48;  alias, 0 drivers
v0000027600d281a0_0 .net "ld", 0 0, v0000027600ccfcf0_0;  alias, 1 drivers
v0000027600d28f60_0 .net "reset", 0 0, o0000027600cd0238;  alias, 0 drivers
    .scope S_0000027600cc9aa0;
T_0 ;
    %wait E_0000027600cce600;
    %load/vec4 v0000027600ccf070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027600ccf9d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027600ccf7f0_0;
    %assign/vec4 v0000027600ccf9d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027600cc9aa0;
T_1 ;
    %wait E_0000027600cced80;
    %load/vec4 v0000027600ccf9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027600ccf7f0_0, 0;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027600ccf7f0_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000027600ccfc50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0000027600ccf9d0_0;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0000027600ccf7f0_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027600ccf7f0_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000027600ccf6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0000027600ccf7f0_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027600cc9aa0;
T_2 ;
    %wait E_0000027600cce600;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027600ccf390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027600ccf750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027600ccf2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027600ccfcf0_0, 0;
    %load/vec4 v0000027600ccf9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000027600ccf070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %assign/vec4 v0000027600ccf390_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027600ccf390_0, 0;
    %load/vec4 v0000027600ccfc50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %assign/vec4 v0000027600ccf750_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027600ccf750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027600ccf2f0_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027600ccf2f0_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027600cc2c80;
T_3 ;
    %wait E_0000027600cce600;
    %load/vec4 v0000027600d284c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027600d28c40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027600d295a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027600d28ce0_0;
    %assign/vec4 v0000027600d28c40_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000027600d28c40_0;
    %assign/vec4 v0000027600d28c40_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027600cc2af0;
T_4 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000027600d27fc0_0, 0;
    %end;
    .thread T_4;
    .scope S_0000027600cc2af0;
T_5 ;
    %wait E_0000027600cce600;
    %load/vec4 v0000027600d27f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000027600d27fc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027600d29000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000027600d27fc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027600d27fc0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000027600d27fc0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027600cc0c20;
T_6 ;
    %wait E_0000027600cce600;
    %load/vec4 v0000027600d29780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027600d278e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027600d29640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000027600d27d40_0;
    %assign/vec4 v0000027600d278e0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000027600d278e0_0;
    %assign/vec4 v0000027600d278e0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027600cc0db0;
T_7 ;
    %wait E_0000027600cce600;
    %load/vec4 v0000027600d28f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027600d287e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027600d281a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027600d27a20_0;
    %assign/vec4 v0000027600d287e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000027600d287e0_0;
    %assign/vec4 v0000027600d287e0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "structural_g_r.v";
    "./controller_g_r.v";
