Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Feb 24 20:58:19 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.360        0.000                      0                  275        0.225        0.000                      0                  275        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.360        0.000                      0                  252        0.225        0.000                      0                  252        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.998        0.000                      0                   23        5.667        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.193ns  (logic 0.609ns (19.075%)  route 2.584ns (80.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          1.012    13.263    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.778    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[4]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X56Y84         FDRE (Setup_fdre_C_CE)      -0.377    14.624    CORDIC/REGFILE/y_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.193ns  (logic 0.609ns (19.075%)  route 2.584ns (80.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          1.012    13.263    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.778    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[5]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X56Y84         FDRE (Setup_fdre_C_CE)      -0.377    14.624    CORDIC/REGFILE/y_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.193ns  (logic 0.609ns (19.075%)  route 2.584ns (80.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          1.012    13.263    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.778    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[6]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X56Y84         FDRE (Setup_fdre_C_CE)      -0.377    14.624    CORDIC/REGFILE/y_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.193ns  (logic 0.609ns (19.075%)  route 2.584ns (80.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          1.012    13.263    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.437    14.778    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  CORDIC/REGFILE/y_out_reg[7]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X56Y84         FDRE (Setup_fdre_C_CE)      -0.377    14.624    CORDIC/REGFILE/y_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/x_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.183ns  (logic 0.583ns (18.318%)  route 2.600ns (81.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.418    11.948    CORDIC/REGFILE/start_db
    SLICE_X63Y81         LUT2 (Prop_lut2_I0_O)        0.124    12.072 r  CORDIC/REGFILE/x_out[15]_i_1/O
                         net (fo=13, routed)          1.181    13.253    CORDIC/REGFILE/x_out[15]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  CORDIC/REGFILE/x_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.502    14.843    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  CORDIC/REGFILE/x_out_reg[15]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X58Y84         FDRE (Setup_fdre_C_R)       -0.429    14.637    CORDIC/REGFILE/x_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.609ns (19.245%)  route 2.555ns (80.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          0.984    13.235    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.779    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[10]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.377    14.625    CORDIC/REGFILE/y_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.609ns (19.245%)  route 2.555ns (80.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          0.984    13.235    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.779    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.377    14.625    CORDIC/REGFILE/y_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.609ns (19.245%)  route 2.555ns (80.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          0.984    13.235    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.779    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[8]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.377    14.625    CORDIC/REGFILE/y_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.609ns (19.245%)  route 2.555ns (80.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          0.984    13.235    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.779    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  CORDIC/REGFILE/y_out_reg[9]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y85         FDRE (Setup_fdre_C_CE)      -0.377    14.625    CORDIC/REGFILE/y_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 START_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.158ns  (logic 0.609ns (19.285%)  route 2.549ns (80.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.550    10.071    START_DB/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  START_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.459    10.530 r  START_DB/debounced_reg/Q
                         net (fo=59, routed)          1.572    12.102    RESET_DB/start_db
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150    12.252 r  RESET_DB/x_out[14]_i_1/O
                         net (fo=48, routed)          0.977    13.229    CORDIC/REGFILE/debounced_reg
    SLICE_X56Y86         FDRE                                         r  CORDIC/REGFILE/y_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.438    14.779    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X56Y86         FDRE                                         r  CORDIC/REGFILE/y_out_reg[12]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y86         FDRE (Setup_fdre_C_CE)      -0.377    14.625    CORDIC/REGFILE/y_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  1.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.296ns (81.542%)  route 0.067ns (18.458%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 6.443 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     6.443    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  RESET_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.167     6.610 r  RESET_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     6.677    RESET_DB/counter[0]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     6.806 r  RESET_DB/counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.806    RESET_DB/counter_reg[3]_i_1_n_6
    SLICE_X54Y86         FDRE                                         r  RESET_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.829     6.957    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  RESET_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.443    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.138     6.581    RESET_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.806    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.296ns (81.542%)  route 0.067ns (18.458%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 6.952 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.556     6.439    START_DB/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  START_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.167     6.606 r  START_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     6.673    START_DB/counter[0]
    SLICE_X54Y80         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     6.802 r  START_DB/counter_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.802    START_DB/counter_reg[3]_i_1__0_n_6
    SLICE_X54Y80         FDRE                                         r  START_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.824     6.952    START_DB/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  START_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.439    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.138     6.577    START_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.802    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CORDIC/REGFILE/z_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.589     1.472    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  CORDIC/REGFILE/z_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CORDIC/REGFILE/z_out_reg[10]/Q
                         net (fo=3, routed)           0.082     1.695    CORDIC/REGFILE_n_37
    SLICE_X62Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.822 r  CORDIC/z_in0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.822    CORDIC/REGFILE/z_out[5]
    SLICE_X62Y84         FDRE                                         r  CORDIC/REGFILE/z_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.985    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  CORDIC/REGFILE/z_out_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.105     1.577    CORDIC/REGFILE/z_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 CORDIC/REGFILE/z_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.285ns (77.778%)  route 0.081ns (22.222%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.589     1.472    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  CORDIC/REGFILE/z_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CORDIC/REGFILE/z_out_reg[14]/Q
                         net (fo=3, routed)           0.081     1.695    CORDIC/REGFILE/z_out_reg[15]_0[4]
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.740 r  CORDIC/REGFILE/z_in0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.740    CORDIC/REGFILE_n_57
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.839 r  CORDIC/z_in0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.839    CORDIC/REGFILE/z_out[7]
    SLICE_X62Y85         FDRE                                         r  CORDIC/REGFILE/z_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     1.986    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  CORDIC/REGFILE/z_out_reg[15]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X62Y85         FDRE (Hold_fdre_C_D)         0.105     1.590    CORDIC/REGFILE/z_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CORDIC/REGFILE/z_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.471    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  CORDIC/REGFILE/z_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CORDIC/REGFILE/z_out_reg[4]/Q
                         net (fo=3, routed)           0.089     1.701    CORDIC/REGFILE_n_44
    SLICE_X62Y83         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.825 r  CORDIC/z_in0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.825    CORDIC/REGFILE/z_out[2]
    SLICE_X62Y83         FDRE                                         r  CORDIC/REGFILE/z_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  CORDIC/REGFILE/z_out_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    CORDIC/REGFILE/z_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CORDIC/CONTROLLER/i_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.256ns (65.021%)  route 0.138ns (34.979%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.471    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  CORDIC/CONTROLLER/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CORDIC/CONTROLLER/i_reg_rep[1]/Q
                         net (fo=14, routed)          0.138     1.750    CORDIC/CONTROLLER/i_reg_rep[1]
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.795 r  CORDIC/CONTROLLER/z_in0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.795    CORDIC/CONTROLLER_n_30
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.865 r  CORDIC/z_in0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.865    CORDIC/REGFILE/z_out[6]
    SLICE_X62Y85         FDRE                                         r  CORDIC/REGFILE/z_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     1.986    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  CORDIC/REGFILE/z_out_reg[12]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y85         FDRE (Hold_fdre_C_D)         0.105     1.613    CORDIC/REGFILE/z_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 6.443 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     6.443    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  RESET_DB/counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.167     6.610 r  RESET_DB/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     6.725    RESET_DB/counter[2]
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.835 r  RESET_DB/counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.835    RESET_DB/counter_reg[3]_i_1_n_5
    SLICE_X54Y86         FDRE                                         r  RESET_DB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.829     6.957    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  RESET_DB/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.443    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.138     6.581    RESET_DB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.835    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 6.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     6.444    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  RESET_DB/counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.167     6.611 r  RESET_DB/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     6.726    RESET_DB/counter[6]
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.836 r  RESET_DB/counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.836    RESET_DB/counter_reg[7]_i_1_n_5
    SLICE_X54Y87         FDRE                                         r  RESET_DB/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.830     6.958    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  RESET_DB/counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.444    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.138     6.582    RESET_DB/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.836    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     6.445    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  RESET_DB/counter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.167     6.612 r  RESET_DB/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     6.727    RESET_DB/counter[10]
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.837 r  RESET_DB/counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.837    RESET_DB/counter_reg[11]_i_1_n_5
    SLICE_X54Y88         FDRE                                         r  RESET_DB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     6.960    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  RESET_DB/counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.445    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.138     6.583    RESET_DB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.837    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_DB/counter_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     6.445    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  RESET_DB/counter_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.167     6.612 r  RESET_DB/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     6.727    RESET_DB/counter[14]
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.837 r  RESET_DB/counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.837    RESET_DB/counter_reg[15]_i_1_n_5
    SLICE_X54Y89         FDRE                                         r  RESET_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     6.960    RESET_DB/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  RESET_DB/counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.445    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.138     6.583    RESET_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.837    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   CORDIC/CONTROLLER/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   CORDIC/CONTROLLER/i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   CORDIC/CONTROLLER/i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   CORDIC/CONTROLLER/i_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   CORDIC/CONTROLLER/i_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   CORDIC/CONTROLLER/i_reg_rep[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   CORDIC/CONTROLLER/i_reg_rep[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   CORDIC/CONTROLLER/i_reg_rep[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   CORDIC/CONTROLLER/i_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   CORDIC/REGFILE/z_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   CORDIC/REGFILE/z_out_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   HEX_DRIVER/refresh_display_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   HEX_DRIVER/refresh_display_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   HEX_DRIVER/refresh_display_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   HEX_DRIVER/refresh_display_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   HEX_DRIVER/refresh_display_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   HEX_DRIVER/refresh_display_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   HEX_DRIVER/refresh_display_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   HEX_DRIVER/refresh_display_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   CORDIC/REGFILE/x_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   CORDIC/REGFILE/x_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y82   CORDIC/REGFILE/x_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   CORDIC/REGFILE/x_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   CORDIC/REGFILE/x_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   CORDIC/REGFILE/y_out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y85   CORDIC/REGFILE/y_out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y85   CORDIC/REGFILE/y_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   CORDIC/REGFILE/z_out_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   HEX_DRIVER/anodes_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.682ns  (logic 0.648ns (24.157%)  route 2.034ns (75.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          1.227    12.751    HEX_DRIVER/AS[0]
    SLICE_X64Y87         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.505    14.846    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y87         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[16]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X64Y87         FDCE (Recov_fdce_C_CLR)     -0.319    14.750    HEX_DRIVER/refresh_display_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.544ns  (logic 0.648ns (25.471%)  route 1.896ns (74.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          1.089    12.613    HEX_DRIVER/AS[0]
    SLICE_X64Y86         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[12]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    HEX_DRIVER/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.544ns  (logic 0.648ns (25.471%)  route 1.896ns (74.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          1.089    12.613    HEX_DRIVER/AS[0]
    SLICE_X64Y86         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[13]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    HEX_DRIVER/refresh_display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.544ns  (logic 0.648ns (25.471%)  route 1.896ns (74.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          1.089    12.613    HEX_DRIVER/AS[0]
    SLICE_X64Y86         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[14]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    HEX_DRIVER/refresh_display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.544ns  (logic 0.648ns (25.471%)  route 1.896ns (74.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          1.089    12.613    HEX_DRIVER/AS[0]
    SLICE_X64Y86         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[15]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    HEX_DRIVER/refresh_display_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.396ns  (logic 0.648ns (27.048%)  route 1.748ns (72.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.941    12.465    HEX_DRIVER/AS[0]
    SLICE_X64Y85         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y85         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[10]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    HEX_DRIVER/refresh_display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.396ns  (logic 0.648ns (27.048%)  route 1.748ns (72.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.941    12.465    HEX_DRIVER/AS[0]
    SLICE_X64Y85         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y85         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[11]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    HEX_DRIVER/refresh_display_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.396ns  (logic 0.648ns (27.048%)  route 1.748ns (72.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.941    12.465    HEX_DRIVER/AS[0]
    SLICE_X64Y85         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y85         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[8]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    HEX_DRIVER/refresh_display_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.396ns  (logic 0.648ns (27.048%)  route 1.748ns (72.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.941    12.465    HEX_DRIVER/AS[0]
    SLICE_X64Y85         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.504    14.845    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y85         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[9]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.749    HEX_DRIVER/refresh_display_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.648ns (28.832%)  route 1.599ns (71.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 10.069 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.548    10.069    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.524    10.593 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.807    11.400    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.524 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.792    12.316    HEX_DRIVER/AS[0]
    SLICE_X65Y84         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.503    14.844    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y84         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.662    HEX_DRIVER/digit_enable_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.667ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.694ns  (logic 0.212ns (30.564%)  route 0.482ns (69.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.123     7.136    HEX_DRIVER/AS[0]
    SLICE_X64Y81         FDPE                                         f  HEX_DRIVER/anodes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.982    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y81         FDPE                                         r  HEX_DRIVER/anodes_reg[0]/C
                         clock pessimism             -0.478     1.504    
                         clock uncertainty            0.035     1.540    
    SLICE_X64Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    HEX_DRIVER/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           7.136    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.694ns  (logic 0.212ns (30.564%)  route 0.482ns (69.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.123     7.136    HEX_DRIVER/AS[0]
    SLICE_X64Y81         FDPE                                         f  HEX_DRIVER/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.982    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y81         FDPE                                         r  HEX_DRIVER/anodes_reg[1]/C
                         clock pessimism             -0.478     1.504    
                         clock uncertainty            0.035     1.540    
    SLICE_X64Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    HEX_DRIVER/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           7.136    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.694ns  (logic 0.212ns (30.564%)  route 0.482ns (69.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.123     7.136    HEX_DRIVER/AS[0]
    SLICE_X64Y81         FDPE                                         f  HEX_DRIVER/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.982    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y81         FDPE                                         r  HEX_DRIVER/anodes_reg[3]/C
                         clock pessimism             -0.478     1.504    
                         clock uncertainty            0.035     1.540    
    SLICE_X64Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    HEX_DRIVER/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           7.136    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.691ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/anodes_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.694ns  (logic 0.212ns (30.564%)  route 0.482ns (69.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.123     7.136    HEX_DRIVER/AS[0]
    SLICE_X65Y81         FDPE                                         f  HEX_DRIVER/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.982    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X65Y81         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/C
                         clock pessimism             -0.478     1.504    
                         clock uncertainty            0.035     1.540    
    SLICE_X65Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    HEX_DRIVER/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           7.136    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.780ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.813ns  (logic 0.212ns (26.083%)  route 0.601ns (73.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.242     7.255    HEX_DRIVER/AS[0]
    SLICE_X64Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[0]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X64Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    HEX_DRIVER/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.255    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.813ns  (logic 0.212ns (26.083%)  route 0.601ns (73.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.242     7.255    HEX_DRIVER/AS[0]
    SLICE_X64Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[1]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X64Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    HEX_DRIVER/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.255    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.813ns  (logic 0.212ns (26.083%)  route 0.601ns (73.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.242     7.255    HEX_DRIVER/AS[0]
    SLICE_X64Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[2]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X64Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    HEX_DRIVER/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.255    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.813ns  (logic 0.212ns (26.083%)  route 0.601ns (73.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.242     7.255    HEX_DRIVER/AS[0]
    SLICE_X64Y83         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     1.984    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[3]/C
                         clock pessimism             -0.478     1.506    
                         clock uncertainty            0.035     1.542    
    SLICE_X64Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    HEX_DRIVER/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.255    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.850ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.883ns  (logic 0.212ns (23.996%)  route 0.671ns (76.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.312     7.326    HEX_DRIVER/AS[0]
    SLICE_X64Y84         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.985    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y84         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[4]/C
                         clock pessimism             -0.478     1.507    
                         clock uncertainty            0.035     1.543    
    SLICE_X64Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.476    HEX_DRIVER/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           7.326    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.883ns  (logic 0.212ns (23.996%)  route 0.671ns (76.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     6.442    RESET_DB/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.167     6.609 r  RESET_DB/debounced_reg/Q
                         net (fo=10, routed)          0.359     6.968    RESET_DB/reset_db_n
    SLICE_X63Y81         LUT1 (Prop_lut1_I0_O)        0.045     7.013 f  RESET_DB/digit_enable_counter[1]_i_2/O
                         net (fo=23, routed)          0.312     7.326    HEX_DRIVER/AS[0]
    SLICE_X64Y84         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.985    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X64Y84         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[5]/C
                         clock pessimism             -0.478     1.507    
                         clock uncertainty            0.035     1.543    
    SLICE_X64Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.476    HEX_DRIVER/refresh_display_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           7.326    
  -------------------------------------------------------------------
                         slack                                  5.850    





