{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd " "Source file: C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521057993526 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521057993526 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd " "Source file: C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521057993623 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521057993623 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd " "Source file: C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521057993720 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521057993720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521057994212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521057994220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 17:06:34 2018 " "Processing started: Wed Mar 14 17:06:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521057994220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521057994220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521057994220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521057994835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521057994835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005760 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../src/rtl/Or16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../src/rtl/Or16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../src/rtl/Or8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../src/rtl/Not16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../src/rtl/Not16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../src/rtl/Nor8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../src/rtl/Nor8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../src/rtl/Nand.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005813 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../src/rtl/Nand.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../src/rtl/Mux16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-Behavioral " "Found design unit 1: Mux8Way-Behavioral" {  } { { "../src/rtl/Mux8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../src/rtl/Mux8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4way-Behavioral " "Found design unit 1: Mux4way-Behavioral" {  } { { "../src/rtl/Mux4Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../src/rtl/Mux4Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-Behavioral " "Found design unit 1: Mux2Way-Behavioral" {  } { { "../src/rtl/Mux2Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../src/rtl/Mux2Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../src/rtl/DMux8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../src/rtl/DMux4Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../src/rtl/DMux2Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupo a/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../src/rtl/And16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005938 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../src/rtl/And16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521058005938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058005938 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "q TopLevel.vhd(35) " "VHDL error at TopLevel.vhd(35): object \"q\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupo a/Z01/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 35 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1521058005939 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521058006115 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 14 17:06:46 2018 " "Processing ended: Wed Mar 14 17:06:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521058006115 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521058006115 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521058006115 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058006115 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521058006768 ""}
