#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Oct  3 21:35:36 2024
# Process ID: 8943
# Current directory: /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1
# Command line: vivado -log fpga_eth.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_eth.tcl -notrace
# Log file: /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth.vdi
# Journal file: /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/vivado.jou
# Running On: stone, OS: Linux, CPU Frequency: 1915.769 MHz, CPU Physical cores: 32, Host memory: 134903 MB
#-----------------------------------------------------------
source fpga_eth.tcl -notrace
Command: link_design -top fpga_eth -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.816 ; gain = 0.000 ; free physical = 117929 ; free virtual = 131282
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc]
Finished Parsing XDC File [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1943.238 ; gain = 0.000 ; free physical = 117819 ; free virtual = 131173
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2033.020 ; gain = 83.809 ; free physical = 117790 ; free virtual = 131145

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27ccdb649

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2522.848 ; gain = 489.828 ; free physical = 117371 ; free virtual = 130738

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 27ccdb649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27ccdb649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436
Phase 1 Initialization | Checksum: 27ccdb649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27ccdb649

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27ccdb649

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436
Phase 2 Timer Update And Timing Data Collection | Checksum: 27ccdb649

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27ccdb649

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436
Retarget | Checksum: 27ccdb649
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 27ccdb649

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436
Constant propagation | Checksum: 27ccdb649
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 289ddb0e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.684 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436
Sweep | Checksum: 289ddb0e7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 289ddb0e7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2858.699 ; gain = 32.016 ; free physical = 117068 ; free virtual = 130436
BUFG optimization | Checksum: 289ddb0e7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 289ddb0e7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2858.699 ; gain = 32.016 ; free physical = 117068 ; free virtual = 130436
Shift Register Optimization | Checksum: 289ddb0e7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 289ddb0e7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2858.699 ; gain = 32.016 ; free physical = 117068 ; free virtual = 130436
Post Processing Netlist | Checksum: 289ddb0e7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 26e2d6f90

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2858.699 ; gain = 32.016 ; free physical = 117068 ; free virtual = 130436

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.699 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436
Phase 9.2 Verifying Netlist Connectivity | Checksum: 26e2d6f90

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2858.699 ; gain = 32.016 ; free physical = 117068 ; free virtual = 130436
Phase 9 Finalization | Checksum: 26e2d6f90

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2858.699 ; gain = 32.016 ; free physical = 117068 ; free virtual = 130436
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 26e2d6f90

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2858.699 ; gain = 32.016 ; free physical = 117068 ; free virtual = 130436
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.699 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 26e2d6f90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.699 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26e2d6f90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.699 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.699 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436
Ending Netlist Obfuscation Task | Checksum: 26e2d6f90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.699 ; gain = 0.000 ; free physical = 117068 ; free virtual = 130436
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2858.699 ; gain = 909.488 ; free physical = 117068 ; free virtual = 130436
INFO: [runtcl-4] Executing : report_drc -file fpga_eth_drc_opted.rpt -pb fpga_eth_drc_opted.pb -rpx fpga_eth_drc_opted.rpx
Command: report_drc -file fpga_eth_drc_opted.rpt -pb fpga_eth_drc_opted.pb -rpx fpga_eth_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/export/drive1/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117069 ; free virtual = 130438
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117069 ; free virtual = 130438
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117069 ; free virtual = 130438
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117069 ; free virtual = 130438
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117069 ; free virtual = 130438
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117067 ; free virtual = 130437
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117067 ; free virtual = 130437
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117069 ; free virtual = 130438
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f37d1485

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117069 ; free virtual = 130438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117069 ; free virtual = 130438

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14041a762

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117049 ; free virtual = 130422

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 228b9c4df

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117048 ; free virtual = 130422

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 228b9c4df

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117048 ; free virtual = 130422
Phase 1 Placer Initialization | Checksum: 228b9c4df

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117047 ; free virtual = 130421

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d666e2fc

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117029 ; free virtual = 130404

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bf71ef5e

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117028 ; free virtual = 130403

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bf71ef5e

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117028 ; free virtual = 130403

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 161864d45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117084 ; free virtual = 130459

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117096 ; free virtual = 130474

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 161864d45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117096 ; free virtual = 130474
Phase 2.4 Global Placement Core | Checksum: 1aad0b2bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117096 ; free virtual = 130473
Phase 2 Global Placement | Checksum: 1aad0b2bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117096 ; free virtual = 130473

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b7a67b8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117098 ; free virtual = 130475

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14d841111

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117098 ; free virtual = 130475

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17d996d2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117098 ; free virtual = 130475

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17d996d2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117098 ; free virtual = 130475

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11dfc5631

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117094 ; free virtual = 130471

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e141b4c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117094 ; free virtual = 130471

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e141b4c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117094 ; free virtual = 130471
Phase 3 Detail Placement | Checksum: e141b4c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117094 ; free virtual = 130471

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f6420439

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.436 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 194483b25

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 194483b25

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f6420439

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.436. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 137e2972b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471
Phase 4.1 Post Commit Optimization | Checksum: 137e2972b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 137e2972b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 137e2972b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471
Phase 4.3 Placer Reporting | Checksum: 137e2972b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bd919de6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471
Ending Placer Task | Checksum: 9f46e6d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117093 ; free virtual = 130471
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file fpga_eth_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117088 ; free virtual = 130466
INFO: [runtcl-4] Executing : report_utilization -file fpga_eth_utilization_placed.rpt -pb fpga_eth_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_eth_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117087 ; free virtual = 130465
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117087 ; free virtual = 130465
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117087 ; free virtual = 130465
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117087 ; free virtual = 130465
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117087 ; free virtual = 130465
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117087 ; free virtual = 130465
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117086 ; free virtual = 130465
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117086 ; free virtual = 130465
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117061 ; free virtual = 130440
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117061 ; free virtual = 130440
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117061 ; free virtual = 130440
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117061 ; free virtual = 130440
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117060 ; free virtual = 130439
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117060 ; free virtual = 130439
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117059 ; free virtual = 130438
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2930.734 ; gain = 0.000 ; free physical = 117059 ; free virtual = 130438
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6cb35f4e ConstDB: 0 ShapeSum: 32938787 RouteDB: 0
Post Restoration Checksum: NetGraph: d2e14abe | NumContArr: ca2bc705 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3225f06fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3032.164 ; gain = 85.945 ; free physical = 116859 ; free virtual = 130224

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3225f06fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3032.164 ; gain = 85.945 ; free physical = 116859 ; free virtual = 130225

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3225f06fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3032.164 ; gain = 85.945 ; free physical = 116859 ; free virtual = 130225
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 238a517c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3062.367 ; gain = 116.148 ; free physical = 116821 ; free virtual = 130187
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.418  | TNS=0.000  | WHS=-0.131 | THS=-1.729 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 82
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 82
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f221021d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116820 ; free virtual = 130187

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f221021d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116820 ; free virtual = 130187

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 23e1b4e20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179
Phase 3 Initial Routing | Checksum: 23e1b4e20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.331  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c7e97578

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179
Phase 4 Rip-up And Reroute | Checksum: 1c7e97578

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c7e97578

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c7e97578

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179
Phase 5 Delay and Skew Optimization | Checksum: 1c7e97578

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 258a48868

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.405  | TNS=0.000  | WHS=0.174  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 258a48868

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179
Phase 6 Post Hold Fix | Checksum: 258a48868

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00992297 %
  Global Horizontal Routing Utilization  = 0.00639386 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 258a48868

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 258a48868

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22a7c179c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.405  | TNS=0.000  | WHS=0.174  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22a7c179c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1a6f45395

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179
Ending Routing Task | Checksum: 1a6f45395

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 122.773 ; free physical = 116812 ; free virtual = 130179

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.992 ; gain = 138.258 ; free physical = 116812 ; free virtual = 130179
INFO: [runtcl-4] Executing : report_drc -file fpga_eth_drc_routed.rpt -pb fpga_eth_drc_routed.pb -rpx fpga_eth_drc_routed.rpx
Command: report_drc -file fpga_eth_drc_routed.rpt -pb fpga_eth_drc_routed.pb -rpx fpga_eth_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_eth_methodology_drc_routed.rpt -pb fpga_eth_methodology_drc_routed.pb -rpx fpga_eth_methodology_drc_routed.rpx
Command: report_methodology -file fpga_eth_methodology_drc_routed.rpt -pb fpga_eth_methodology_drc_routed.pb -rpx fpga_eth_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_eth_power_routed.rpt -pb fpga_eth_power_summary_routed.pb -rpx fpga_eth_power_routed.rpx
Command: report_power -file fpga_eth_power_routed.rpt -pb fpga_eth_power_summary_routed.pb -rpx fpga_eth_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_eth_route_status.rpt -pb fpga_eth_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_eth_timing_summary_routed.rpt -pb fpga_eth_timing_summary_routed.pb -rpx fpga_eth_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_eth_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_eth_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_eth_bus_skew_routed.rpt -pb fpga_eth_bus_skew_routed.pb -rpx fpga_eth_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 116791 ; free virtual = 130158
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 116791 ; free virtual = 130158
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 116791 ; free virtual = 130158
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 116790 ; free virtual = 130158
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 116790 ; free virtual = 130158
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 116790 ; free virtual = 130159
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 116790 ; free virtual = 130159
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:36:08 2024...
