{"vcs1":{"timestamp_begin":1747723398.656673900, "rt":12.37, "ut":12.29, "st":0.78}}
{"vcselab":{"timestamp_begin":1747723411.112822060, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747723411.535907754, "rt":0.39, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747723397.999691156}
{"VCS_COMP_START_TIME": 1747723397.999691156}
{"VCS_COMP_END_TIME": 1747723412.066766648}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 492216}}
{"vcselab": {"peak_mem": 183888}}
