// Seed: 3017614386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_4 = 0;
  inout wire id_1;
  tri id_5 = -1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  parameter id_8 = 1;
  logic id_9;
  uwire id_10 = "" != -1;
  assign id_7 = id_10 == id_7;
endmodule
