library ieee;
use ieee.std_logic_1164.all;

entity datapath1 is
generic
(
	WIDTH : positive := 16
)
port
(
	x,y : in std_logic_vector(WIDTH-1 downto 0);
	output : out std_logic_vector(WIDTH-1 downto 0)
);
	