git clone --depth 1 --no-tags https://github.com/cbwang-dev/DDP_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434026644
git clone --depth 1 --no-tags https://github.com/chirayupd/CMOS-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436122533
git clone --depth 1 --no-tags https://github.com/donlon/xge_mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435173361
git clone --depth 1 --no-tags https://github.com/abbasalit987/Router-1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435926930
git clone --depth 1 --no-tags https://github.com/cfcfty/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437059637
git clone --depth 1 --no-tags https://github.com/perfect-porfect/zcu104-default_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439869983
git clone --depth 1 --no-tags https://github.com/montpelllier/CS207_Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440116484
git clone --depth 1 --no-tags https://github.com/brunosampaio08/acc_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439970460
git clone --depth 1 --no-tags https://github.com/AdityaGurjar141/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442994566
git clone --depth 1 --no-tags https://github.com/4ndl23y/rotary-encoder-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442212167
git clone --depth 1 --no-tags https://github.com/ArthurLacet/CPU-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442532796
git clone --depth 1 --no-tags https://github.com/DanielMcGovern139/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442767389
git clone --depth 1 --no-tags https://github.com/tzyLee/verilog-highlight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434837003
git clone --depth 1 --no-tags https://github.com/Nighttell/Signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432880511
git clone --depth 1 --no-tags https://github.com/ssxucpu/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437722624
git clone --depth 1 --no-tags https://github.com/PAN-YI-HSUAN/2021_AES_analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437901456
git clone --depth 1 --no-tags https://github.com/juliakotelenets/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435514815
git clone --depth 1 --no-tags https://github.com/hsl6180/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435416854
git clone --depth 1 --no-tags https://github.com/sassmander/Frogger-using-VGA-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436817815
git clone --depth 1 --no-tags https://github.com/BrandTruong/Verilog-Obstacle-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437195605
git clone --depth 1 --no-tags https://github.com/platunus/noam-nisan-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439345921
git clone --depth 1 --no-tags https://github.com/mdodovic/VLSI-synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439596315
git clone --depth 1 --no-tags https://github.com/karensamara/Digital-systems-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439698775
git clone --depth 1 --no-tags https://github.com/yuzeng2333/ILA_RBM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437995305
git clone --depth 1 --no-tags https://github.com/josefabio1127/Contador_Milisegundos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439941448
git clone --depth 1 --no-tags https://github.com/JhoanLeon/SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439913152
git clone --depth 1 --no-tags https://github.com/manas-modi100/RTL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437502320
git clone --depth 1 --no-tags https://github.com/Arman5592/FPGA-PC-Connection-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437596907
git clone --depth 1 --no-tags https://github.com/KLVA1217/SAD-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437668069
git clone --depth 1 --no-tags https://github.com/j30393/2021_NTHU_LOGIC_DESIGN_FINAL_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440694099
git clone --depth 1 --no-tags https://github.com/allen0871/multi_slope_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441399329
git clone --depth 1 --no-tags https://github.com/IliyaShofman/Multicycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442039079
git clone --depth 1 --no-tags https://github.com/LAMPA23/Morse-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441728701
git clone --depth 1 --no-tags https://github.com/Josem9718/Sistema_Mem_Benavides_Miguel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432585049
git clone --depth 1 --no-tags https://github.com/YassAje/Systeme-numerique-embarque.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432797987
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab02-2021-2-grupo09-2021-2-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432779928
git clone --depth 1 --no-tags https://github.com/digitlogic-project/ddproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434627706
git clone --depth 1 --no-tags https://github.com/Xnxiao/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434521684
git clone --depth 1 --no-tags https://github.com/apeterson-BFI/Advent2021V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433446041
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo7-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433605963
git clone --depth 1 --no-tags https://github.com/poodlenoodle42/MIPS_Core_Backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442791453
git clone --depth 1 --no-tags https://github.com/BradleyHo/ee178.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442381207
git clone --depth 1 --no-tags https://github.com/SpaceBod/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442272626
git clone --depth 1 --no-tags https://github.com/dbadjei/vgoBGR_trim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442284289
git clone --depth 1 --no-tags https://github.com/huien77/EE2026_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440480494
git clone --depth 1 --no-tags https://github.com/marcolau68/Verilog---MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443077930
git clone --depth 1 --no-tags https://github.com/Quin8989/Quadratic-Equation-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443240161
git clone --depth 1 --no-tags https://github.com/photonPrograms/CompArchLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443395177
git clone --depth 1 --no-tags https://github.com/qqq1212341/2048_verilog_by8x2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433284962
git clone --depth 1 --no-tags https://github.com/hjnauman/7to1-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433619616
git clone --depth 1 --no-tags https://github.com/Minture/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433026307
git clone --depth 1 --no-tags https://github.com/comgeek/MIPS_32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434884407
git clone --depth 1 --no-tags https://github.com/fuanruisu/MIPS_MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434711767
git clone --depth 1 --no-tags https://github.com/jquinonezb/MIPS_Multi_Quinonez_Jose.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435319456
git clone --depth 1 --no-tags https://github.com/cfcfty/verilog_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442105932
git clone --depth 1 --no-tags https://github.com/AnvithPabba/CompOrg-IITM-All.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443000130
git clone --depth 1 --no-tags https://github.com/FlorentCLMichel/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439731184
git clone --depth 1 --no-tags https://github.com/godoyfelix132/Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439792825
git clone --depth 1 --no-tags https://github.com/Aki2001ankit/ALU-PROJECT-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440066109
git clone --depth 1 --no-tags https://github.com/Preetika764/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432607155
git clone --depth 1 --no-tags https://github.com/jschulbach/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432868168
git clone --depth 1 --no-tags https://github.com/guropolice/BlackJack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432640100
git clone --depth 1 --no-tags https://github.com/jrs154/Cache_Controller_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435950213
git clone --depth 1 --no-tags https://github.com/Origin101/Finals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437176373
git clone --depth 1 --no-tags https://github.com/kinling9/riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435890256
git clone --depth 1 --no-tags https://github.com/git-jh-moon/dld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437801510
git clone --depth 1 --no-tags https://github.com/Arq-Trabajos/P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437336777
git clone --depth 1 --no-tags https://github.com/morris-wang/Distance-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435421905
git clone --depth 1 --no-tags https://github.com/shan2501/RISC-V-INTERNSHIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436469703
git clone --depth 1 --no-tags https://github.com/efabless/caravel_openframe-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438857909
git clone --depth 1 --no-tags https://github.com/tucanae47/wrapped_bin_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441259215
git clone --depth 1 --no-tags https://github.com/b07901049/1101_DSP_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440757632
git clone --depth 1 --no-tags https://github.com/giljerard/quantum_tia_1_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440336038
git clone --depth 1 --no-tags https://github.com/melindakhosasih/Self-driving-Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441393783
git clone --depth 1 --no-tags https://github.com/leonardods2007/SDC_filtro_polifasico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439452434
git clone --depth 1 --no-tags https://github.com/tyko-everest/stack-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440666665
git clone --depth 1 --no-tags https://github.com/proto777/practice-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440327300
git clone --depth 1 --no-tags https://github.com/cVladu/CordiArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439087417
git clone --depth 1 --no-tags https://github.com/FastFoof/USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442419824
git clone --depth 1 --no-tags https://github.com/Shridhar19110101/Digital-watermarking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443064028
git clone --depth 1 --no-tags https://github.com/koty08/Quartus_logicCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442961332
git clone --depth 1 --no-tags https://github.com/LukeJYK/Pipelined-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435070899
git clone --depth 1 --no-tags https://github.com/RicardoAlan/ATmega328p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435098669
git clone --depth 1 --no-tags https://github.com/qaz159qaz159/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435326906
git clone --depth 1 --no-tags https://github.com/DanielSimone/ECE206-Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437682681
git clone --depth 1 --no-tags https://github.com/123swk123/spicontroller_apb3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438082403
git clone --depth 1 --no-tags https://github.com/JDaniielC/SD-project-2020.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438113495
git clone --depth 1 --no-tags https://github.com/grorge123/NTHU_CS_LogicDesign_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438129974
git clone --depth 1 --no-tags https://github.com/mpmadhavig/isom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434907349
git clone --depth 1 --no-tags https://github.com/gdpande97/ECE260aLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437640017
git clone --depth 1 --no-tags https://github.com/Shubhayu-Das/UART-basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433347111
git clone --depth 1 --no-tags https://github.com/AposKonti/Decryption-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432793896
git clone --depth 1 --no-tags https://github.com/ancamariac/wall-follower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433444400
git clone --depth 1 --no-tags https://github.com/YYHsiang/Simple_Single_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440760606
git clone --depth 1 --no-tags https://github.com/wj0074/2cm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440811152
git clone --depth 1 --no-tags https://github.com/FredericJiang/MY_RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434448650
git clone --depth 1 --no-tags https://github.com/MoisesPerez2305/Sistema_Mem_Perez_Moises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433635465
git clone --depth 1 --no-tags https://github.com/SamAgarwal20/LeastSqaureEstimation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434117982
git clone --depth 1 --no-tags https://github.com/kimjh3437/Phys234_Project1_Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434655098
