// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/11/2023 13:39:27"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula7 (
	CLOCK_50,
	KEY,
	KEY_RST,
	LEDR,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	Reg_retorno,
	ENTRADAX_ULA,
	ENTRADAY_ULA,
	SAIDA_ULTA,
	SELE_ULA,
	HABILITASW,
	HABLITAHEX,
	OUT_HEXTESTE,
	WRITETESTE,
	READTESTE);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	KEY_RST;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] Reg_retorno;
output 	[7:0] ENTRADAX_ULA;
output 	[7:0] ENTRADAY_ULA;
output 	[7:0] SAIDA_ULTA;
output 	[1:0] SELE_ULA;
output 	HABILITASW;
output 	HABLITAHEX;
output 	[3:0] OUT_HEXTESTE;
output 	WRITETESTE;
output 	READTESTE;

// Design Ports Information
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_RST	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Reg_retorno[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[1]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[2]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[6]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[0]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[1]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[2]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[3]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[4]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[5]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[6]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[7]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[6]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[0]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[1]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[2]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[4]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[7]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SELE_ULA[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SELE_ULA[1]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HABILITASW	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HABLITAHEX	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITETESTE	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READTESTE	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \KEY_RST~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|incrementaPC|Add0~34 ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \ROM1|memROM~1_combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM1|memROM~0_combout ;
wire \CPU|DECODER|Equal10~0_combout ;
wire \SW[0]~input_o ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~4_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~2_combout ;
wire \Habilita_SW~0_combout ;
wire \LidoRam_CPU[0]~0_combout ;
wire \Habilita_HEX3~0_combout ;
wire \Habilita_LED~0_combout ;
wire \SW[1]~input_o ;
wire \LidoRam_CPU[1]~1_combout ;
wire \SW[2]~input_o ;
wire \LidoRam_CPU[2]~2_combout ;
wire \SW[3]~input_o ;
wire \LidoRam_CPU[3]~3_combout ;
wire \SW[4]~input_o ;
wire \LidoRam_CPU[4]~4_combout ;
wire \SW[5]~input_o ;
wire \LidoRam_CPU[5]~5_combout ;
wire \SW[6]~input_o ;
wire \LidoRam_CPU[6]~6_combout ;
wire \SW[7]~input_o ;
wire \LidoRam_CPU[7]~7_combout ;
wire \Habilita_LED8~0_combout ;
wire \LEDR8|DOUT~0_combout ;
wire \LEDR8|DOUT~q ;
wire \Habilita_LED9~0_combout ;
wire \LEDR9|DOUT~0_combout ;
wire \LEDR9|DOUT~q ;
wire \Habilita_HEX0~0_combout ;
wire \REG_HEX0|DOUT[3]~feeder_combout ;
wire \CONV_HEX0|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX0|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX0|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX0|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX0|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX0|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX0|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX1~0_combout ;
wire \CONV_HEX1|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX1|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX1|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX1|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX1|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX1|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX1|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX2~0_combout ;
wire \CONV_HEX2|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX2|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX2|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX2|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX2|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX2|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX2|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX3~combout ;
wire \CONV_HEX3|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX3|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX3|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX3|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX3|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX3|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX3|rascSaida7seg[6]~6_combout ;
wire \CPU|ULA1|Add0~34_cout ;
wire \CPU|ULA1|Add0~1_sumout ;
wire \CPU|ULA1|saida[0]~0_combout ;
wire \CPU|ULA1|Add0~2 ;
wire \CPU|ULA1|Add0~5_sumout ;
wire \CPU|ULA1|saida[1]~1_combout ;
wire \CPU|ULA1|Add0~6 ;
wire \CPU|ULA1|Add0~9_sumout ;
wire \CPU|ULA1|saida[2]~2_combout ;
wire \CPU|ULA1|Add0~10 ;
wire \CPU|ULA1|Add0~13_sumout ;
wire \CPU|ULA1|saida[3]~3_combout ;
wire \CPU|ULA1|Add0~14 ;
wire \CPU|ULA1|Add0~17_sumout ;
wire \CPU|ULA1|saida[4]~4_combout ;
wire \CPU|ULA1|Add0~18 ;
wire \CPU|ULA1|Add0~21_sumout ;
wire \CPU|ULA1|saida[5]~5_combout ;
wire \Habilita_SW~1_combout ;
wire \CPU|ULA1|Add0~22 ;
wire \CPU|ULA1|Add0~25_sumout ;
wire \CPU|ULA1|saida[6]~6_combout ;
wire \CPU|ULA1|Add0~26 ;
wire \CPU|ULA1|Add0~29_sumout ;
wire \CPU|ULA1|saida[7]~7_combout ;
wire \REG_HEX0|DOUT[0]~DUPLICATE_q ;
wire \CPU|DECODER|Equal10~1_combout ;
wire [8:0] \CPU|PC|DOUT ;
wire [3:0] \REG_HEX3|DOUT ;
wire [3:0] \REG_HEX2|DOUT ;
wire [7:0] \CPU|REGA|DOUT ;
wire [3:0] \REG_HEX1|DOUT ;
wire [7:0] \LED_COMBO|DOUT ;
wire [3:0] \REG_HEX0|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LED_COMBO|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\LED_COMBO|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LED_COMBO|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\LED_COMBO|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\LED_COMBO|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\LED_COMBO|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\LED_COMBO|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\LED_COMBO|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\LEDR8|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\LEDR9|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\CONV_HEX0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\CONV_HEX0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\CONV_HEX0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\CONV_HEX0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\CONV_HEX0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\CONV_HEX0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\CONV_HEX0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\CONV_HEX1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\CONV_HEX1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\CONV_HEX1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\CONV_HEX1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\CONV_HEX1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\CONV_HEX1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\CONV_HEX1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\CONV_HEX2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\CONV_HEX2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\CONV_HEX2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\CONV_HEX2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\CONV_HEX2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\CONV_HEX2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\CONV_HEX2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\CONV_HEX3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\CONV_HEX3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\CONV_HEX3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\CONV_HEX3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\CONV_HEX3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\CONV_HEX3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\CONV_HEX3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \Reg_retorno[0]~output (
	.i(\LidoRam_CPU[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[0]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[0]~output .bus_hold = "false";
defparam \Reg_retorno[0]~output .open_drain_output = "false";
defparam \Reg_retorno[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \Reg_retorno[1]~output (
	.i(\LidoRam_CPU[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[1]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[1]~output .bus_hold = "false";
defparam \Reg_retorno[1]~output .open_drain_output = "false";
defparam \Reg_retorno[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \Reg_retorno[2]~output (
	.i(\LidoRam_CPU[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[2]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[2]~output .bus_hold = "false";
defparam \Reg_retorno[2]~output .open_drain_output = "false";
defparam \Reg_retorno[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \Reg_retorno[3]~output (
	.i(\LidoRam_CPU[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[3]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[3]~output .bus_hold = "false";
defparam \Reg_retorno[3]~output .open_drain_output = "false";
defparam \Reg_retorno[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N36
cyclonev_io_obuf \Reg_retorno[4]~output (
	.i(\LidoRam_CPU[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[4]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[4]~output .bus_hold = "false";
defparam \Reg_retorno[4]~output .open_drain_output = "false";
defparam \Reg_retorno[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \Reg_retorno[5]~output (
	.i(\LidoRam_CPU[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[5]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[5]~output .bus_hold = "false";
defparam \Reg_retorno[5]~output .open_drain_output = "false";
defparam \Reg_retorno[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \Reg_retorno[6]~output (
	.i(\LidoRam_CPU[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[6]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[6]~output .bus_hold = "false";
defparam \Reg_retorno[6]~output .open_drain_output = "false";
defparam \Reg_retorno[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \Reg_retorno[7]~output (
	.i(\LidoRam_CPU[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[7]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[7]~output .bus_hold = "false";
defparam \Reg_retorno[7]~output .open_drain_output = "false";
defparam \Reg_retorno[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \ENTRADAX_ULA[0]~output (
	.i(\CPU|REGA|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[0]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[0]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[0]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \ENTRADAX_ULA[1]~output (
	.i(\CPU|REGA|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[1]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[1]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[1]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \ENTRADAX_ULA[2]~output (
	.i(\CPU|REGA|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[2]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[2]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[2]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \ENTRADAX_ULA[3]~output (
	.i(\CPU|REGA|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[3]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[3]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[3]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \ENTRADAX_ULA[4]~output (
	.i(\CPU|REGA|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[4]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[4]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[4]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \ENTRADAX_ULA[5]~output (
	.i(\CPU|REGA|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[5]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[5]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[5]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \ENTRADAX_ULA[6]~output (
	.i(\CPU|REGA|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[6]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[6]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[6]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \ENTRADAX_ULA[7]~output (
	.i(\CPU|REGA|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[7]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[7]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[7]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \ENTRADAY_ULA[0]~output (
	.i(\LidoRam_CPU[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[0]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[0]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[0]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \ENTRADAY_ULA[1]~output (
	.i(\LidoRam_CPU[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[1]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[1]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[1]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \ENTRADAY_ULA[2]~output (
	.i(\LidoRam_CPU[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[2]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[2]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[2]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \ENTRADAY_ULA[3]~output (
	.i(\LidoRam_CPU[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[3]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[3]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[3]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \ENTRADAY_ULA[4]~output (
	.i(\LidoRam_CPU[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[4]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[4]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[4]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \ENTRADAY_ULA[5]~output (
	.i(\LidoRam_CPU[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[5]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[5]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[5]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \ENTRADAY_ULA[6]~output (
	.i(\LidoRam_CPU[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[6]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[6]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[6]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \ENTRADAY_ULA[7]~output (
	.i(\LidoRam_CPU[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[7]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[7]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[7]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N56
cyclonev_io_obuf \SAIDA_ULTA[0]~output (
	.i(\CPU|ULA1|saida[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[0]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[0]~output .bus_hold = "false";
defparam \SAIDA_ULTA[0]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \SAIDA_ULTA[1]~output (
	.i(\CPU|ULA1|saida[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[1]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[1]~output .bus_hold = "false";
defparam \SAIDA_ULTA[1]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \SAIDA_ULTA[2]~output (
	.i(\CPU|ULA1|saida[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[2]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[2]~output .bus_hold = "false";
defparam \SAIDA_ULTA[2]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \SAIDA_ULTA[3]~output (
	.i(\CPU|ULA1|saida[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[3]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[3]~output .bus_hold = "false";
defparam \SAIDA_ULTA[3]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \SAIDA_ULTA[4]~output (
	.i(\CPU|ULA1|saida[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[4]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[4]~output .bus_hold = "false";
defparam \SAIDA_ULTA[4]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \SAIDA_ULTA[5]~output (
	.i(\CPU|ULA1|saida[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[5]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[5]~output .bus_hold = "false";
defparam \SAIDA_ULTA[5]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \SAIDA_ULTA[6]~output (
	.i(\CPU|ULA1|saida[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[6]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[6]~output .bus_hold = "false";
defparam \SAIDA_ULTA[6]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \SAIDA_ULTA[7]~output (
	.i(\CPU|ULA1|saida[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[7]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[7]~output .bus_hold = "false";
defparam \SAIDA_ULTA[7]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \SELE_ULA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELE_ULA[0]),
	.obar());
// synopsys translate_off
defparam \SELE_ULA[0]~output .bus_hold = "false";
defparam \SELE_ULA[0]~output .open_drain_output = "false";
defparam \SELE_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \SELE_ULA[1]~output (
	.i(\CPU|DECODER|Equal10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELE_ULA[1]),
	.obar());
// synopsys translate_off
defparam \SELE_ULA[1]~output .bus_hold = "false";
defparam \SELE_ULA[1]~output .open_drain_output = "false";
defparam \SELE_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \HABILITASW~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HABILITASW),
	.obar());
// synopsys translate_off
defparam \HABILITASW~output .bus_hold = "false";
defparam \HABILITASW~output .open_drain_output = "false";
defparam \HABILITASW~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \HABLITAHEX~output (
	.i(\Habilita_HEX0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HABLITAHEX),
	.obar());
// synopsys translate_off
defparam \HABLITAHEX~output .bus_hold = "false";
defparam \HABLITAHEX~output .open_drain_output = "false";
defparam \HABLITAHEX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \OUT_HEXTESTE[0]~output (
	.i(\REG_HEX0|DOUT[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[0]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[0]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[0]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \OUT_HEXTESTE[1]~output (
	.i(\REG_HEX0|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[1]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[1]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[1]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \OUT_HEXTESTE[2]~output (
	.i(\REG_HEX0|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[2]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[2]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[2]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \OUT_HEXTESTE[3]~output (
	.i(\REG_HEX0|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[3]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[3]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[3]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \WRITETESTE~output (
	.i(\CPU|DECODER|Equal10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WRITETESTE),
	.obar());
// synopsys translate_off
defparam \WRITETESTE~output .bus_hold = "false";
defparam \WRITETESTE~output .open_drain_output = "false";
defparam \WRITETESTE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \READTESTE~output (
	.i(\CPU|DECODER|Equal10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READTESTE),
	.obar());
// synopsys translate_off
defparam \READTESTE~output .bus_hold = "false";
defparam \READTESTE~output .open_drain_output = "false";
defparam \READTESTE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N31
dffeas \CPU|PC|DOUT[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~34  = CARRY(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(\CPU|incrementaPC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N35
dffeas \CPU|PC|DOUT[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N38
dffeas \CPU|PC|DOUT[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N40
dffeas \CPU|PC|DOUT[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N43
dffeas \CPU|PC|DOUT[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N47
dffeas \CPU|PC|DOUT[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N50
dffeas \CPU|PC|DOUT[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N53
dffeas \CPU|PC|DOUT[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N56
dffeas \CPU|PC|DOUT[8] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N0
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT [8] & ( !\CPU|PC|DOUT [7] & ( !\CPU|PC|DOUT [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [8]),
	.dataf(!\CPU|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hF0F0000000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N41
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N18
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [2])) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [4]) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'hC0C0C0C0C000C000;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N33
cyclonev_lcell_comb \CPU|DECODER|Equal10~0 (
// Equation(s):
// \CPU|DECODER|Equal10~0_combout  = ( \ROM1|memROM~0_combout  & ( (!\CPU|PC|DOUT [0] & \ROM1|memROM~1_combout ) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal10~0 .extended_lut = "off";
defparam \CPU|DECODER|Equal10~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \CPU|DECODER|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y11_N32
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT[0]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h0000000004040404;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N6
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & ((\CPU|PC|DOUT [2]))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [2])) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & \CPU|PC|DOUT [2])) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h03C003C030CC30CC;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3]) # ((!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [2])) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [3]))) # (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [1] & 
// !\CPU|PC|DOUT [3])) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h1C1C1C1CF8F8F8F8;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N44
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [8])) ) ) )

	.dataa(!\CPU|PC|DOUT [7]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'hA000000000000000;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N15
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \CPU|PC|DOUT [2] & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [2] & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) 
// ) # ( !\CPU|PC|DOUT [2] & ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [2]),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h33330000CFCF0C0C;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N24
cyclonev_lcell_comb \Habilita_SW~0 (
// Equation(s):
// \Habilita_SW~0_combout  = ( \ROM1|memROM~3_combout  & ( \ROM1|memROM~2_combout  ) ) # ( \ROM1|memROM~3_combout  & ( !\ROM1|memROM~2_combout  & ( ((\ROM1|memROM~4_combout ) # (\ROM1|memROM~5_combout )) # (\ROM1|memROM~6_combout ) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\ROM1|memROM~5_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_SW~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_SW~0 .extended_lut = "off";
defparam \Habilita_SW~0 .lut_mask = 64'h00007F7F0000FFFF;
defparam \Habilita_SW~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N12
cyclonev_lcell_comb \LidoRam_CPU[0]~0 (
// Equation(s):
// \LidoRam_CPU[0]~0_combout  = ( \Habilita_SW~0_combout  ) # ( !\Habilita_SW~0_combout  & ( (!\CPU|DECODER|Equal10~0_combout ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\Habilita_SW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[0]~0 .extended_lut = "off";
defparam \LidoRam_CPU[0]~0 .lut_mask = 64'hF0FFF0FFFFFFFFFF;
defparam \LidoRam_CPU[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \CPU|REGA|DOUT[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LidoRam_CPU[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \Habilita_HEX3~0 (
// Equation(s):
// \Habilita_HEX3~0_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~0_combout  & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & ((!\ROM1|memROM~6_combout ) # (!\ROM1|memROM~3_combout ))) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX3~0 .extended_lut = "off";
defparam \Habilita_HEX3~0 .lut_mask = 64'h0000000000000F0A;
defparam \Habilita_HEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \Habilita_LED~0 (
// Equation(s):
// \Habilita_LED~0_combout  = ( \ROM1|memROM~5_combout  & ( \Habilita_HEX3~0_combout  & ( !\ROM1|memROM~3_combout  ) ) ) # ( !\ROM1|memROM~5_combout  & ( \Habilita_HEX3~0_combout  & ( (!\ROM1|memROM~3_combout ) # ((!\ROM1|memROM~2_combout  & 
// !\ROM1|memROM~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\ROM1|memROM~5_combout ),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_LED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_LED~0 .extended_lut = "off";
defparam \Habilita_LED~0 .lut_mask = 64'h00000000FCCCCCCC;
defparam \Habilita_LED~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N46
dffeas \LED_COMBO|DOUT[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[0] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N42
cyclonev_lcell_comb \LidoRam_CPU[1]~1 (
// Equation(s):
// \LidoRam_CPU[1]~1_combout  = ( !\Habilita_SW~0_combout  & ( (\SW[1]~input_o  & \CPU|DECODER|Equal10~0_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Habilita_SW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[1]~1 .extended_lut = "off";
defparam \LidoRam_CPU[1]~1 .lut_mask = 64'h0303030300000000;
defparam \LidoRam_CPU[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N44
dffeas \CPU|REGA|DOUT[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LidoRam_CPU[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N19
dffeas \LED_COMBO|DOUT[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[1] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N39
cyclonev_lcell_comb \LidoRam_CPU[2]~2 (
// Equation(s):
// \LidoRam_CPU[2]~2_combout  = ( \CPU|DECODER|Equal10~0_combout  & ( (\SW[2]~input_o  & !\Habilita_SW~0_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\Habilita_SW~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[2]~2 .extended_lut = "off";
defparam \LidoRam_CPU[2]~2 .lut_mask = 64'h0000000030303030;
defparam \LidoRam_CPU[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N41
dffeas \CPU|REGA|DOUT[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LidoRam_CPU[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N11
dffeas \LED_COMBO|DOUT[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[2] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N18
cyclonev_lcell_comb \LidoRam_CPU[3]~3 (
// Equation(s):
// \LidoRam_CPU[3]~3_combout  = ( \CPU|DECODER|Equal10~0_combout  & ( (\SW[3]~input_o  & !\Habilita_SW~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\Habilita_SW~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[3]~3 .extended_lut = "off";
defparam \LidoRam_CPU[3]~3 .lut_mask = 64'h000000000F000F00;
defparam \LidoRam_CPU[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N20
dffeas \CPU|REGA|DOUT[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LidoRam_CPU[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N8
dffeas \LED_COMBO|DOUT[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[3] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N27
cyclonev_lcell_comb \LidoRam_CPU[4]~4 (
// Equation(s):
// \LidoRam_CPU[4]~4_combout  = ( !\Habilita_SW~0_combout  & ( (\SW[4]~input_o  & \CPU|DECODER|Equal10~0_combout ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DECODER|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\Habilita_SW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[4]~4 .extended_lut = "off";
defparam \LidoRam_CPU[4]~4 .lut_mask = 64'h0055005500000000;
defparam \LidoRam_CPU[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \CPU|REGA|DOUT[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LidoRam_CPU[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N1
dffeas \LED_COMBO|DOUT[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[4] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N6
cyclonev_lcell_comb \LidoRam_CPU[5]~5 (
// Equation(s):
// \LidoRam_CPU[5]~5_combout  = ( !\Habilita_SW~0_combout  & ( (\CPU|DECODER|Equal10~0_combout  & \SW[5]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\Habilita_SW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[5]~5 .extended_lut = "off";
defparam \LidoRam_CPU[5]~5 .lut_mask = 64'h000F000F00000000;
defparam \LidoRam_CPU[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N8
dffeas \CPU|REGA|DOUT[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LidoRam_CPU[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N4
dffeas \LED_COMBO|DOUT[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[5] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N48
cyclonev_lcell_comb \LidoRam_CPU[6]~6 (
// Equation(s):
// \LidoRam_CPU[6]~6_combout  = ( !\Habilita_SW~0_combout  & ( (\SW[6]~input_o  & \CPU|DECODER|Equal10~0_combout ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Habilita_SW~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[6]~6 .extended_lut = "off";
defparam \LidoRam_CPU[6]~6 .lut_mask = 64'h0505050500000000;
defparam \LidoRam_CPU[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N50
dffeas \CPU|REGA|DOUT[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LidoRam_CPU[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N22
dffeas \LED_COMBO|DOUT[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[6] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N57
cyclonev_lcell_comb \LidoRam_CPU[7]~7 (
// Equation(s):
// \LidoRam_CPU[7]~7_combout  = ( \CPU|DECODER|Equal10~0_combout  & ( (\SW[7]~input_o  & !\Habilita_SW~0_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\Habilita_SW~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[7]~7 .extended_lut = "off";
defparam \LidoRam_CPU[7]~7 .lut_mask = 64'h0000000030303030;
defparam \LidoRam_CPU[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N59
dffeas \CPU|REGA|DOUT[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LidoRam_CPU[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N13
dffeas \LED_COMBO|DOUT[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[7] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N9
cyclonev_lcell_comb \Habilita_LED8~0 (
// Equation(s):
// \Habilita_LED8~0_combout  = ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~5_combout  & \ROM1|memROM~3_combout )) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~5_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_LED8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_LED8~0 .extended_lut = "off";
defparam \Habilita_LED8~0 .lut_mask = 64'h0000000000A000A0;
defparam \Habilita_LED8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N21
cyclonev_lcell_comb \LEDR8|DOUT~0 (
// Equation(s):
// \LEDR8|DOUT~0_combout  = ( \Habilita_LED8~0_combout  & ( (!\Habilita_HEX3~0_combout  & ((\LEDR8|DOUT~q ))) # (\Habilita_HEX3~0_combout  & (\CPU|REGA|DOUT [0])) ) ) # ( !\Habilita_LED8~0_combout  & ( \LEDR8|DOUT~q  ) )

	.dataa(!\CPU|REGA|DOUT [0]),
	.datab(gnd),
	.datac(!\Habilita_HEX3~0_combout ),
	.datad(!\LEDR8|DOUT~q ),
	.datae(gnd),
	.dataf(!\Habilita_LED8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR8|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR8|DOUT~0 .extended_lut = "off";
defparam \LEDR8|DOUT~0 .lut_mask = 64'h00FF00FF05F505F5;
defparam \LEDR8|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N22
dffeas \LEDR8|DOUT (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDR8|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR8|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR8|DOUT .is_wysiwyg = "true";
defparam \LEDR8|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \Habilita_LED9~0 (
// Equation(s):
// \Habilita_LED9~0_combout  = ( \ROM1|memROM~3_combout  & ( (!\ROM1|memROM~4_combout  & \ROM1|memROM~5_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_LED9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_LED9~0 .extended_lut = "off";
defparam \Habilita_LED9~0 .lut_mask = 64'h0000000000CC00CC;
defparam \Habilita_LED9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \LEDR9|DOUT~0 (
// Equation(s):
// \LEDR9|DOUT~0_combout  = ( \LEDR9|DOUT~q  & ( \ROM1|memROM~3_combout  & ( (!\Habilita_LED9~0_combout ) # (((!\Habilita_HEX3~0_combout ) # (\ROM1|memROM~2_combout )) # (\CPU|REGA|DOUT [0])) ) ) ) # ( !\LEDR9|DOUT~q  & ( \ROM1|memROM~3_combout  & ( 
// (\Habilita_LED9~0_combout  & (\CPU|REGA|DOUT [0] & (!\ROM1|memROM~2_combout  & \Habilita_HEX3~0_combout ))) ) ) ) # ( \LEDR9|DOUT~q  & ( !\ROM1|memROM~3_combout  & ( (!\Habilita_LED9~0_combout ) # ((!\Habilita_HEX3~0_combout ) # (\CPU|REGA|DOUT [0])) ) ) 
// ) # ( !\LEDR9|DOUT~q  & ( !\ROM1|memROM~3_combout  & ( (\Habilita_LED9~0_combout  & (\CPU|REGA|DOUT [0] & \Habilita_HEX3~0_combout )) ) ) )

	.dataa(!\Habilita_LED9~0_combout ),
	.datab(!\CPU|REGA|DOUT [0]),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\Habilita_HEX3~0_combout ),
	.datae(!\LEDR9|DOUT~q ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR9|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR9|DOUT~0 .extended_lut = "off";
defparam \LEDR9|DOUT~0 .lut_mask = 64'h0011FFBB0010FFBF;
defparam \LEDR9|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \LEDR9|DOUT (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\LEDR9|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR9|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR9|DOUT .is_wysiwyg = "true";
defparam \LEDR9|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \Habilita_HEX0~0 (
// Equation(s):
// \Habilita_HEX0~0_combout  = ( !\ROM1|memROM~5_combout  & ( \Habilita_HEX3~0_combout  & ( (\ROM1|memROM~3_combout  & (\ROM1|memROM~4_combout  & !\ROM1|memROM~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~5_combout ),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX0~0 .extended_lut = "off";
defparam \Habilita_HEX0~0 .lut_mask = 64'h0000000003000000;
defparam \Habilita_HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N47
dffeas \REG_HEX0|DOUT[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N43
dffeas \REG_HEX0|DOUT[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N38
dffeas \REG_HEX0|DOUT[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N39
cyclonev_lcell_comb \REG_HEX0|DOUT[3]~feeder (
// Equation(s):
// \REG_HEX0|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX0|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX0|DOUT[3]~feeder .extended_lut = "off";
defparam \REG_HEX0|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX0|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N40
dffeas \REG_HEX0|DOUT[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\REG_HEX0|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N51
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[0]~0_combout  = ( \REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [1] $ (!\REG_HEX0|DOUT [2]))) ) ) # ( !\REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [1] & (!\REG_HEX0|DOUT [2] $ (!\REG_HEX0|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX0|DOUT [1]),
	.datac(!\REG_HEX0|DOUT [2]),
	.datad(!\REG_HEX0|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[0]~0 .lut_mask = 64'h0CC00CC0003C003C;
defparam \CONV_HEX0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N6
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[1]~1_combout  = ( \REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [0] & ((\REG_HEX0|DOUT [2]))) # (\REG_HEX0|DOUT [0] & (\REG_HEX0|DOUT [1])) ) ) # ( !\REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [0] $ (!\REG_HEX0|DOUT 
// [1]))) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [1]),
	.datac(gnd),
	.datad(!\REG_HEX0|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[1]~1 .lut_mask = 64'h0066006611BB11BB;
defparam \CONV_HEX0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N9
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[2]~2_combout  = ( \REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [2] & ((!\REG_HEX0|DOUT [0]) # (\REG_HEX0|DOUT [1]))) ) ) # ( !\REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [0] & (\REG_HEX0|DOUT [1] & !\REG_HEX0|DOUT [2])) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [1]),
	.datac(gnd),
	.datad(!\REG_HEX0|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[2]~2 .lut_mask = 64'h2200220000BB00BB;
defparam \CONV_HEX0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N27
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[3]~3_combout  = ( \REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [1] & (!\REG_HEX0|DOUT [0] $ (\REG_HEX0|DOUT [2]))) ) ) # ( !\REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [1] & \REG_HEX0|DOUT [2])) # (\REG_HEX0|DOUT [0] 
// & (!\REG_HEX0|DOUT [1] $ (\REG_HEX0|DOUT [2]))) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(!\REG_HEX0|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[3]~3 .lut_mask = 64'h50A550A50A050A05;
defparam \CONV_HEX0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N33
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[4]~4_combout  = ( \REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [1] & !\REG_HEX0|DOUT [2])) ) ) # ( !\REG_HEX0|DOUT [3] & ( ((!\REG_HEX0|DOUT [1] & \REG_HEX0|DOUT [2])) # (\REG_HEX0|DOUT [0]) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [1]),
	.datac(!\REG_HEX0|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[4]~4 .lut_mask = 64'h5D5D5D5D40404040;
defparam \CONV_HEX0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N30
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[5]~5_combout  = ( \REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [1] & (\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [2])) ) ) # ( !\REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [1] & (\REG_HEX0|DOUT [0] & !\REG_HEX0|DOUT [2])) # (\REG_HEX0|DOUT [1] & 
// ((!\REG_HEX0|DOUT [2]) # (\REG_HEX0|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX0|DOUT [1]),
	.datac(!\REG_HEX0|DOUT [0]),
	.datad(!\REG_HEX0|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[5]~5 .lut_mask = 64'h3F033F03000C000C;
defparam \CONV_HEX0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N45
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[6]~6_combout  = ( !\REG_HEX0|DOUT [1] & ( \REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [2]) ) ) ) # ( \REG_HEX0|DOUT [1] & ( !\REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [2]) ) ) ) # ( 
// !\REG_HEX0|DOUT [1] & ( !\REG_HEX0|DOUT [3] & ( !\REG_HEX0|DOUT [2] ) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REG_HEX0|DOUT [1]),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[6]~6 .lut_mask = 64'hCCCC111122220000;
defparam \CONV_HEX0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \Habilita_HEX1~0 (
// Equation(s):
// \Habilita_HEX1~0_combout  = ( !\ROM1|memROM~5_combout  & ( \Habilita_HEX3~0_combout  & ( (\ROM1|memROM~3_combout  & (\ROM1|memROM~2_combout  & \ROM1|memROM~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\ROM1|memROM~5_combout ),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX1~0 .extended_lut = "off";
defparam \Habilita_HEX1~0 .lut_mask = 64'h0000000000030000;
defparam \Habilita_HEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N26
dffeas \REG_HEX1|DOUT[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N13
dffeas \REG_HEX1|DOUT[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N28
dffeas \REG_HEX1|DOUT[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N13
dffeas \REG_HEX1|DOUT[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N36
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[0]~0_combout  = ( \REG_HEX1|DOUT [3] & ( (\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [2] $ (!\REG_HEX1|DOUT [1]))) ) ) # ( !\REG_HEX1|DOUT [3] & ( (!\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [2] $ (!\REG_HEX1|DOUT [0]))) ) )

	.dataa(!\REG_HEX1|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [0]),
	.datad(!\REG_HEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[0]~0 .lut_mask = 64'h5A005A00050A050A;
defparam \CONV_HEX1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[1]~1_combout  = ( \REG_HEX1|DOUT [1] & ( (!\REG_HEX1|DOUT [0] & (\REG_HEX1|DOUT [2])) # (\REG_HEX1|DOUT [0] & ((\REG_HEX1|DOUT [3]))) ) ) # ( !\REG_HEX1|DOUT [1] & ( (\REG_HEX1|DOUT [2] & (!\REG_HEX1|DOUT [0] $ (!\REG_HEX1|DOUT 
// [3]))) ) )

	.dataa(!\REG_HEX1|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [2]),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[1]~1 .lut_mask = 64'h050A050A0A5F0A5F;
defparam \CONV_HEX1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N45
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[2]~2_combout  = ( \REG_HEX1|DOUT [3] & ( (\REG_HEX1|DOUT [2] & ((!\REG_HEX1|DOUT [0]) # (\REG_HEX1|DOUT [1]))) ) ) # ( !\REG_HEX1|DOUT [3] & ( (!\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [2] & \REG_HEX1|DOUT [1])) ) )

	.dataa(!\REG_HEX1|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [2]),
	.datad(!\REG_HEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[2]~2 .lut_mask = 64'h00A000A00A0F0A0F;
defparam \CONV_HEX1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N54
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[3]~3_combout  = ( \REG_HEX1|DOUT [3] & ( (\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [2] $ (\REG_HEX1|DOUT [0]))) ) ) # ( !\REG_HEX1|DOUT [3] & ( (!\REG_HEX1|DOUT [2] & (\REG_HEX1|DOUT [0] & !\REG_HEX1|DOUT [1])) # (\REG_HEX1|DOUT [2] 
// & (!\REG_HEX1|DOUT [0] $ (\REG_HEX1|DOUT [1]))) ) )

	.dataa(!\REG_HEX1|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [0]),
	.datad(!\REG_HEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[3]~3 .lut_mask = 64'h5A055A0500A500A5;
defparam \CONV_HEX1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N15
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[4]~4_combout  = ( \REG_HEX1|DOUT [1] & ( (\REG_HEX1|DOUT [0] & !\REG_HEX1|DOUT [3]) ) ) # ( !\REG_HEX1|DOUT [1] & ( (!\REG_HEX1|DOUT [2] & (\REG_HEX1|DOUT [0])) # (\REG_HEX1|DOUT [2] & ((!\REG_HEX1|DOUT [3]))) ) )

	.dataa(!\REG_HEX1|DOUT [2]),
	.datab(!\REG_HEX1|DOUT [0]),
	.datac(!\REG_HEX1|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX1|DOUT [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[4]~4 .lut_mask = 64'h7272303072723030;
defparam \CONV_HEX1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N24
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[5]~5_combout  = ( \REG_HEX1|DOUT [0] & ( !\REG_HEX1|DOUT [3] $ (((\REG_HEX1|DOUT [2] & !\REG_HEX1|DOUT [1]))) ) ) # ( !\REG_HEX1|DOUT [0] & ( (!\REG_HEX1|DOUT [3] & (!\REG_HEX1|DOUT [2] & \REG_HEX1|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX1|DOUT [3]),
	.datac(!\REG_HEX1|DOUT [2]),
	.datad(!\REG_HEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[5]~5 .lut_mask = 64'h00C000C0C3CCC3CC;
defparam \CONV_HEX1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N3
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[6]~6_combout  = ( \REG_HEX1|DOUT [0] & ( (!\REG_HEX1|DOUT [3] & (!\REG_HEX1|DOUT [1] $ (\REG_HEX1|DOUT [2]))) ) ) # ( !\REG_HEX1|DOUT [0] & ( (!\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [3] $ (\REG_HEX1|DOUT [2]))) ) )

	.dataa(!\REG_HEX1|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [3]),
	.datad(!\REG_HEX1|DOUT [2]),
	.datae(!\REG_HEX1|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[6]~6 .lut_mask = 64'hA00AA050A00AA050;
defparam \CONV_HEX1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \Habilita_HEX2~0 (
// Equation(s):
// \Habilita_HEX2~0_combout  = ( \ROM1|memROM~5_combout  & ( \Habilita_HEX3~0_combout  & ( (\ROM1|memROM~3_combout  & (\ROM1|memROM~4_combout  & !\ROM1|memROM~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~5_combout ),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX2~0 .extended_lut = "off";
defparam \Habilita_HEX2~0 .lut_mask = 64'h0000000000000300;
defparam \Habilita_HEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N38
dffeas \REG_HEX2|DOUT[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N41
dffeas \REG_HEX2|DOUT[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N59
dffeas \REG_HEX2|DOUT[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N55
dffeas \REG_HEX2|DOUT[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N9
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[0]~0_combout  = ( \REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [3] & (!\REG_HEX2|DOUT [2] & !\REG_HEX2|DOUT [1])) # (\REG_HEX2|DOUT [3] & (!\REG_HEX2|DOUT [2] $ (!\REG_HEX2|DOUT [1]))) ) ) # ( !\REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT 
// [3] & (\REG_HEX2|DOUT [2] & !\REG_HEX2|DOUT [1])) ) )

	.dataa(!\REG_HEX2|DOUT [3]),
	.datab(!\REG_HEX2|DOUT [2]),
	.datac(!\REG_HEX2|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[0]~0 .lut_mask = 64'h2020202094949494;
defparam \CONV_HEX2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N48
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[1]~1_combout  = ( \REG_HEX2|DOUT [1] & ( \REG_HEX2|DOUT [2] & ( (!\REG_HEX2|DOUT [0]) # (\REG_HEX2|DOUT [3]) ) ) ) # ( !\REG_HEX2|DOUT [1] & ( \REG_HEX2|DOUT [2] & ( !\REG_HEX2|DOUT [3] $ (!\REG_HEX2|DOUT [0]) ) ) ) # ( 
// \REG_HEX2|DOUT [1] & ( !\REG_HEX2|DOUT [2] & ( (\REG_HEX2|DOUT [3] & \REG_HEX2|DOUT [0]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX2|DOUT [3]),
	.datac(!\REG_HEX2|DOUT [0]),
	.datad(gnd),
	.datae(!\REG_HEX2|DOUT [1]),
	.dataf(!\REG_HEX2|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[1]~1 .lut_mask = 64'h000003033C3CF3F3;
defparam \CONV_HEX2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[2]~2_combout  = ( \REG_HEX2|DOUT [2] & ( \REG_HEX2|DOUT [0] & ( (\REG_HEX2|DOUT [3] & \REG_HEX2|DOUT [1]) ) ) ) # ( \REG_HEX2|DOUT [2] & ( !\REG_HEX2|DOUT [0] & ( \REG_HEX2|DOUT [3] ) ) ) # ( !\REG_HEX2|DOUT [2] & ( 
// !\REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [3] & \REG_HEX2|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX2|DOUT [3]),
	.datac(!\REG_HEX2|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX2|DOUT [2]),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[2]~2 .lut_mask = 64'h0C0C333300000303;
defparam \CONV_HEX2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[3]~3_combout  = ( \REG_HEX2|DOUT [2] & ( \REG_HEX2|DOUT [0] & ( \REG_HEX2|DOUT [1] ) ) ) # ( !\REG_HEX2|DOUT [2] & ( \REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [1] & !\REG_HEX2|DOUT [3]) ) ) ) # ( \REG_HEX2|DOUT [2] & ( 
// !\REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [1] & !\REG_HEX2|DOUT [3]) ) ) ) # ( !\REG_HEX2|DOUT [2] & ( !\REG_HEX2|DOUT [0] & ( (\REG_HEX2|DOUT [1] & \REG_HEX2|DOUT [3]) ) ) )

	.dataa(!\REG_HEX2|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX2|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX2|DOUT [2]),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[3]~3 .lut_mask = 64'h0505A0A0A0A05555;
defparam \CONV_HEX2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N0
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[4]~4_combout  = ( \REG_HEX2|DOUT [1] & ( \REG_HEX2|DOUT [2] & ( (\REG_HEX2|DOUT [0] & !\REG_HEX2|DOUT [3]) ) ) ) # ( !\REG_HEX2|DOUT [1] & ( \REG_HEX2|DOUT [2] & ( !\REG_HEX2|DOUT [3] ) ) ) # ( \REG_HEX2|DOUT [1] & ( 
// !\REG_HEX2|DOUT [2] & ( (\REG_HEX2|DOUT [0] & !\REG_HEX2|DOUT [3]) ) ) ) # ( !\REG_HEX2|DOUT [1] & ( !\REG_HEX2|DOUT [2] & ( \REG_HEX2|DOUT [0] ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX2|DOUT [0]),
	.datac(gnd),
	.datad(!\REG_HEX2|DOUT [3]),
	.datae(!\REG_HEX2|DOUT [1]),
	.dataf(!\REG_HEX2|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[4]~4 .lut_mask = 64'h33333300FF003300;
defparam \CONV_HEX2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[5]~5_combout  = ( \REG_HEX2|DOUT [2] & ( \REG_HEX2|DOUT [0] & ( !\REG_HEX2|DOUT [1] $ (!\REG_HEX2|DOUT [3]) ) ) ) # ( !\REG_HEX2|DOUT [2] & ( \REG_HEX2|DOUT [0] & ( !\REG_HEX2|DOUT [3] ) ) ) # ( !\REG_HEX2|DOUT [2] & ( 
// !\REG_HEX2|DOUT [0] & ( (\REG_HEX2|DOUT [1] & !\REG_HEX2|DOUT [3]) ) ) )

	.dataa(!\REG_HEX2|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX2|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX2|DOUT [2]),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[5]~5 .lut_mask = 64'h50500000F0F05A5A;
defparam \CONV_HEX2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N15
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[6]~6_combout  = ( \REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [3] & (!\REG_HEX2|DOUT [2] $ (\REG_HEX2|DOUT [1]))) ) ) # ( !\REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [1] & (!\REG_HEX2|DOUT [3] $ (\REG_HEX2|DOUT [2]))) ) )

	.dataa(!\REG_HEX2|DOUT [3]),
	.datab(!\REG_HEX2|DOUT [2]),
	.datac(!\REG_HEX2|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[6]~6 .lut_mask = 64'h9090909082828282;
defparam \CONV_HEX2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb Habilita_HEX3(
// Equation(s):
// \Habilita_HEX3~combout  = ( \ROM1|memROM~5_combout  & ( \Habilita_HEX3~0_combout  & ( (\ROM1|memROM~3_combout  & (\ROM1|memROM~4_combout  & \ROM1|memROM~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~5_combout ),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Habilita_HEX3.extended_lut = "off";
defparam Habilita_HEX3.lut_mask = 64'h0000000000000003;
defparam Habilita_HEX3.shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N5
dffeas \REG_HEX3|DOUT[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \REG_HEX3|DOUT[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N50
dffeas \REG_HEX3|DOUT[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N20
dffeas \REG_HEX3|DOUT[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N21
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[0]~0_combout  = ( \REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [2] & (!\REG_HEX3|DOUT [3] $ (\REG_HEX3|DOUT [1]))) # (\REG_HEX3|DOUT [2] & (\REG_HEX3|DOUT [3] & !\REG_HEX3|DOUT [1])) ) ) # ( !\REG_HEX3|DOUT [0] & ( (\REG_HEX3|DOUT [2] 
// & (!\REG_HEX3|DOUT [3] & !\REG_HEX3|DOUT [1])) ) )

	.dataa(!\REG_HEX3|DOUT [2]),
	.datab(!\REG_HEX3|DOUT [3]),
	.datac(!\REG_HEX3|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[0]~0 .lut_mask = 64'h4040404092929292;
defparam \CONV_HEX3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N54
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[1]~1_combout  = ( \REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT [1] & \REG_HEX3|DOUT [2])) # (\REG_HEX3|DOUT [3] & (\REG_HEX3|DOUT [1])) ) ) # ( !\REG_HEX3|DOUT [0] & ( (\REG_HEX3|DOUT [2] & ((\REG_HEX3|DOUT [1]) 
// # (\REG_HEX3|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX3|DOUT [3]),
	.datac(!\REG_HEX3|DOUT [1]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[1]~1 .lut_mask = 64'h003F003F03C303C3;
defparam \CONV_HEX3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N57
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[2]~2_combout  = ( \REG_HEX3|DOUT [0] & ( (\REG_HEX3|DOUT [1] & (\REG_HEX3|DOUT [3] & \REG_HEX3|DOUT [2])) ) ) # ( !\REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [3] & (\REG_HEX3|DOUT [1] & !\REG_HEX3|DOUT [2])) # (\REG_HEX3|DOUT [3] & 
// ((\REG_HEX3|DOUT [2]))) ) )

	.dataa(!\REG_HEX3|DOUT [1]),
	.datab(!\REG_HEX3|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[2]~2 .lut_mask = 64'h4433443300110011;
defparam \CONV_HEX3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N18
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[3]~3_combout  = ( \REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [2] & (\REG_HEX3|DOUT [3] & !\REG_HEX3|DOUT [0])) # (\REG_HEX3|DOUT [2] & ((\REG_HEX3|DOUT [0]))) ) ) # ( !\REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT 
// [2] $ (!\REG_HEX3|DOUT [0]))) ) )

	.dataa(!\REG_HEX3|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [3]),
	.datad(!\REG_HEX3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[3]~3 .lut_mask = 64'h50A050A00A550A55;
defparam \CONV_HEX3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N0
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[4]~4_combout  = ( \REG_HEX3|DOUT [1] & ( (\REG_HEX3|DOUT [0] & !\REG_HEX3|DOUT [3]) ) ) # ( !\REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [2] & (\REG_HEX3|DOUT [0])) # (\REG_HEX3|DOUT [2] & ((!\REG_HEX3|DOUT [3]))) ) )

	.dataa(!\REG_HEX3|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [2]),
	.datad(!\REG_HEX3|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[4]~4 .lut_mask = 64'h5F505F5055005500;
defparam \CONV_HEX3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N3
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[5]~5_combout  = (!\REG_HEX3|DOUT [0] & (\REG_HEX3|DOUT [1] & (!\REG_HEX3|DOUT [3] & !\REG_HEX3|DOUT [2]))) # (\REG_HEX3|DOUT [0] & (!\REG_HEX3|DOUT [3] $ (((!\REG_HEX3|DOUT [1] & \REG_HEX3|DOUT [2])))))

	.dataa(!\REG_HEX3|DOUT [0]),
	.datab(!\REG_HEX3|DOUT [1]),
	.datac(!\REG_HEX3|DOUT [3]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[5]~5 .lut_mask = 64'h7014701470147014;
defparam \CONV_HEX3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N48
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[6]~6_combout  = ( \REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT [2] $ (\REG_HEX3|DOUT [1]))) ) ) # ( !\REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [1] & (!\REG_HEX3|DOUT [3] $ (\REG_HEX3|DOUT [2]))) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [2]),
	.datad(!\REG_HEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[6]~6 .lut_mask = 64'hA500A500A00AA00A;
defparam \CONV_HEX3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N30
cyclonev_lcell_comb \CPU|ULA1|Add0~34 (
// Equation(s):
// \CPU|ULA1|Add0~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA1|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~34 .extended_lut = "off";
defparam \CPU|ULA1|Add0~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|ULA1|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N33
cyclonev_lcell_comb \CPU|ULA1|Add0~1 (
// Equation(s):
// \CPU|ULA1|Add0~1_sumout  = SUM(( !\LidoRam_CPU[0]~0_combout  ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA1|Add0~34_cout  ))
// \CPU|ULA1|Add0~2  = CARRY(( !\LidoRam_CPU[0]~0_combout  ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA1|Add0~34_cout  ))

	.dataa(!\LidoRam_CPU[0]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~1_sumout ),
	.cout(\CPU|ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~1 .extended_lut = "off";
defparam \CPU|ULA1|Add0~1 .lut_mask = 64'h0000F0F00000AAAA;
defparam \CPU|ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N18
cyclonev_lcell_comb \CPU|ULA1|saida[0]~0 (
// Equation(s):
// \CPU|ULA1|saida[0]~0_combout  = (!\CPU|DECODER|Equal10~0_combout  & (\CPU|ULA1|Add0~1_sumout )) # (\CPU|DECODER|Equal10~0_combout  & ((\LidoRam_CPU[0]~0_combout )))

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA1|Add0~1_sumout ),
	.datad(!\LidoRam_CPU[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA1|saida[0]~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \CPU|ULA1|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N36
cyclonev_lcell_comb \CPU|ULA1|Add0~5 (
// Equation(s):
// \CPU|ULA1|Add0~5_sumout  = SUM(( !\LidoRam_CPU[1]~1_combout  ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA1|Add0~2  ))
// \CPU|ULA1|Add0~6  = CARRY(( !\LidoRam_CPU[1]~1_combout  ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA1|Add0~2  ))

	.dataa(!\LidoRam_CPU[1]~1_combout ),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~5_sumout ),
	.cout(\CPU|ULA1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~5 .extended_lut = "off";
defparam \CPU|ULA1|Add0~5 .lut_mask = 64'h0000F0F00000AAAA;
defparam \CPU|ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N27
cyclonev_lcell_comb \CPU|ULA1|saida[1]~1 (
// Equation(s):
// \CPU|ULA1|saida[1]~1_combout  = (!\CPU|DECODER|Equal10~0_combout  & (\CPU|ULA1|Add0~5_sumout )) # (\CPU|DECODER|Equal10~0_combout  & ((\LidoRam_CPU[1]~1_combout )))

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA1|Add0~5_sumout ),
	.datad(!\LidoRam_CPU[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~1 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~1 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \CPU|ULA1|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N39
cyclonev_lcell_comb \CPU|ULA1|Add0~9 (
// Equation(s):
// \CPU|ULA1|Add0~9_sumout  = SUM(( !\LidoRam_CPU[2]~2_combout  ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA1|Add0~6  ))
// \CPU|ULA1|Add0~10  = CARRY(( !\LidoRam_CPU[2]~2_combout  ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LidoRam_CPU[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~9_sumout ),
	.cout(\CPU|ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~9 .extended_lut = "off";
defparam \CPU|ULA1|Add0~9 .lut_mask = 64'h0000FF000000F0F0;
defparam \CPU|ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N6
cyclonev_lcell_comb \CPU|ULA1|saida[2]~2 (
// Equation(s):
// \CPU|ULA1|saida[2]~2_combout  = ( \CPU|ULA1|Add0~9_sumout  & ( (!\CPU|DECODER|Equal10~0_combout ) # (\LidoRam_CPU[2]~2_combout ) ) ) # ( !\CPU|ULA1|Add0~9_sumout  & ( (\CPU|DECODER|Equal10~0_combout  & \LidoRam_CPU[2]~2_combout ) ) )

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LidoRam_CPU[2]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~2 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|ULA1|saida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N42
cyclonev_lcell_comb \CPU|ULA1|Add0~13 (
// Equation(s):
// \CPU|ULA1|Add0~13_sumout  = SUM(( !\LidoRam_CPU[3]~3_combout  ) + ( \CPU|REGA|DOUT [3] ) + ( \CPU|ULA1|Add0~10  ))
// \CPU|ULA1|Add0~14  = CARRY(( !\LidoRam_CPU[3]~3_combout  ) + ( \CPU|REGA|DOUT [3] ) + ( \CPU|ULA1|Add0~10  ))

	.dataa(gnd),
	.datab(!\LidoRam_CPU[3]~3_combout ),
	.datac(!\CPU|REGA|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~13_sumout ),
	.cout(\CPU|ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~13 .extended_lut = "off";
defparam \CPU|ULA1|Add0~13 .lut_mask = 64'h0000F0F00000CCCC;
defparam \CPU|ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N9
cyclonev_lcell_comb \CPU|ULA1|saida[3]~3 (
// Equation(s):
// \CPU|ULA1|saida[3]~3_combout  = ( \CPU|ULA1|Add0~13_sumout  & ( (!\CPU|DECODER|Equal10~0_combout ) # (\LidoRam_CPU[3]~3_combout ) ) ) # ( !\CPU|ULA1|Add0~13_sumout  & ( (\CPU|DECODER|Equal10~0_combout  & \LidoRam_CPU[3]~3_combout ) ) )

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\LidoRam_CPU[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~3 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU|ULA1|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N45
cyclonev_lcell_comb \CPU|ULA1|Add0~17 (
// Equation(s):
// \CPU|ULA1|Add0~17_sumout  = SUM(( !\LidoRam_CPU[4]~4_combout  ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add0~14  ))
// \CPU|ULA1|Add0~18  = CARRY(( !\LidoRam_CPU[4]~4_combout  ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add0~14  ))

	.dataa(!\LidoRam_CPU[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~17_sumout ),
	.cout(\CPU|ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~17 .extended_lut = "off";
defparam \CPU|ULA1|Add0~17 .lut_mask = 64'h0000FF000000AAAA;
defparam \CPU|ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N15
cyclonev_lcell_comb \CPU|ULA1|saida[4]~4 (
// Equation(s):
// \CPU|ULA1|saida[4]~4_combout  = ( \LidoRam_CPU[4]~4_combout  & ( (\CPU|ULA1|Add0~17_sumout ) # (\CPU|DECODER|Equal10~0_combout ) ) ) # ( !\LidoRam_CPU[4]~4_combout  & ( (!\CPU|DECODER|Equal10~0_combout  & \CPU|ULA1|Add0~17_sumout ) ) )

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA1|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LidoRam_CPU[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~4 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \CPU|ULA1|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N48
cyclonev_lcell_comb \CPU|ULA1|Add0~21 (
// Equation(s):
// \CPU|ULA1|Add0~21_sumout  = SUM(( !\LidoRam_CPU[5]~5_combout  ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA1|Add0~18  ))
// \CPU|ULA1|Add0~22  = CARRY(( !\LidoRam_CPU[5]~5_combout  ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [5]),
	.datad(!\LidoRam_CPU[5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~21_sumout ),
	.cout(\CPU|ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~21 .extended_lut = "off";
defparam \CPU|ULA1|Add0~21 .lut_mask = 64'h0000F0F00000FF00;
defparam \CPU|ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N21
cyclonev_lcell_comb \CPU|ULA1|saida[5]~5 (
// Equation(s):
// \CPU|ULA1|saida[5]~5_combout  = ( \CPU|ULA1|Add0~21_sumout  & ( (!\CPU|DECODER|Equal10~0_combout ) # (\LidoRam_CPU[5]~5_combout ) ) ) # ( !\CPU|ULA1|Add0~21_sumout  & ( (\CPU|DECODER|Equal10~0_combout  & \LidoRam_CPU[5]~5_combout ) ) )

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LidoRam_CPU[5]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|ULA1|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N30
cyclonev_lcell_comb \Habilita_SW~1 (
// Equation(s):
// \Habilita_SW~1_combout  = ( \CPU|DECODER|Equal10~0_combout  & ( !\Habilita_SW~0_combout  ) )

	.dataa(gnd),
	.datab(!\Habilita_SW~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_SW~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_SW~1 .extended_lut = "off";
defparam \Habilita_SW~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Habilita_SW~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N51
cyclonev_lcell_comb \CPU|ULA1|Add0~25 (
// Equation(s):
// \CPU|ULA1|Add0~25_sumout  = SUM(( (!\Habilita_SW~1_combout ) # (!\SW[6]~input_o ) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add0~22  ))
// \CPU|ULA1|Add0~26  = CARRY(( (!\Habilita_SW~1_combout ) # (!\SW[6]~input_o ) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add0~22  ))

	.dataa(!\CPU|REGA|DOUT [6]),
	.datab(!\Habilita_SW~1_combout ),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~25_sumout ),
	.cout(\CPU|ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~25 .extended_lut = "off";
defparam \CPU|ULA1|Add0~25 .lut_mask = 64'h0000AAAA0000FCFC;
defparam \CPU|ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N12
cyclonev_lcell_comb \CPU|ULA1|saida[6]~6 (
// Equation(s):
// \CPU|ULA1|saida[6]~6_combout  = ( \LidoRam_CPU[6]~6_combout  & ( (\CPU|ULA1|Add0~25_sumout ) # (\CPU|DECODER|Equal10~0_combout ) ) ) # ( !\LidoRam_CPU[6]~6_combout  & ( (!\CPU|DECODER|Equal10~0_combout  & \CPU|ULA1|Add0~25_sumout ) ) )

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA1|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LidoRam_CPU[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \CPU|ULA1|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N54
cyclonev_lcell_comb \CPU|ULA1|Add0~29 (
// Equation(s):
// \CPU|ULA1|Add0~29_sumout  = SUM(( (!\Habilita_SW~1_combout ) # (!\SW[7]~input_o ) ) + ( \CPU|REGA|DOUT [7] ) + ( \CPU|ULA1|Add0~26  ))

	.dataa(!\Habilita_SW~1_combout ),
	.datab(!\CPU|REGA|DOUT [7]),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~29 .extended_lut = "off";
defparam \CPU|ULA1|Add0~29 .lut_mask = 64'h0000CCCC0000FAFA;
defparam \CPU|ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N24
cyclonev_lcell_comb \CPU|ULA1|saida[7]~7 (
// Equation(s):
// \CPU|ULA1|saida[7]~7_combout  = ( \LidoRam_CPU[7]~7_combout  & ( (\CPU|ULA1|Add0~29_sumout ) # (\CPU|DECODER|Equal10~0_combout ) ) ) # ( !\LidoRam_CPU[7]~7_combout  & ( (!\CPU|DECODER|Equal10~0_combout  & \CPU|ULA1|Add0~29_sumout ) ) )

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA1|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LidoRam_CPU[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \CPU|ULA1|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N37
dffeas \REG_HEX0|DOUT[0]~DUPLICATE (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N51
cyclonev_lcell_comb \CPU|DECODER|Equal10~1 (
// Equation(s):
// \CPU|DECODER|Equal10~1_combout  = ( \CPU|PC|DOUT [0] & ( (\ROM1|memROM~1_combout  & \ROM1|memROM~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\ROM1|memROM~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal10~1 .extended_lut = "off";
defparam \CPU|DECODER|Equal10~1 .lut_mask = 64'h0000000003030303;
defparam \CPU|DECODER|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N18
cyclonev_io_ibuf \KEY_RST~input (
	.i(KEY_RST),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY_RST~input_o ));
// synopsys translate_off
defparam \KEY_RST~input .bus_hold = "false";
defparam \KEY_RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
