// Seed: 1615363333
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  assign id_2 = id_2;
  id_4 :
  assert property (@(id_4 or posedge id_4) id_2)
  else;
  assign id_2 = id_2;
  always id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = $display;
  assign id_4 = id_6;
  assign id_3[1 : 1] = id_6;
  module_0(
      id_4, id_6, id_6
  );
  always begin
    id_2 = 1'b0;
  end
endmodule
