title: (Chiselã‚’ä½¿ã£ã¦)FPGAã§å‹•ãä½•ã‹ã‚’ä½œã£ãŸè©±
subtitle: ã‚†ã‚‹ã„è©±ã‚’ã—ã¾ã™
class: animation-fade
layout: true

<!-- This slide will serve as the base layout for all your slides -->
.bottom-bar[
  {{title}}
]

---

class: impact

## {{title}}
### {{subtitle}}

---

# Scope

Chiselã®ç´¹ä»‹ã¨ã€ä½¿ã£ã¦ã¿ãŸæ‰€æ„Ÿã«ã¤ã„ã¦ãŠè©±ã—ã¾ã™ã€‚
--

* **FPGAã«èˆˆå‘³ãŒã‚ã‚‹ã‹ã‚‚ã—ã‚Œãªã„äºº**
  * å°å…¥è«‡ã¤ã‘ã¾ã—ãŸ
* Verilog HDLã‚„VHDLã‚’ä½¿ã£ãŸã“ã¨ãŒã‚ã‚‹äºº
* Chiselã‚’ä½¿ã£ã¦ãªã«ã‹ä½œã£ã¦ã¿ãŸã„äºº

---

# Agenda

* FPGAã¨ã¯
* Chiselã«ã¤ã„ã¦
* ä½œã£ãŸã‚‚ã®
* é–‹ç™ºåçœ
* ã¾ã¨ã‚

---

# FPGAã¨ã¯

Field Programmable Gate Arrayã®ç•¥ã€‚
--
**è«–ç†å›è·¯ã‚’æ›¸ãæ›ãˆå¯èƒ½ãªLSI**

.col-6[

ä½•ãŒã™ã”ã„

* æ›¸ãæ›ãˆå¯èƒ½
    * (ASICã ã¨Maskå¤‰æ›´ğŸ’°)
* å›è·¯ã‚’ä½œã‚Œã‚‹ 
  * CPUã§ã¯ã§ããªã„ä¸¦åˆ—/é«˜é€Ÿå‡¦ç†ğŸ˜Š
* **å€‹äººã§ä½¿ãˆã‚‹**(æœ€é«˜ğŸ˜)

]
--
.col-6[
.right[![Right-aligned image](https://images-na.ssl-images-amazon.com/images/G/01/img15/pet-products/small-tiles/23695_pets_vertical_store_dogs_small_tile_8._CB312176604_.jpg)]
ç§‹æœˆé›»å­ã‚ˆã‚Šã€‚ãªã‚“ã¨600å††
]