// Seed: 1886383307
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input supply1 module_0,
    input tri0 id_3,
    output uwire id_4,
    output supply0 id_5,
    output uwire id_6,
    input supply1 id_7
);
endmodule
module module_1 #(
    parameter id_6 = 32'd83
) (
    input wor id_0,
    output wor id_1,
    output tri id_2,
    output tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    input uwire _id_6,
    output wand id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri id_11,
    output wand id_12,
    input wand id_13
);
  assign id_3 = 1'b0;
  logic id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_0,
      id_11,
      id_4,
      id_9,
      id_5,
      id_13
  );
  assign modCall_1.id_4 = 0;
  wire [id_6 : -1] id_16;
  assign id_9 = id_13;
endmodule
