// Seed: 1477335844
module module_0 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    output tri0 id_4,
    output uwire id_5,
    output tri id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output logic id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    inout wor id_12,
    input uwire id_13,
    input uwire id_14
    , id_19,
    input uwire id_15,
    output supply0 id_16,
    input tri id_17
);
  always id_7 <= 1'b0;
  nand (id_9, id_8, id_12, id_14, id_5, id_0, id_4, id_10, id_3);
  module_0(
      id_4, id_10, id_12, id_9, id_1, id_6, id_6, id_9, id_15, id_2, id_14, id_17
  );
  logic [7:0][1][1] id_20;
endmodule
