Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sat Jun 23 00:27:06 2018
| Host         : LAPTOP-QPRR3A3L running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file display_cpu2_clock_utilization_placed.rpt
| Design       : display_cpu2
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------+-----------------+--------------+-------+---------------+-----------+
|       |                      |                 |   Num Loads  |       |               |           |
+-------+----------------------+-----------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell            | Net Name        | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+----------------------+-----------------+------+-------+-------+---------------+-----------+
|     1 | DataOut_reg[31]_i_2  | mRD             |   32 |    15 |    no |         1.709 |     0.143 |
|     2 | temp_reg[31]_i_2     | IRWre           |   65 |    46 |    no |         1.758 |     0.207 |
|     3 | clock_IBUF_BUFG_inst | clock_IBUF_BUFG |   72 |    21 |    no |         1.711 |     0.146 |
|     4 | clk_BUFG_inst        | clk_BUFG        |  310 |   101 |    no |         1.710 |     0.159 |
+-------+----------------------+-----------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------------------------+-----------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                 |                                                     |   Num Loads  |       |               |           |
+-------+-------------------------------------------------+-----------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                   | Net Name                                            | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------+-----------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | U0/num_reg[3]_i_2                               | U0/E[0]                                             |    4 |     1 |    no |         2.203 |     0.155 |
|     2 | uut/controlunit/FSM_onehot_nextState_reg[5]_i_2 | uut/controlunit/n_0_FSM_onehot_nextState_reg[5]_i_2 |    5 |     2 |    no |         0.634 |     0.086 |
|     3 | U1/clk_sys_reg                                  | U1/clk_sys                                          |    6 |     3 |    no |         0.498 |     0.080 |
|     4 | uut/ALUoutDR/memory_reg[57][7]_i_2              | uut/ALUoutDR/E[0]                                   |    8 |     6 |    no |         1.220 |     0.502 |
|     5 | uut/ALUoutDR/memory_reg[33][7]_i_2              | uut/ALUoutDR/O10[0]                                 |    8 |     6 |    no |         1.363 |     0.460 |
|     6 | uut/ALUoutDR/memory_reg[40][7]_i_2              | uut/ALUoutDR/O11[0]                                 |    8 |     3 |    no |         1.474 |     0.486 |
|     7 | uut/ALUoutDR/memory_reg[8][7]_i_2               | uut/ALUoutDR/O12[0]                                 |    8 |     6 |    no |         0.996 |     0.196 |
|     8 | uut/ALUoutDR/memory_reg[16][7]_i_2              | uut/ALUoutDR/O13[0]                                 |    8 |     7 |    no |         1.433 |     0.454 |
|     9 | uut/ALUoutDR/memory_reg[1][7]_i_2               | uut/ALUoutDR/O14[0]                                 |    8 |     4 |    no |         0.922 |     0.197 |
|    10 | uut/ALUoutDR/memory_reg[63][7]_i_2              | uut/ALUoutDR/O15[0]                                 |    8 |     7 |    no |         1.409 |     0.701 |
|    11 | uut/ALUoutDR/memory_reg[55][7]_i_2              | uut/ALUoutDR/O16[0]                                 |    8 |     5 |    no |         1.216 |     0.278 |
|    12 | uut/ALUoutDR/memory_reg[39][7]_i_2              | uut/ALUoutDR/O18[0]                                 |    8 |     5 |    no |         0.987 |     0.255 |
|    13 | uut/ALUoutDR/memory_reg[62][7]_i_2              | uut/ALUoutDR/O19[0]                                 |    8 |     6 |    no |         1.409 |     0.481 |
|    14 | uut/ALUoutDR/memory_reg[60][7]_i_2              | uut/ALUoutDR/O20[0]                                 |    8 |     3 |    no |         1.175 |     0.326 |
|    15 | uut/ALUoutDR/memory_reg[58][7]_i_2              | uut/ALUoutDR/O21[0]                                 |    8 |     5 |    no |         1.075 |     0.342 |
|    16 | uut/ALUoutDR/memory_reg[27][7]_i_2              | uut/ALUoutDR/O22[0]                                 |    8 |     5 |    no |         1.070 |     0.313 |
|    17 | uut/ALUoutDR/memory_reg[49][7]_i_2              | uut/ALUoutDR/O28[0]                                 |    8 |     5 |    no |         1.225 |     0.355 |
|    18 | uut/ALUoutDR/memory_reg[26][7]_i_2              | uut/ALUoutDR/O29[0]                                 |    8 |     6 |    no |         1.466 |     0.449 |
|    19 | uut/ALUoutDR/memory_reg[21][7]_i_2              | uut/ALUoutDR/O31[0]                                 |    8 |     6 |    no |         1.376 |     0.358 |
|    20 | uut/ALUoutDR/memory_reg[28][7]_i_2              | uut/ALUoutDR/O32[0]                                 |    8 |     3 |    no |         1.331 |     0.416 |
|    21 | uut/ALUoutDR/memory_reg[42][7]_i_2              | uut/ALUoutDR/O34[0]                                 |    8 |     6 |    no |         1.186 |     0.260 |
|    22 | uut/ALUoutDR/memory_reg[41][7]_i_2              | uut/ALUoutDR/O35[0]                                 |    8 |     4 |    no |         1.169 |     0.309 |
|    23 | uut/ALUoutDR/memory_reg[35][7]_i_2              | uut/ALUoutDR/O36[0]                                 |    8 |     4 |    no |         1.132 |     0.212 |
|    24 | uut/ALUoutDR/memory_reg[44][7]_i_2              | uut/ALUoutDR/O37[0]                                 |    8 |     5 |    no |         1.350 |     0.249 |
|    25 | uut/ALUoutDR/memory_reg[37][7]_i_2              | uut/ALUoutDR/O38[0]                                 |    8 |     4 |    no |         1.088 |     0.120 |
|    26 | uut/ALUoutDR/memory_reg[13][7]_i_2              | uut/ALUoutDR/O39[0]                                 |    8 |     4 |    no |         0.985 |     0.257 |
|    27 | uut/ALUoutDR/memory_reg[0][7]_i_2               | uut/ALUoutDR/O7[0]                                  |    8 |     4 |    no |         0.989 |     0.121 |
|    28 | uut/controlunit/memory_reg[9][7]_i_2            | uut/controlunit/E[0]                                |    8 |     5 |    no |         1.011 |     0.245 |
|    29 | uut/controlunit/memory_reg[6][7]_i_2            | uut/controlunit/O35[0]                              |    8 |     5 |    no |         1.183 |     0.290 |
|    30 | uut/controlunit/memory_reg[36][7]_i_2           | uut/controlunit/O36[0]                              |    8 |     5 |    no |         1.181 |     0.313 |
|    31 | uut/controlunit/memory_reg[20][7]_i_2           | uut/controlunit/O37[0]                              |    8 |     6 |    no |         1.539 |     0.532 |
|    32 | uut/controlunit/memory_reg[48][7]_i_2           | uut/controlunit/O38[0]                              |    8 |     6 |    no |         1.655 |     0.393 |
|    33 | uut/controlunit/memory_reg[34][7]_i_2           | uut/controlunit/O39[0]                              |    8 |     5 |    no |         1.363 |     0.273 |
|    34 | uut/controlunit/memory_reg[18][7]_i_2           | uut/controlunit/O40[0]                              |    8 |     5 |    no |         1.409 |     0.376 |
|    35 | uut/controlunit/memory_reg[32][7]_i_2           | uut/controlunit/O41[0]                              |    8 |     4 |    no |         1.294 |     0.126 |
|    36 | uut/controlunit/memory_reg[47][7]_i_2           | uut/controlunit/O42[0]                              |    8 |     4 |    no |         0.886 |     0.337 |
|    37 | uut/controlunit/memory_reg[61][7]_i_2           | uut/controlunit/O43[0]                              |    8 |     6 |    no |         1.377 |     0.685 |
|    38 | uut/controlunit/memory_reg[59][7]_i_2           | uut/controlunit/O44[0]                              |    8 |     5 |    no |         1.289 |     0.512 |
|    39 | uut/controlunit/memory_reg[31][7]_i_2           | uut/controlunit/O45[0]                              |    8 |     8 |    no |         1.335 |     0.553 |
|    40 | uut/controlunit/memory_reg[23][7]_i_2           | uut/controlunit/O46[0]                              |    8 |     5 |    no |         1.283 |     0.531 |
|    41 | uut/controlunit/memory_reg[45][7]_i_2           | uut/controlunit/O47[0]                              |    8 |     3 |    no |         0.952 |     0.250 |
|    42 | uut/controlunit/memory_reg[29][7]_i_2           | uut/controlunit/O48[0]                              |    8 |     6 |    no |         1.362 |     0.392 |
|    43 | uut/controlunit/memory_reg[43][7]_i_2           | uut/controlunit/O49[0]                              |    8 |     7 |    no |         1.254 |     0.657 |
|    44 | uut/controlunit/memory_reg[46][7]_i_2           | uut/controlunit/O50[0]                              |    8 |     4 |    no |         1.266 |     0.356 |
|    45 | uut/controlunit/memory_reg[30][7]_i_2           | uut/controlunit/O51[0]                              |    8 |     3 |    no |         1.318 |     0.218 |
|    46 | uut/controlunit/memory_reg[15][7]_i_2           | uut/controlunit/O52[0]                              |    8 |     5 |    no |         0.978 |     0.244 |
|    47 | uut/controlunit/memory_reg[12][7]_i_2           | uut/controlunit/O53[0]                              |    8 |     7 |    no |         1.263 |     0.324 |
|    48 | uut/controlunit/memory_reg[54][7]_i_2           | uut/controlunit/O54[0]                              |    8 |     6 |    no |         1.463 |     0.502 |
|    49 | uut/controlunit/memory_reg[51][7]_i_2           | uut/controlunit/O55[0]                              |    8 |     7 |    no |         1.227 |     0.630 |
|    50 | uut/controlunit/memory_reg[17][7]_i_2           | uut/controlunit/O56[0]                              |    8 |     5 |    no |         1.278 |     0.470 |
|    51 | uut/controlunit/memory_reg[3][7]_i_2            | uut/controlunit/O57[0]                              |    8 |     4 |    no |         1.063 |     0.282 |
|    52 | uut/controlunit/memory_reg[53][7]_i_2           | uut/controlunit/O58[0]                              |    8 |     6 |    no |         1.283 |     0.559 |
|    53 | uut/controlunit/memory_reg[56][7]_i_2           | uut/controlunit/O59[0]                              |    8 |     6 |    no |         1.291 |     0.503 |
|    54 | uut/controlunit/memory_reg[50][7]_i_2           | uut/controlunit/O60[0]                              |    8 |     7 |    no |         1.348 |     0.418 |
|    55 | uut/controlunit/memory_reg[52][7]_i_2           | uut/controlunit/O61[0]                              |    8 |     7 |    no |         1.336 |     0.420 |
|    56 | uut/controlunit/memory_reg[25][7]_i_2           | uut/controlunit/O62[0]                              |    8 |     4 |    no |         1.212 |     0.434 |
|    57 | uut/controlunit/memory_reg[19][7]_i_2           | uut/controlunit/O63[0]                              |    8 |     6 |    no |         1.449 |     0.396 |
|    58 | uut/controlunit/memory_reg[24][7]_i_2           | uut/controlunit/O64[0]                              |    8 |     6 |    no |         1.605 |     0.667 |
|    59 | uut/controlunit/memory_reg[22][7]_i_2           | uut/controlunit/O65[0]                              |    8 |     5 |    no |         1.271 |     0.307 |
|    60 | uut/controlunit/memory_reg[38][7]_i_2           | uut/controlunit/O66[0]                              |    8 |     6 |    no |         1.316 |     0.344 |
|    61 | uut/controlunit/memory_reg[14][7]_i_2           | uut/controlunit/O67[0]                              |    8 |     5 |    no |         1.163 |     0.342 |
|    62 | uut/controlunit/memory_reg[7][7]_i_2            | uut/controlunit/O68[0]                              |    8 |     5 |    no |         0.940 |     0.343 |
|    63 | uut/controlunit/memory_reg[4][7]_i_2            | uut/controlunit/O69[0]                              |    8 |     4 |    no |         1.039 |     0.175 |
|    64 | uut/controlunit/memory_reg[5][7]_i_2            | uut/controlunit/O70[0]                              |    8 |     4 |    no |         1.065 |     0.300 |
|    65 | uut/controlunit/memory_reg[10][7]_i_2           | uut/controlunit/O71[0]                              |    8 |     5 |    no |         0.967 |     0.248 |
|    66 | uut/controlunit/memory_reg[11][7]_i_2           | uut/controlunit/O72[0]                              |    8 |     5 |    no |         0.956 |     0.169 |
|    67 | uut/controlunit/memory_reg[2][7]_i_2            | uut/controlunit/O73[0]                              |    8 |     4 |    no |         1.024 |     0.232 |
+-------+-------------------------------------------------+-----------------------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   23 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  420 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   71 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  362 | 12000 |   96 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |  Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  71 |     0 |        0 | clock_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |  Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | clock_IBUF_BUFG |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 214 |    96 |        0 | clk_BUFG        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y2 [get_cells temp_reg[31]_i_2]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells clock_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y3 [get_cells DataOut_reg[31]_i_2]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clock]

# Clock net "IRWre" driven by instance "temp_reg[31]_i_2" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_IRWre
add_cells_to_pblock [get_pblocks  CLKAG_IRWre] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IRWre"}]]]
resize_pblock [get_pblocks CLKAG_IRWre] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U0/E[0]" driven by instance "U0/num_reg[3]_i_2" located at site "SLICE_X55Y59"
#startgroup
create_pblock CLKAG_U0/E[0]
add_cells_to_pblock [get_pblocks  CLKAG_U0/E[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U0/E[0]"}]]]
resize_pblock [get_pblocks CLKAG_U0/E[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "U1/clk_sys" driven by instance "U1/clk_sys_reg" located at site "SLICE_X56Y59"
#startgroup
create_pblock CLKAG_U1/clk_sys
add_cells_to_pblock [get_pblocks  CLKAG_U1/clk_sys] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/clk_sys"}]]]
resize_pblock [get_pblocks CLKAG_U1/clk_sys] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_BUFG" driven by instance "clk_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clock_IBUF_BUFG" driven by instance "clock_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_clock_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clock_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clock_IBUF_BUFG] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "mRD" driven by instance "DataOut_reg[31]_i_2" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_mRD
add_cells_to_pblock [get_pblocks  CLKAG_mRD] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mRD"}]]]
resize_pblock [get_pblocks CLKAG_mRD] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/ALUoutDR/E[0]" driven by instance "uut/ALUoutDR/memory_reg[57][7]_i_2" located at site "SLICE_X53Y37"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/E[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/E[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/E[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/E[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/ALUoutDR/O10[0]" driven by instance "uut/ALUoutDR/memory_reg[33][7]_i_2" located at site "SLICE_X37Y33"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O10[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O10[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O10[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O10[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/ALUoutDR/O11[0]" driven by instance "uut/ALUoutDR/memory_reg[40][7]_i_2" located at site "SLICE_X39Y31"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O11[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O11[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O11[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O11[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O12[0]" driven by instance "uut/ALUoutDR/memory_reg[8][7]_i_2" located at site "SLICE_X38Y37"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O12[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O12[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O12[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O12[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O13[0]" driven by instance "uut/ALUoutDR/memory_reg[16][7]_i_2" located at site "SLICE_X44Y33"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O13[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O13[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O13[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O13[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O14[0]" driven by instance "uut/ALUoutDR/memory_reg[1][7]_i_2" located at site "SLICE_X39Y38"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O14[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O14[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O14[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O14[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O15[0]" driven by instance "uut/ALUoutDR/memory_reg[63][7]_i_2" located at site "SLICE_X52Y36"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O15[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O15[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O15[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O15[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/ALUoutDR/O16[0]" driven by instance "uut/ALUoutDR/memory_reg[55][7]_i_2" located at site "SLICE_X48Y36"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O16[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O16[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O16[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O16[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O18[0]" driven by instance "uut/ALUoutDR/memory_reg[39][7]_i_2" located at site "SLICE_X43Y38"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O18[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O18[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O18[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O18[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O19[0]" driven by instance "uut/ALUoutDR/memory_reg[62][7]_i_2" located at site "SLICE_X44Y36"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O19[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O19[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O19[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O19[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O20[0]" driven by instance "uut/ALUoutDR/memory_reg[60][7]_i_2" located at site "SLICE_X53Y37"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O20[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O20[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O20[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O20[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O21[0]" driven by instance "uut/ALUoutDR/memory_reg[58][7]_i_2" located at site "SLICE_X53Y37"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O21[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O21[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O21[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O21[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O22[0]" driven by instance "uut/ALUoutDR/memory_reg[27][7]_i_2" located at site "SLICE_X49Y35"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O22[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O22[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O22[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O22[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O28[0]" driven by instance "uut/ALUoutDR/memory_reg[49][7]_i_2" located at site "SLICE_X48Y36"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O28[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O28[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O28[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O28[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O29[0]" driven by instance "uut/ALUoutDR/memory_reg[26][7]_i_2" located at site "SLICE_X44Y32"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O29[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O29[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O29[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O29[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O31[0]" driven by instance "uut/ALUoutDR/memory_reg[21][7]_i_2" located at site "SLICE_X45Y33"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O31[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O31[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O31[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O31[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/ALUoutDR/O32[0]" driven by instance "uut/ALUoutDR/memory_reg[28][7]_i_2" located at site "SLICE_X42Y32"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O32[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O32[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O32[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O32[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O34[0]" driven by instance "uut/ALUoutDR/memory_reg[42][7]_i_2" located at site "SLICE_X41Y32"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O34[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O34[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O34[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O34[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/ALUoutDR/O35[0]" driven by instance "uut/ALUoutDR/memory_reg[41][7]_i_2" located at site "SLICE_X36Y34"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O35[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O35[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O35[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O35[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/ALUoutDR/O36[0]" driven by instance "uut/ALUoutDR/memory_reg[35][7]_i_2" located at site "SLICE_X37Y35"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O36[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O36[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O36[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O36[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O37[0]" driven by instance "uut/ALUoutDR/memory_reg[44][7]_i_2" located at site "SLICE_X41Y32"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O37[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O37[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O37[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O37[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/ALUoutDR/O38[0]" driven by instance "uut/ALUoutDR/memory_reg[37][7]_i_2" located at site "SLICE_X39Y34"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O38[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O38[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O38[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O38[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O39[0]" driven by instance "uut/ALUoutDR/memory_reg[13][7]_i_2" located at site "SLICE_X37Y35"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O39[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O39[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O39[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O39[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/ALUoutDR/O7[0]" driven by instance "uut/ALUoutDR/memory_reg[0][7]_i_2" located at site "SLICE_X39Y37"
#startgroup
create_pblock CLKAG_uut/ALUoutDR/O7[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/ALUoutDR/O7[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/ALUoutDR/O7[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/ALUoutDR/O7[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/E[0]" driven by instance "uut/controlunit/memory_reg[9][7]_i_2" located at site "SLICE_X37Y34"
#startgroup
create_pblock CLKAG_uut/controlunit/E[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/E[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/E[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/E[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O35[0]" driven by instance "uut/controlunit/memory_reg[6][7]_i_2" located at site "SLICE_X39Y33"
#startgroup
create_pblock CLKAG_uut/controlunit/O35[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O35[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O35[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O35[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O36[0]" driven by instance "uut/controlunit/memory_reg[36][7]_i_2" located at site "SLICE_X41Y33"
#startgroup
create_pblock CLKAG_uut/controlunit/O36[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O36[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O36[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O36[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O37[0]" driven by instance "uut/controlunit/memory_reg[20][7]_i_2" located at site "SLICE_X42Y33"
#startgroup
create_pblock CLKAG_uut/controlunit/O37[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O37[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O37[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O37[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O38[0]" driven by instance "uut/controlunit/memory_reg[48][7]_i_2" located at site "SLICE_X36Y31"
#startgroup
create_pblock CLKAG_uut/controlunit/O38[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O38[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O38[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O38[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O39[0]" driven by instance "uut/controlunit/memory_reg[34][7]_i_2" located at site "SLICE_X37Y31"
#startgroup
create_pblock CLKAG_uut/controlunit/O39[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O39[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O39[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O39[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O40[0]" driven by instance "uut/controlunit/memory_reg[18][7]_i_2" located at site "SLICE_X46Y32"
#startgroup
create_pblock CLKAG_uut/controlunit/O40[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O40[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O40[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O40[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O41[0]" driven by instance "uut/controlunit/memory_reg[32][7]_i_2" located at site "SLICE_X39Y31"
#startgroup
create_pblock CLKAG_uut/controlunit/O41[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O41[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O41[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O41[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O42[0]" driven by instance "uut/controlunit/memory_reg[47][7]_i_2" located at site "SLICE_X45Y38"
#startgroup
create_pblock CLKAG_uut/controlunit/O42[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O42[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O42[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O42[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O43[0]" driven by instance "uut/controlunit/memory_reg[61][7]_i_2" located at site "SLICE_X52Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O43[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O43[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O43[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O43[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O44[0]" driven by instance "uut/controlunit/memory_reg[59][7]_i_2" located at site "SLICE_X52Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O44[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O44[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O44[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O44[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O45[0]" driven by instance "uut/controlunit/memory_reg[31][7]_i_2" located at site "SLICE_X49Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O45[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O45[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O45[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O45[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O46[0]" driven by instance "uut/controlunit/memory_reg[23][7]_i_2" located at site "SLICE_X49Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O46[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O46[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O46[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O46[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O47[0]" driven by instance "uut/controlunit/memory_reg[45][7]_i_2" located at site "SLICE_X46Y50"
#startgroup
create_pblock CLKAG_uut/controlunit/O47[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O47[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O47[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O47[0]] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O48[0]" driven by instance "uut/controlunit/memory_reg[29][7]_i_2" located at site "SLICE_X49Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O48[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O48[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O48[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O48[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O49[0]" driven by instance "uut/controlunit/memory_reg[43][7]_i_2" located at site "SLICE_X43Y35"
#startgroup
create_pblock CLKAG_uut/controlunit/O49[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O49[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O49[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O49[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O50[0]" driven by instance "uut/controlunit/memory_reg[46][7]_i_2" located at site "SLICE_X36Y32"
#startgroup
create_pblock CLKAG_uut/controlunit/O50[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O50[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O50[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O50[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O51[0]" driven by instance "uut/controlunit/memory_reg[30][7]_i_2" located at site "SLICE_X40Y32"
#startgroup
create_pblock CLKAG_uut/controlunit/O51[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O51[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O51[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O51[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O52[0]" driven by instance "uut/controlunit/memory_reg[15][7]_i_2" located at site "SLICE_X40Y34"
#startgroup
create_pblock CLKAG_uut/controlunit/O52[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O52[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O52[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O52[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O53[0]" driven by instance "uut/controlunit/memory_reg[12][7]_i_2" located at site "SLICE_X43Y34"
#startgroup
create_pblock CLKAG_uut/controlunit/O53[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O53[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O53[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O53[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O54[0]" driven by instance "uut/controlunit/memory_reg[54][7]_i_2" located at site "SLICE_X49Y37"
#startgroup
create_pblock CLKAG_uut/controlunit/O54[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O54[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O54[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O54[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O55[0]" driven by instance "uut/controlunit/memory_reg[51][7]_i_2" located at site "SLICE_X52Y37"
#startgroup
create_pblock CLKAG_uut/controlunit/O55[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O55[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O55[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O55[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O56[0]" driven by instance "uut/controlunit/memory_reg[17][7]_i_2" located at site "SLICE_X46Y38"
#startgroup
create_pblock CLKAG_uut/controlunit/O56[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O56[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O56[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O56[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O57[0]" driven by instance "uut/controlunit/memory_reg[3][7]_i_2" located at site "SLICE_X42Y38"
#startgroup
create_pblock CLKAG_uut/controlunit/O57[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O57[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O57[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O57[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O58[0]" driven by instance "uut/controlunit/memory_reg[53][7]_i_2" located at site "SLICE_X52Y37"
#startgroup
create_pblock CLKAG_uut/controlunit/O58[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O58[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O58[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O58[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O59[0]" driven by instance "uut/controlunit/memory_reg[56][7]_i_2" located at site "SLICE_X49Y33"
#startgroup
create_pblock CLKAG_uut/controlunit/O59[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O59[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O59[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O59[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O60[0]" driven by instance "uut/controlunit/memory_reg[50][7]_i_2" located at site "SLICE_X50Y32"
#startgroup
create_pblock CLKAG_uut/controlunit/O60[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O60[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O60[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O60[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O61[0]" driven by instance "uut/controlunit/memory_reg[52][7]_i_2" located at site "SLICE_X48Y34"
#startgroup
create_pblock CLKAG_uut/controlunit/O61[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O61[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O61[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O61[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O62[0]" driven by instance "uut/controlunit/memory_reg[25][7]_i_2" located at site "SLICE_X48Y34"
#startgroup
create_pblock CLKAG_uut/controlunit/O62[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O62[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O62[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O62[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O63[0]" driven by instance "uut/controlunit/memory_reg[19][7]_i_2" located at site "SLICE_X45Y34"
#startgroup
create_pblock CLKAG_uut/controlunit/O63[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O63[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O63[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O63[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O64[0]" driven by instance "uut/controlunit/memory_reg[24][7]_i_2" located at site "SLICE_X45Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O64[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O64[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O64[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O64[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O65[0]" driven by instance "uut/controlunit/memory_reg[22][7]_i_2" located at site "SLICE_X46Y34"
#startgroup
create_pblock CLKAG_uut/controlunit/O65[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O65[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O65[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O65[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O66[0]" driven by instance "uut/controlunit/memory_reg[38][7]_i_2" located at site "SLICE_X37Y31"
#startgroup
create_pblock CLKAG_uut/controlunit/O66[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O66[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O66[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O66[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "uut/controlunit/O67[0]" driven by instance "uut/controlunit/memory_reg[14][7]_i_2" located at site "SLICE_X40Y32"
#startgroup
create_pblock CLKAG_uut/controlunit/O67[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O67[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O67[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O67[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O68[0]" driven by instance "uut/controlunit/memory_reg[7][7]_i_2" located at site "SLICE_X44Y35"
#startgroup
create_pblock CLKAG_uut/controlunit/O68[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O68[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O68[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O68[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O69[0]" driven by instance "uut/controlunit/memory_reg[4][7]_i_2" located at site "SLICE_X39Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O69[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O69[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O69[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O69[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O70[0]" driven by instance "uut/controlunit/memory_reg[5][7]_i_2" located at site "SLICE_X42Y38"
#startgroup
create_pblock CLKAG_uut/controlunit/O70[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O70[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O70[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O70[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O71[0]" driven by instance "uut/controlunit/memory_reg[10][7]_i_2" located at site "SLICE_X43Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O71[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O71[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O71[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O71[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O72[0]" driven by instance "uut/controlunit/memory_reg[11][7]_i_2" located at site "SLICE_X42Y36"
#startgroup
create_pblock CLKAG_uut/controlunit/O72[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O72[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O72[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O72[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/O73[0]" driven by instance "uut/controlunit/memory_reg[2][7]_i_2" located at site "SLICE_X39Y35"
#startgroup
create_pblock CLKAG_uut/controlunit/O73[0]
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/O73[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/O73[0]"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/O73[0]] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "uut/controlunit/n_0_FSM_onehot_nextState_reg[5]_i_2" driven by instance "uut/controlunit/FSM_onehot_nextState_reg[5]_i_2" located at site "SLICE_X53Y64"
#startgroup
create_pblock CLKAG_uut/controlunit/n_0_FSM_onehot_nextState_reg[5]_i_2
add_cells_to_pblock [get_pblocks  CLKAG_uut/controlunit/n_0_FSM_onehot_nextState_reg[5]_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="uut/controlunit/n_0_FSM_onehot_nextState_reg[5]_i_2"}]]]
resize_pblock [get_pblocks CLKAG_uut/controlunit/n_0_FSM_onehot_nextState_reg[5]_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
