;buildInfoPackage: chisel3, version: 3.4.2, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Task2_Lab2 : 
  module Task2_Lab2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<1>[4], flip sel : UInt<1>[2], flip shift_type : UInt<1>, out : UInt<1>[4]}
    
    node _mux1_T = add(io.sel[0], io.sel[0]) @[Task2_Lab2.scala 16:19]
    node _mux1_T_1 = tail(_mux1_T, 1) @[Task2_Lab2.scala 16:19]
    node _mux1_T_2 = eq(_mux1_T_1, UInt<1>("h00")) @[Task2_Lab2.scala 16:30]
    node _mux1_T_3 = add(io.sel[0], io.sel[1]) @[Task2_Lab2.scala 17:19]
    node _mux1_T_4 = tail(_mux1_T_3, 1) @[Task2_Lab2.scala 17:19]
    node _mux1_T_5 = eq(_mux1_T_4, UInt<1>("h01")) @[Task2_Lab2.scala 17:30]
    node _mux1_T_6 = add(io.sel[1], io.sel[0]) @[Task2_Lab2.scala 18:19]
    node _mux1_T_7 = tail(_mux1_T_6, 1) @[Task2_Lab2.scala 18:19]
    node _mux1_T_8 = eq(_mux1_T_7, UInt<2>("h02")) @[Task2_Lab2.scala 18:30]
    node _mux1_T_9 = add(io.sel[1], io.sel[1]) @[Task2_Lab2.scala 19:19]
    node _mux1_T_10 = tail(_mux1_T_9, 1) @[Task2_Lab2.scala 19:19]
    node _mux1_T_11 = eq(_mux1_T_10, UInt<2>("h03")) @[Task2_Lab2.scala 19:30]
    node _mux1_T_12 = mux(_mux1_T_11, io.in[UInt<1>("h00")], UInt<1>("h00")) @[Mux.scala 98:16]
    node _mux1_T_13 = mux(_mux1_T_8, io.in[UInt<1>("h01")], _mux1_T_12) @[Mux.scala 98:16]
    node _mux1_T_14 = mux(_mux1_T_5, io.in[UInt<2>("h02")], _mux1_T_13) @[Mux.scala 98:16]
    node mux1 = mux(_mux1_T_2, io.in[UInt<2>("h03")], _mux1_T_14) @[Mux.scala 98:16]
    node _mux2_T = add(io.sel[0], io.sel[0]) @[Task2_Lab2.scala 23:19]
    node _mux2_T_1 = tail(_mux2_T, 1) @[Task2_Lab2.scala 23:19]
    node _mux2_T_2 = eq(_mux2_T_1, UInt<1>("h00")) @[Task2_Lab2.scala 23:30]
    node _mux2_T_3 = add(io.sel[0], io.sel[1]) @[Task2_Lab2.scala 24:19]
    node _mux2_T_4 = tail(_mux2_T_3, 1) @[Task2_Lab2.scala 24:19]
    node _mux2_T_5 = eq(_mux2_T_4, UInt<1>("h01")) @[Task2_Lab2.scala 24:30]
    node _mux2_T_6 = add(io.sel[1], io.sel[0]) @[Task2_Lab2.scala 25:19]
    node _mux2_T_7 = tail(_mux2_T_6, 1) @[Task2_Lab2.scala 25:19]
    node _mux2_T_8 = eq(_mux2_T_7, UInt<2>("h02")) @[Task2_Lab2.scala 25:30]
    node _mux2_T_9 = add(io.sel[1], io.sel[1]) @[Task2_Lab2.scala 26:19]
    node _mux2_T_10 = tail(_mux2_T_9, 1) @[Task2_Lab2.scala 26:19]
    node _mux2_T_11 = eq(_mux2_T_10, UInt<2>("h03")) @[Task2_Lab2.scala 26:30]
    node _mux2_T_12 = eq(io.shift_type, UInt<1>("h01")) @[Task2_Lab2.scala 26:60]
    node _mux2_T_13 = dshl(io.in[UInt<2>("h03")], UInt<1>("h01")) @[Task2_Lab2.scala 26:81]
    node _mux2_T_14 = dshr(io.in[UInt<2>("h03")], UInt<1>("h01")) @[Task2_Lab2.scala 26:101]
    node _mux2_T_15 = mux(_mux2_T_12, _mux2_T_13, _mux2_T_14) @[Task2_Lab2.scala 26:45]
    node _mux2_T_16 = mux(_mux2_T_11, _mux2_T_15, UInt<1>("h00")) @[Mux.scala 98:16]
    node _mux2_T_17 = mux(_mux2_T_8, io.in[UInt<1>("h00")], _mux2_T_16) @[Mux.scala 98:16]
    node _mux2_T_18 = mux(_mux2_T_5, io.in[UInt<1>("h01")], _mux2_T_17) @[Mux.scala 98:16]
    node mux2 = mux(_mux2_T_2, io.in[UInt<2>("h02")], _mux2_T_18) @[Mux.scala 98:16]
    node _mux3_T = add(io.sel[0], io.sel[0]) @[Task2_Lab2.scala 31:19]
    node _mux3_T_1 = tail(_mux3_T, 1) @[Task2_Lab2.scala 31:19]
    node _mux3_T_2 = eq(_mux3_T_1, UInt<1>("h00")) @[Task2_Lab2.scala 31:30]
    node _mux3_T_3 = add(io.sel[0], io.sel[1]) @[Task2_Lab2.scala 32:19]
    node _mux3_T_4 = tail(_mux3_T_3, 1) @[Task2_Lab2.scala 32:19]
    node _mux3_T_5 = eq(_mux3_T_4, UInt<1>("h01")) @[Task2_Lab2.scala 32:30]
    node _mux3_T_6 = add(io.sel[1], io.sel[0]) @[Task2_Lab2.scala 33:19]
    node _mux3_T_7 = tail(_mux3_T_6, 1) @[Task2_Lab2.scala 33:19]
    node _mux3_T_8 = eq(_mux3_T_7, UInt<2>("h02")) @[Task2_Lab2.scala 33:30]
    node _mux3_T_9 = eq(io.shift_type, UInt<1>("h01")) @[Task2_Lab2.scala 33:60]
    node _mux3_T_10 = dshl(io.in[UInt<2>("h03")], UInt<1>("h01")) @[Task2_Lab2.scala 33:81]
    node _mux3_T_11 = dshr(io.in[UInt<2>("h03")], UInt<1>("h01")) @[Task2_Lab2.scala 33:101]
    node _mux3_T_12 = mux(_mux3_T_9, _mux3_T_10, _mux3_T_11) @[Task2_Lab2.scala 33:45]
    node _mux3_T_13 = add(io.sel[1], io.sel[1]) @[Task2_Lab2.scala 34:19]
    node _mux3_T_14 = tail(_mux3_T_13, 1) @[Task2_Lab2.scala 34:19]
    node _mux3_T_15 = eq(_mux3_T_14, UInt<2>("h03")) @[Task2_Lab2.scala 34:30]
    node _mux3_T_16 = eq(io.shift_type, UInt<1>("h01")) @[Task2_Lab2.scala 34:60]
    node _mux3_T_17 = dshl(io.in[UInt<2>("h02")], UInt<1>("h01")) @[Task2_Lab2.scala 34:81]
    node _mux3_T_18 = dshr(io.in[UInt<2>("h02")], UInt<1>("h01")) @[Task2_Lab2.scala 34:101]
    node _mux3_T_19 = mux(_mux3_T_16, _mux3_T_17, _mux3_T_18) @[Task2_Lab2.scala 34:45]
    node _mux3_T_20 = mux(_mux3_T_15, _mux3_T_19, UInt<1>("h00")) @[Mux.scala 98:16]
    node _mux3_T_21 = mux(_mux3_T_8, _mux3_T_12, _mux3_T_20) @[Mux.scala 98:16]
    node _mux3_T_22 = mux(_mux3_T_5, io.in[UInt<1>("h00")], _mux3_T_21) @[Mux.scala 98:16]
    node mux3 = mux(_mux3_T_2, io.in[UInt<1>("h01")], _mux3_T_22) @[Mux.scala 98:16]
    node _mux4_T = add(io.sel[0], io.sel[0]) @[Task2_Lab2.scala 38:19]
    node _mux4_T_1 = tail(_mux4_T, 1) @[Task2_Lab2.scala 38:19]
    node _mux4_T_2 = eq(_mux4_T_1, UInt<1>("h00")) @[Task2_Lab2.scala 38:30]
    node _mux4_T_3 = add(io.sel[0], io.sel[1]) @[Task2_Lab2.scala 39:19]
    node _mux4_T_4 = tail(_mux4_T_3, 1) @[Task2_Lab2.scala 39:19]
    node _mux4_T_5 = eq(_mux4_T_4, UInt<1>("h01")) @[Task2_Lab2.scala 39:30]
    node _mux4_T_6 = eq(io.shift_type, UInt<1>("h01")) @[Task2_Lab2.scala 39:60]
    node _mux4_T_7 = dshl(io.in[UInt<2>("h03")], UInt<1>("h01")) @[Task2_Lab2.scala 39:81]
    node _mux4_T_8 = dshr(io.in[UInt<2>("h03")], UInt<1>("h01")) @[Task2_Lab2.scala 39:101]
    node _mux4_T_9 = mux(_mux4_T_6, _mux4_T_7, _mux4_T_8) @[Task2_Lab2.scala 39:45]
    node _mux4_T_10 = add(io.sel[1], io.sel[0]) @[Task2_Lab2.scala 40:19]
    node _mux4_T_11 = tail(_mux4_T_10, 1) @[Task2_Lab2.scala 40:19]
    node _mux4_T_12 = eq(_mux4_T_11, UInt<2>("h02")) @[Task2_Lab2.scala 40:30]
    node _mux4_T_13 = eq(io.shift_type, UInt<1>("h01")) @[Task2_Lab2.scala 40:60]
    node _mux4_T_14 = dshl(io.in[UInt<2>("h02")], UInt<1>("h01")) @[Task2_Lab2.scala 40:81]
    node _mux4_T_15 = dshr(io.in[UInt<2>("h02")], UInt<1>("h01")) @[Task2_Lab2.scala 40:101]
    node _mux4_T_16 = mux(_mux4_T_13, _mux4_T_14, _mux4_T_15) @[Task2_Lab2.scala 40:45]
    node _mux4_T_17 = add(io.sel[1], io.sel[1]) @[Task2_Lab2.scala 41:19]
    node _mux4_T_18 = tail(_mux4_T_17, 1) @[Task2_Lab2.scala 41:19]
    node _mux4_T_19 = eq(_mux4_T_18, UInt<2>("h03")) @[Task2_Lab2.scala 41:30]
    node _mux4_T_20 = eq(io.shift_type, UInt<1>("h01")) @[Task2_Lab2.scala 41:60]
    node _mux4_T_21 = dshl(io.in[UInt<1>("h01")], UInt<1>("h01")) @[Task2_Lab2.scala 41:81]
    node _mux4_T_22 = dshr(io.in[UInt<1>("h01")], UInt<1>("h01")) @[Task2_Lab2.scala 41:101]
    node _mux4_T_23 = mux(_mux4_T_20, _mux4_T_21, _mux4_T_22) @[Task2_Lab2.scala 41:45]
    node _mux4_T_24 = mux(_mux4_T_19, _mux4_T_23, UInt<1>("h00")) @[Mux.scala 98:16]
    node _mux4_T_25 = mux(_mux4_T_12, _mux4_T_16, _mux4_T_24) @[Mux.scala 98:16]
    node _mux4_T_26 = mux(_mux4_T_5, _mux4_T_9, _mux4_T_25) @[Mux.scala 98:16]
    node mux4 = mux(_mux4_T_2, io.in[UInt<1>("h00")], _mux4_T_26) @[Mux.scala 98:16]
    io.out[0] <= mux1 @[Task2_Lab2.scala 44:15]
    io.out[1] <= mux2 @[Task2_Lab2.scala 45:15]
    io.out[2] <= mux3 @[Task2_Lab2.scala 46:15]
    io.out[3] <= mux4 @[Task2_Lab2.scala 47:15]
    
