<?xml version="1.0" encoding="UTF-8"?>
<section name="USBDM">
	<item value="1.0kHz" key="MCG_system_erclk32k_clock"/>
	<item value="Wide: [31.25-39.06] kHz" key="MCG_mcg_c4_dmx32"/>
	<item value="Disabled" key="FTM2_SC_TOIE"/>
	<item value="4.0MHz" key="MCG_system_fast_irc_clock"/>
	<item value="96.0MHz" key="MCG_system_core_clock"/>
	<item value="Bus clock" key="ADC0_cfg1_adiclk"/>
	<item value="CMPO is not available on CMPO pin" key="CMP0_cmp_cr1_ope"/>
	<item value="Sampling mode is disabled" key="CMP2_cmp_cr1_se"/>
	<item value="0" key="ADC1_IRQ_LEVEL"/>
	<item value="System clock" key="FTM3_sc_clks"/>
	<item value="Slow internal reference clock" key="MCG_mcg_c2_ircs"/>
	<item value="Registers cannot be written when locked" key="RTC_rtc_cr_um"/>
	<item value="PLL0 output clock is selected" key="MCG_mcg_c11_pllcs"/>
	<item value="100000" key="SPI0_SPEED"/>
	<item value="CMPO is not available on CMPO pin" key="CMP1_cmp_cr1_ope"/>
	<item value="Wakeup pin is disabled" key="RTC_rtc_cr_wpe"/>
	<item value="Bus clock" key="ADC1_cfg1_adiclk"/>
	<item value="No handler installed" key="MCG_IRQ_HANDLER"/>
	<item value="CMPO is not available on CMPO pin" key="CMP2_cmp_cr1_ope"/>
	<item value="Divide by 1" key="MCG_mcg_sc_fcrdiv"/>
	<item value="2.0MHz" key="OSC0_system_oscerclk_clock"/>
	<item value="8.0MHz" key="OSC0_system_oscerclk_undiv_clock"/>
	<item value="10000" key="PIT_LDVAL"/>
	<item value="Mode 0: CPOL=0, CPHA=0" key="SPI1_MODE"/>
	<item value="Input clock" key="ADC1_cfg1_adiv"/>
	<item value="48.0MHz" key="MCG_pllTargetFrequency"/>
	<item value="Interrupt request" key="MCG_mcg_c9_pll_locre"/>
	<item value="Level 0" key="CMP1_cmp_cr0_hystctr"/>
	<item value="1" key="MCG_sim_clkdiv1_outdiv1"/>
	<item value="4" key="MCG_sim_clkdiv1_outdiv4"/>
	<item value="8.0MHz" key="MCG_mcg_erc_clock"/>
	<item value="2" key="MCG_sim_clkdiv1_outdiv2"/>
	<item value="30.0kHz" key="RTC_rtcclk_clock"/>
	<item value="2" key="MCG_sim_clkdiv1_outdiv3"/>
	<item value="PLL is disabled in any Stop mode" key="MCG_mcg_c5_pllsten"/>
	<item value="PLL clock monitor disabled" key="MCG_mcg_c9_pll_cme"/>
	<item value="Filter is disabled" key="CMP1_cmp_cr0_filter_cnt"/>
	<item value="No handler installed" key="RTC_IRQ_HANDLER"/>
	<item value="0" key="RTC_IRQ_LEVEL"/>
	<item value="Divide by 1" key="FTM0_sc_ps"/>
	<item value="No handler installed" key="PIT_IRQ1_HANDLER"/>
	<item value="Disabled" key="ADC0_sc2_dmaen"/>
	<item value="System clock" key="FTM0_sc_clks"/>
	<item value="PLL active as needed" key="MCG_mcg_c5_pllclken"/>
	<item value="0" key="I2C2_IRQ_LEVEL"/>
	<item value="Normal conversion sequence selected" key="ADC1_cfg2_adhsc"/>
	<item value="0" key="ADC0_IRQ_LEVEL"/>
	<item value="Prescaler = 2, no glitch filter" key="LPTMR0_psr_prescaler"/>
	<item value="Time Counter mode" key="LPTMR0_csr_tms"/>
	<item value="Filter is disabled" key="CMP2_cmp_cr0_filter_cnt"/>
	<item value="FLL Active" key="MCG_fll_enabled"/>
	<item value="Use polling" key="I2C1_IRQ_HANDLER"/>
	<item value="Interrupt request" key="MCG_mcg_c8_lolre"/>
	<item value="Windowing mode is disabled" key="CMP2_cmp_cr1_we"/>
	<item value="Low power" key="MCG_mcg_c2_hgo0"/>
	<item value="Main System Oscillator (OSCCLK)" key="MCG_mcg_c7_oscsel"/>
	<item value="RTC clock monitor disabled" key="MCG_mcg_c8_cme1"/>
	<item value="Trigger mode is disabled" key="CMP1_cmp_cr1_trigm"/>
	<item value="System clock" key="FTM1_sc_clks"/>
	<item value="CNR is reset whenever TCF is set" key="LPTMR0_csr_tfc"/>
	<item value="Disabled in Stop mode" key="OSC0_osc_cr_erefsten"/>
	<item value="No interrupt request" key="MCG_mcg_c6_lolie0"/>
	<item value="0" key="I2C0_IRQ_LEVEL"/>
	<item value="32.768kHz" key="MCG_system_mcgffclk_clock"/>
	<item value="Low-Speed (LS) Comparison mode" key="CMP2_cmp_cr1_pmode"/>
	<item value="Analog Comparator is disabled" key="CMP2_cmp_cr1_en"/>
	<item value="0" key="FTM2_IRQ_LEVEL"/>
	<item value="24.0MHz" key="MCG_system_flash_clock"/>
	<item value="Sampling mode is disabled" key="CMP0_cmp_cr1_se"/>
	<item value="1" key="MCG_mcg_c5_prdiv0"/>
	<item value="IR disabled in STOP" key="MCG_mcg_c1_irefsten"/>
	<item value="0" key="I2C1_IRQ_LEVEL"/>
	<item value="24" key="MCG_mcg_c6_vdiv0"/>
	<item value="100000" key="SPI1_SPEED"/>
	<item value="FLL output" key="MCG_system_mcgout_clock_source"/>
	<item value="Left-aligned (count up)" key="FTM0_sc_cpwms"/>
	<item value="0" key="FTM3_IRQ_LEVEL"/>
	<item value="0" key="CMP0_cmp_fpr_filt_per"/>
	<item value="No handler installed" key="ADC1_IRQ_HANDLER"/>
	<item value="8 pF" key="OSC0_osc_cr_scp"/>
	<item value="Left-aligned (count up)" key="FTM3_sc_cpwms"/>
	<item value="0" key="CMP1_IRQ_LEVEL"/>
	<item value="Normal power configuration." key="ADC0_cfg1_adlpc"/>
	<item value="Enabled" key="OSC0_osc_cr_erclken"/>
	<item value="No setup (Reset default)" key="MCG_clock_mode"/>
	<item value="Set the filtered comparator output (CMPO) to equal COUT" key="CMP1_cmp_cr1_cos"/>
	<item value="0.0Hz" key="MCG_system_rtc_clkout"/>
	<item value="No handler installed" key="FTM3_IRQ_HANDLER"/>
	<item value="No handler installed" key="PIT_IRQ3_HANDLER"/>
	<item value="No handler installed" key="FTM1_IRQ_HANDLER"/>
	<item value="Input clock" key="ADC0_cfg1_adiv"/>
	<item value="Divide by 1" key="FTM3_sc_ps"/>
	<item value="Short sample time" key="ADC0_cfg1_adlsmp"/>
	<item value="Trigger mode is disabled" key="CMP0_cmp_cr1_trigm"/>
	<item value="48.0MHz" key="MCG_system_usb_clkin_clock"/>
	<item value="VRefH and VRefl" key="ADC0_sc2_refsel"/>
	<item value="Disabled" key="ADC1_sc2_compare"/>
	<item value="Software trigger (write to SC1A)" key="ADC1_sc2_adtrg"/>
	<item value="0.0Hz" key="MCG_pllInputFrequency"/>
	<item value="Enabled" key="MCG_mcg_c1_irclken"/>
	<item value="10000" key="FTM1_PERIOD"/>
	<item value="Mode 0: CPOL=0, CPHA=0" key="SPI2_MODE"/>
	<item value="Low-Speed (LS) Comparison mode" key="CMP0_cmp_cr1_pmode"/>
	<item value="Divide by 4" key="OSC0_osc_div_erps"/>
	<item value="100000" key="SPI2_SPEED"/>
	<item value="Interrupt request" key="MCG_mcg_c8_locre1"/>
	<item value="High range" key="MCG_mcg_c2_range0"/>
	<item value="Low-Speed (LS) Comparison mode" key="CMP1_cmp_cr1_pmode"/>
	<item value="FLL/PLL is enabled in bypass modes" key="MCG_mcg_c2_lp"/>
	<item value="Software trigger (write to SC1A)" key="ADC0_sc2_adtrg"/>
	<item value="8.0MHz" key="OSC0_oscclk_clock"/>
	<item value="48.0MHz" key="MCG_system_irc48m_clock"/>
	<item value="Interrupt request" key="MCG_mcg_c2_locre0"/>
	<item value="Analog Comparator is disabled" key="CMP0_cmp_cr1_en"/>
	<item value="10-bit single/11-bit differential" key="ADC0_cfg1_mode"/>
	<item value="No handler installed" key="LPTMR0_IRQ_HANDLER"/>
	<item value="Disabled" key="FTM0_sc_toie"/>
	<item value="0" key="MCG_IRQ_LEVEL"/>
	<item value="Windowing mode is disabled" key="CMP1_cmp_cr1_we"/>
	<item value="0" key="PIT_IRQ_LEVEL"/>
	<item value="Trigger mode is disabled" key="CMP2_cmp_cr1_trigm"/>
	<item value="LPO 1kHz clock" key="MCG_sim_sopt1_osc32ksel"/>
	<item value="Low (x640/x732, 20-25/24 MHz)" key="MCG_mcg_c4_drst_drs"/>
	<item value="10000" key="LPTMR0_PERIOD"/>
	<item value="Windowing mode is disabled" key="CMP0_cmp_cr1_we"/>
	<item value="0" key="CMP2_IRQ_LEVEL"/>
	<item value="10-bit single/11-bit differential" key="ADC1_cfg1_mode"/>
	<item value="No handler installed" key="CMP1_IRQ_HANDLER"/>
	<item value="Level 0" key="CMP2_cmp_cr0_hystctr"/>
	<item value="No handler installed" key="PIT_IRQ0_HANDLER"/>
	<item value="Divide by 1" key="FTM2_sc_ps"/>
	<item value="No handler installed" key="CMP0_IRQ_HANDLER"/>
	<item value="MCG Internal Reference Clock (MCGIRCLK)" key="LPTMR0_psr_pcs"/>
	<item value="Disabled" key="FTM1_SC_TOIE"/>
	<item value="96.0MHz" key="MCG_fllTargetFrequency"/>
	<item value="" key="DeviceInfo_Target_Device"/>
	<item value="Not inverted" key="CMP1_cmp_cr1_inv"/>
	<item value="No handler installed" key="CMP2_IRQ_HANDLER"/>
	<item value="0" key="LPTMR0_IRQ_LEVEL"/>
	<item value="Not inverted" key="CMP2_cmp_cr1_inv"/>
	<item value="Disabled" key="FTM3_sc_toie"/>
	<item value="Disabled" key="RTC_rtc_cr_osce"/>
	<item value="Divide by 1" key="FTM1_sc_ps"/>
	<item value="+20 ADCK cycles; 24 ADCK total" key="ADC1_cfg2_adlsts"/>
	<item value="+20 ADCK cycles; 24 ADCK total" key="ADC0_cfg2_adlsts"/>
	<item value="FLL is selected" key="MCG_mcg_c6_plls"/>
	<item value="Slow Internal Clock" key="MCG_mcg_c1_irefs"/>
	<item value="Filter is disabled" key="CMP0_cmp_cr0_filter_cnt"/>
	<item value="10000" key="FTM3_PERIOD"/>
	<item value="Not inverted" key="CMP0_cmp_cr1_inv"/>
	<item value="if RANGE0 = low, divide by 1, else 32" key="MCG_mcg_c1_frdiv"/>
	<item value="0" key="CMP1_cmp_fpr_filt_per"/>
	<item value="0" key="CMP0_IRQ_LEVEL"/>
	<item value="0" key="FTM1_IRQ_LEVEL"/>
	<item value="Use polling" key="I2C2_IRQ_HANDLER"/>
	<item value="Normal conversion sequence selected" key="ADC0_cfg2_adhsc"/>
	<item value="32.768kHz" key="MCG_fllInputFrequency"/>
	<item value="Use polling" key="I2C0_IRQ_HANDLER"/>
	<item value="48.0MHz" key="MCG_system_bus_clock"/>
	<item value="Timers continue to run in debug mode" key="PIT_mcr_frz"/>
	<item value="MSB first" key="SPI2_LSBFE"/>
	<item value="Left-aligned (count up)" key="FTM2_sc_cpwms"/>
	<item value="96.0MHz" key="MCG_system_mcgout_clock"/>
	<item value="Asynchronous clock output disabled" key="ADC1_cfg2_adacken"/>
	<item value="OSC0 clock monitor disabled" key="MCG_mcg_c6_cme0"/>
	<item value="Left-aligned (count up)" key="FTM1_sc_cpwms"/>
	<item value="0" key="FTM0_IRQ_LEVEL"/>
	<item value="Mode 0: CPOL=0, CPHA=0" key="SPI0_MODE"/>
	<item value="Sampling mode is disabled" key="CMP1_cmp_cr1_se"/>
	<item value="0" key="CMP2_cmp_fpr_filt_per"/>
	<item value="FRDM_K64F" key="DeviceInfo_Device_Variant"/>
	<item value="0 pF" key="RTC_rtc_cr_scp"/>
	<item value="No handler installed" key="PIT_IRQ2_HANDLER"/>
	<item value="10000" key="FTM2_PERIOD"/>
	<item value="32.768kHz" key="MCG_system_slow_irc_clock"/>
	<item value="10000" key="FTM0_PERIOD"/>
	<item value="Output of FLL or PLL is selected" key="MCG_mcg_c1_clks"/>
	<item value="MSB first" key="SPI0_LSBFE"/>
	<item value="Timers are not chained" key="PIT_tctrl_ch3"/>
	<item value="Timers are not chained" key="PIT_tctrl_ch1"/>
	<item value="No handler installed" key="ADC0_IRQ_HANDLER"/>
	<item value="VRefH and VRefl" key="ADC1_sc2_refsel"/>
	<item value="32.768kHz" key="MCG_system_mcgir_clock"/>
	<item value="Disabled" key="ADC1_sc2_dmaen"/>
	<item value="Analog Comparator is disabled" key="CMP1_cmp_cr1_en"/>
	<item value="Active-high source, rising-edge increments CNR" key="LPTMR0_csr_tpp"/>
	<item value="System clock" key="FTM2_sc_clks"/>
	<item value="CMP0 output" key="LPTMR0_csr_tps"/>
	<item value="Asynchronous clock output disabled" key="ADC0_cfg2_adacken"/>
	<item value="Non-supervisor mode write accesses are not supported" key="RTC_rtc_cr_sup"/>
	<item value="No handler installed" key="FTM0_IRQ_HANDLER"/>
	<item value="Set the filtered comparator output (CMPO) to equal COUT" key="CMP2_cmp_cr1_cos"/>
	<item value="48.0MHz" key="MCG_system_flexbus_clock"/>
	<item value="1.0kHz" key="MCG_system_low_power_clock"/>
	<item value="Oscillator" key="MCG_mcg_c2_erefs0"/>
	<item value="No handler installed" key="FTM2_IRQ_HANDLER"/>
	<item value="Set the filtered comparator output (CMPO) to equal COUT" key="CMP0_cmp_cr1_cos"/>
	<item value="The 32kHz clock is not output to other peripherals" key="RTC_rtc_cr_clko"/>
	<item value="Level 0" key="CMP0_cmp_cr0_hystctr"/>
	<item value="Disabled" key="ADC0_sc2_compare"/>
	<item value="MSB first" key="SPI1_LSBFE"/>
	<item value="MK64F12.usbdmHardware" key="Hardware_Source_Filename"/>
	<item value="Short sample time" key="ADC1_cfg1_adlsmp"/>
	<item value="Prescaler/glitch filter is enabled" key="LPTMR0_psr_pbyp"/>
	<item value="PLL Inactive" key="MCG_pll_enabled"/>
	<item value="Normal power configuration." key="ADC1_cfg1_adlpc"/>
	<item value="RTC 1 Hz clock" key="MCG_sim_sopt2_rtcclkoutsel"/>
</section>
