
---------- Begin Simulation Statistics ----------
final_tick                                   68234000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213407                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704892                       # Number of bytes of host memory used
host_op_rate                                   245129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                             1394694638                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10422                       # Number of instructions simulated
sim_ops                                         11989                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000068                       # Number of seconds simulated
sim_ticks                                    68234000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.743243                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     762                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2960                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               607                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2322                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              153                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3538                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     304                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       10422                       # Number of instructions committed
system.cpu.committedOps                         11989                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.273556                       # CPI: cycles per instruction
system.cpu.discardedOps                          1964                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10377                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2319                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1353                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           14935                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.305478                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            34117                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    8414     70.18%     70.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                     54      0.45%     70.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1779     14.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1742     14.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    11989                       # Class of committed instruction
system.cpu.tickCycles                           19182                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                544                       # Transaction distribution
system.membus.trans_dist::WritebackClean          109                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            96                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        35648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   46080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               611                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.037643                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.190488                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     588     96.24%     96.24% # Request fanout histogram
system.membus.snoop_fanout::1                      23      3.76%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 611                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1156000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2243000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             816500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          28672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              39104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28672                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 611                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         420201073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152885658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             573086731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    420201073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        420201073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        420201073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152885658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            573086731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000029515000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        107                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1222                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                24                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20505000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                44425000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17144.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37144.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1004                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     158                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1222                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  214                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.690265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.042897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.939744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             4      1.77%      1.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           75     33.19%     34.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           38     16.81%     51.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           38     16.81%     68.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           18      7.96%     76.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      5.75%     82.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           16      7.08%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            6      2.65%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           18      7.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          226                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.213991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    186.004562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              3     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2     16.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.866025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11     91.67%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      8.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  38272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   39104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       560.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    573.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      68140000                       # Total gap between requests
system.mem_ctrls.avgGap                      94902.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 408007738.077791154385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152885658.176275759935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91450010.258815258741                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          214                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31433000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12992000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    958536500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35081.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39852.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4479142.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               408765                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         212620.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1406496                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             182520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy           411060                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2937559.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     67687.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5626708.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         82.461947                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1432000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     64592000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        68234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3717                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3717                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3717                       # number of overall hits
system.cpu.icache.overall_hits::total            3717                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          448                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            448                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          448                       # number of overall misses
system.cpu.icache.overall_misses::total           448                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34174000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34174000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34174000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34174000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4165                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4165                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4165                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4165                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.107563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.107563                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.107563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.107563                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76281.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76281.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76281.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76281.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          448                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31953000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31953000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.107563                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.107563                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.107563                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.107563                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71323.660714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71323.660714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71323.660714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71323.660714                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3717                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3717                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          448                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           448                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34174000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34174000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.107563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.107563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76281.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76281.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31953000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31953000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.107563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.107563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71323.660714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71323.660714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           195.544555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4165                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.296875                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   195.544555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.381923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.381923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8778                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3440                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3440                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3459                       # number of overall hits
system.cpu.dcache.overall_hits::total            3459                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          218                       # number of overall misses
system.cpu.dcache.overall_misses::total           218                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16044000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16044000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.055205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.059287                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059287                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79820.895522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79820.895522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73596.330275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73596.330275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12326000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12326000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040923                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040923                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.043786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043786                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76657.718121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76657.718121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76559.006211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76559.006211                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80454.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80454.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           82                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74768.292683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74768.292683                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8964000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8964000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.067302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.067302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79327.433628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79327.433628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5291000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5291000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78970.149254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78970.149254                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.472222                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.472222                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       904000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       904000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       182000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       182000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        86000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        86000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           102.856260                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3664                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.478528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            185000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   102.856260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.100446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.100446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.159180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7605                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     68234000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
