
SD_ReadWrite_IT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c678  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  0800c918  0800c918  0000d918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc80  0800cc80  0000e0a8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cc80  0800cc80  0000dc80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc88  0800cc88  0000e0a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc88  0800cc88  0000dc88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cc8c  0800cc8c  0000dc8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a8  20000000  0800cc90  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d34  200000a8  0800cd38  0000e0a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ddc  0800cd38  0000eddc  2**0
                  ALLOC
 11 .data_RAM_D1  00000000  24000000  24000000  0000e0a8  2**0
                  CONTENTS
 12 .bss_RAM_D1   00000000  24000000  24000000  0000e0a8  2**0
                  CONTENTS
 13 .ARM.attributes 0000002e  00000000  00000000  0000e0a8  2**0
                  CONTENTS, READONLY
 14 .RAM_D1       00080000  24000000  24000000  0000f000  2**2
                  ALLOC
 15 .debug_info   0001c280  00000000  00000000  0000e0d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000332f  00000000  00000000  0002a356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001400  00000000  00000000  0002d688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000f92  00000000  00000000  0002ea88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0003ba29  00000000  00000000  0002fa1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0001bd4b  00000000  00000000  0006b443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0017bcd1  00000000  00000000  0008718e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00202e5f  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00005c00  00000000  00000000  00202ea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 000000b5  00000000  00000000  00208aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	200000a8 	.word	0x200000a8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c900 	.word	0x0800c900

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	200000ac 	.word	0x200000ac
 80002dc:	0800c900 	.word	0x0800c900

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <MFXSTM32L152_Init>:
  * @brief  Initialize the mfxstm32l152 and configure the needed hardware resources
  * @param  pObj   Pointer to component object.
  * @retval Component status
  */
int32_t MFXSTM32L152_Init(MFXSTM32L152_Object_t *pObj)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  int32_t ret = MFXSTM32L152_OK;
 80006b4:	2300      	movs	r3, #0
 80006b6:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized == 0U)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d11c      	bne.n	80006fc <MFXSTM32L152_Init+0x50>
  {
    /* Initialize IO BUS layer */
    pObj->IO.Init();
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4798      	blx	r3

    if(MFXSTM32L152_SetIrqOutPinPolarity(pObj, MFXSTM32L152_OUT_PIN_POLARITY_HIGH) != MFXSTM32L152_OK)
 80006c8:	2102      	movs	r1, #2
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 f8d5 	bl	800087a <MFXSTM32L152_SetIrqOutPinPolarity>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d003      	beq.n	80006de <MFXSTM32L152_Init+0x32>
    {
      ret = MFXSTM32L152_ERROR;
 80006d6:	f04f 33ff 	mov.w	r3, #4294967295
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	e00e      	b.n	80006fc <MFXSTM32L152_Init+0x50>
    }
    else if(MFXSTM32L152_SetIrqOutPinType(pObj, MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL) != MFXSTM32L152_OK)
 80006de:	2101      	movs	r1, #1
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f000 f900 	bl	80008e6 <MFXSTM32L152_SetIrqOutPinType>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d003      	beq.n	80006f4 <MFXSTM32L152_Init+0x48>
    {
      ret = MFXSTM32L152_ERROR;
 80006ec:	f04f 33ff 	mov.w	r3, #4294967295
 80006f0:	60fb      	str	r3, [r7, #12]
 80006f2:	e003      	b.n	80006fc <MFXSTM32L152_Init+0x50>
    }
    else
    {
      pObj->IsInitialized = 1U;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2201      	movs	r2, #1
 80006f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
  }

  return ret;
 80006fc:	68fb      	ldr	r3, [r7, #12]
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3710      	adds	r7, #16
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <MFXSTM32L152_DeInit>:
  * @brief  DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources
  * @param  pObj   Pointer to component object.
  * @retval Component status
  */
int32_t MFXSTM32L152_DeInit(MFXSTM32L152_Object_t *pObj)
{
 8000706:	b480      	push	{r7}
 8000708:	b083      	sub	sp, #12
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
  if(pObj->IsInitialized == 1U)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000714:	2b01      	cmp	r3, #1
 8000716:	d103      	bne.n	8000720 <MFXSTM32L152_DeInit+0x1a>
  {
    pObj->IsInitialized = 0U;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2200      	movs	r2, #0
 800071c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  return MFXSTM32L152_OK;
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr

0800072e <MFXSTM32L152_Reset>:
  * @brief  Reset the mfxstm32l152 by Software.
  * @param  pObj   Pointer to component object.
  * @retval Component status
  */
int32_t MFXSTM32L152_Reset(MFXSTM32L152_Object_t *pObj)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	b084      	sub	sp, #16
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]
  int32_t ret = MFXSTM32L152_OK;
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
  uint8_t tmp = MFXSTM32L152_SWRST;
 800073a:	2380      	movs	r3, #128	@ 0x80
 800073c:	72fb      	strb	r3, [r7, #11]

  /* Soft Reset */
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &tmp, 1) != MFXSTM32L152_OK)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	f103 0018 	add.w	r0, r3, #24
 8000744:	f107 020b 	add.w	r2, r7, #11
 8000748:	2301      	movs	r3, #1
 800074a:	2140      	movs	r1, #64	@ 0x40
 800074c:	f000 fd9c 	bl	8001288 <mfxstm32l152_write_reg>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d002      	beq.n	800075c <MFXSTM32L152_Reset+0x2e>
  {
    ret = MFXSTM32L152_ERROR;
 8000756:	f04f 33ff 	mov.w	r3, #4294967295
 800075a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800075c:	68fb      	ldr	r3, [r7, #12]
}
 800075e:	4618      	mov	r0, r3
 8000760:	3710      	adds	r7, #16
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <MFXSTM32L152_ReadID>:
  * @brief  Read the MFXSTM32L152 IO Expander device ID.
  * @param  pObj   Pointer to component object.
  * @retval The Device ID (two bytes).
  */
int32_t MFXSTM32L152_ReadID(MFXSTM32L152_Object_t *pObj, uint32_t *Id)
{
 8000766:	b580      	push	{r7, lr}
 8000768:	b084      	sub	sp, #16
 800076a:	af00      	add	r7, sp, #0
 800076c:	6078      	str	r0, [r7, #4]
 800076e:	6039      	str	r1, [r7, #0]
  int32_t ret = MFXSTM32L152_OK;
 8000770:	2300      	movs	r3, #0
 8000772:	60fb      	str	r3, [r7, #12]
  uint8_t id;

  /* Initialize IO BUS layer */
  pObj->IO.Init();
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4798      	blx	r3

  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_ID, &id, 1) != MFXSTM32L152_OK)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	f103 0018 	add.w	r0, r3, #24
 8000780:	f107 020b 	add.w	r2, r7, #11
 8000784:	2301      	movs	r3, #1
 8000786:	2100      	movs	r1, #0
 8000788:	f000 fd67 	bl	800125a <mfxstm32l152_read_reg>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d003      	beq.n	800079a <MFXSTM32L152_ReadID+0x34>
  {
    ret = MFXSTM32L152_ERROR;
 8000792:	f04f 33ff 	mov.w	r3, #4294967295
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	e003      	b.n	80007a2 <MFXSTM32L152_ReadID+0x3c>
  }
  else
  {
  /* Store the device ID value */
  *Id = id;
 800079a:	7afb      	ldrb	r3, [r7, #11]
 800079c:	461a      	mov	r2, r3
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	601a      	str	r2, [r3, #0]
  }

  return ret;
 80007a2:	68fb      	ldr	r3, [r7, #12]
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <MFXSTM32L152_EnableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval Component status
  */
int32_t MFXSTM32L152_EnableITSource(MFXSTM32L152_Object_t *pObj, uint8_t Source)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
  int32_t ret = MFXSTM32L152_OK;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]
  uint8_t tmp;

  /* Get the current value of the INT_EN register */
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	f103 0018 	add.w	r0, r3, #24
 80007c2:	f107 020b 	add.w	r2, r7, #11
 80007c6:	2301      	movs	r3, #1
 80007c8:	2142      	movs	r1, #66	@ 0x42
 80007ca:	f000 fd46 	bl	800125a <mfxstm32l152_read_reg>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d003      	beq.n	80007dc <MFXSTM32L152_EnableITSource+0x30>
  {
    ret = MFXSTM32L152_ERROR;
 80007d4:	f04f 33ff 	mov.w	r3, #4294967295
 80007d8:	60fb      	str	r3, [r7, #12]
 80007da:	e013      	b.n	8000804 <MFXSTM32L152_EnableITSource+0x58>
  }
  else
  {
    /* Set the interrupts to be Enabled */
    tmp |= Source;
 80007dc:	7afa      	ldrb	r2, [r7, #11]
 80007de:	78fb      	ldrb	r3, [r7, #3]
 80007e0:	4313      	orrs	r3, r2
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	72fb      	strb	r3, [r7, #11]

    /* Set the register */
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	f103 0018 	add.w	r0, r3, #24
 80007ec:	f107 020b 	add.w	r2, r7, #11
 80007f0:	2301      	movs	r3, #1
 80007f2:	2142      	movs	r1, #66	@ 0x42
 80007f4:	f000 fd48 	bl	8001288 <mfxstm32l152_write_reg>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d002      	beq.n	8000804 <MFXSTM32L152_EnableITSource+0x58>
    {
      ret = MFXSTM32L152_ERROR;
 80007fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000802:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000804:	68fb      	ldr	r3, [r7, #12]
}
 8000806:	4618      	mov	r0, r3
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <MFXSTM32L152_DisableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval Component status
  */
int32_t MFXSTM32L152_DisableITSource(MFXSTM32L152_Object_t *pObj, uint8_t Source)
{
 800080e:	b580      	push	{r7, lr}
 8000810:	b084      	sub	sp, #16
 8000812:	af00      	add	r7, sp, #0
 8000814:	6078      	str	r0, [r7, #4]
 8000816:	460b      	mov	r3, r1
 8000818:	70fb      	strb	r3, [r7, #3]
  int32_t ret = MFXSTM32L152_OK;
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp;

  /* Get the current value of the INT_EN register */
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f103 0018 	add.w	r0, r3, #24
 8000824:	f107 020b 	add.w	r2, r7, #11
 8000828:	2301      	movs	r3, #1
 800082a:	2142      	movs	r1, #66	@ 0x42
 800082c:	f000 fd15 	bl	800125a <mfxstm32l152_read_reg>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d003      	beq.n	800083e <MFXSTM32L152_DisableITSource+0x30>
  {
    ret = MFXSTM32L152_ERROR;
 8000836:	f04f 33ff 	mov.w	r3, #4294967295
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	e018      	b.n	8000870 <MFXSTM32L152_DisableITSource+0x62>
  }
  else
  {
    /* Set the interrupts to be Enabled */
    tmp &= ~Source;
 800083e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000842:	43db      	mvns	r3, r3
 8000844:	b25a      	sxtb	r2, r3
 8000846:	7afb      	ldrb	r3, [r7, #11]
 8000848:	b25b      	sxtb	r3, r3
 800084a:	4013      	ands	r3, r2
 800084c:	b25b      	sxtb	r3, r3
 800084e:	b2db      	uxtb	r3, r3
 8000850:	72fb      	strb	r3, [r7, #11]

    /* Set the register */
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	f103 0018 	add.w	r0, r3, #24
 8000858:	f107 020b 	add.w	r2, r7, #11
 800085c:	2301      	movs	r3, #1
 800085e:	2142      	movs	r1, #66	@ 0x42
 8000860:	f000 fd12 	bl	8001288 <mfxstm32l152_write_reg>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d002      	beq.n	8000870 <MFXSTM32L152_DisableITSource+0x62>
    {
      ret = MFXSTM32L152_ERROR;
 800086a:	f04f 33ff 	mov.w	r3, #4294967295
 800086e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000870:	68fb      	ldr	r3, [r7, #12]
}
 8000872:	4618      	mov	r0, r3
 8000874:	3710      	adds	r7, #16
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <MFXSTM32L152_SetIrqOutPinPolarity>:
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_LOW: Interrupt output line is active Low edge
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_HIGH: Interrupt line output is active High edge
  * @retval Component status
  */
int32_t MFXSTM32L152_SetIrqOutPinPolarity(MFXSTM32L152_Object_t *pObj, uint8_t Polarity)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	b084      	sub	sp, #16
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
 8000882:	460b      	mov	r3, r1
 8000884:	70fb      	strb	r3, [r7, #3]
  int32_t ret = MFXSTM32L152_OK;
 8000886:	2300      	movs	r3, #0
 8000888:	60fb      	str	r3, [r7, #12]
  uint8_t tmp;

  /* Get the current register value */
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	f103 0018 	add.w	r0, r3, #24
 8000890:	f107 020b 	add.w	r2, r7, #11
 8000894:	2301      	movs	r3, #1
 8000896:	2141      	movs	r1, #65	@ 0x41
 8000898:	f000 fcdf 	bl	800125a <mfxstm32l152_read_reg>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d003      	beq.n	80008aa <MFXSTM32L152_SetIrqOutPinPolarity+0x30>
  {
    ret = MFXSTM32L152_ERROR;
 80008a2:	f04f 33ff 	mov.w	r3, #4294967295
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	e018      	b.n	80008dc <MFXSTM32L152_SetIrqOutPinPolarity+0x62>
  }
  else
  {
  /* Mask the polarity bits */
  tmp &= ~(uint8_t)0x02;
 80008aa:	7afb      	ldrb	r3, [r7, #11]
 80008ac:	f023 0302 	bic.w	r3, r3, #2
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	72fb      	strb	r3, [r7, #11]

  /* Modify the Interrupt Output line configuration */
  tmp |= Polarity;
 80008b4:	7afa      	ldrb	r2, [r7, #11]
 80008b6:	78fb      	ldrb	r3, [r7, #3]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	72fb      	strb	r3, [r7, #11]

  /* Set the new register value */
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	f103 0018 	add.w	r0, r3, #24
 80008c4:	f107 020b 	add.w	r2, r7, #11
 80008c8:	2301      	movs	r3, #1
 80008ca:	2141      	movs	r1, #65	@ 0x41
 80008cc:	f000 fcdc 	bl	8001288 <mfxstm32l152_write_reg>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d002      	beq.n	80008dc <MFXSTM32L152_SetIrqOutPinPolarity+0x62>
  {
    ret = MFXSTM32L152_ERROR;
 80008d6:	f04f 33ff 	mov.w	r3, #4294967295
 80008da:	60fb      	str	r3, [r7, #12]
  }
  }

  return ret;
 80008dc:	68fb      	ldr	r3, [r7, #12]
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <MFXSTM32L152_SetIrqOutPinType>:
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN: Open Drain output Interrupt line
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL: Push Pull output Interrupt line
  * @retval Component status
  */
int32_t MFXSTM32L152_SetIrqOutPinType(MFXSTM32L152_Object_t *pObj, uint8_t Type)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b084      	sub	sp, #16
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	6078      	str	r0, [r7, #4]
 80008ee:	460b      	mov	r3, r1
 80008f0:	70fb      	strb	r3, [r7, #3]
  int32_t ret = MFXSTM32L152_OK;
 80008f2:	2300      	movs	r3, #0
 80008f4:	60fb      	str	r3, [r7, #12]
  uint8_t tmp;

  /* Get the current register value */
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	f103 0018 	add.w	r0, r3, #24
 80008fc:	f107 020b 	add.w	r2, r7, #11
 8000900:	2301      	movs	r3, #1
 8000902:	2141      	movs	r1, #65	@ 0x41
 8000904:	f000 fca9 	bl	800125a <mfxstm32l152_read_reg>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d003      	beq.n	8000916 <MFXSTM32L152_SetIrqOutPinType+0x30>
  {
    ret = MFXSTM32L152_ERROR;
 800090e:	f04f 33ff 	mov.w	r3, #4294967295
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	e018      	b.n	8000948 <MFXSTM32L152_SetIrqOutPinType+0x62>
  }
  else
  {
    /* Mask the type bits */
    tmp &= ~(uint8_t)0x01;
 8000916:	7afb      	ldrb	r3, [r7, #11]
 8000918:	f023 0301 	bic.w	r3, r3, #1
 800091c:	b2db      	uxtb	r3, r3
 800091e:	72fb      	strb	r3, [r7, #11]

    /* Modify the Interrupt Output line configuration */
    tmp |= Type;
 8000920:	7afa      	ldrb	r2, [r7, #11]
 8000922:	78fb      	ldrb	r3, [r7, #3]
 8000924:	4313      	orrs	r3, r2
 8000926:	b2db      	uxtb	r3, r3
 8000928:	72fb      	strb	r3, [r7, #11]

    /* Set the new register value */
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f103 0018 	add.w	r0, r3, #24
 8000930:	f107 020b 	add.w	r2, r7, #11
 8000934:	2301      	movs	r3, #1
 8000936:	2141      	movs	r1, #65	@ 0x41
 8000938:	f000 fca6 	bl	8001288 <mfxstm32l152_write_reg>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d002      	beq.n	8000948 <MFXSTM32L152_SetIrqOutPinType+0x62>
    {
      ret = MFXSTM32L152_ERROR;
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000948:	68fb      	ldr	r3, [r7, #12]
}
 800094a:	4618      	mov	r0, r3
 800094c:	3710      	adds	r7, #16
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <MFXSTM32L152_IO_Start>:
  * @param  pObj   Pointer to component object.
  * @param  IO_Pin IO pin
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_Start(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b084      	sub	sp, #16
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
 800095a:	6039      	str	r1, [r7, #0]
  int32_t ret = MFXSTM32L152_OK;
 800095c:	2300      	movs	r3, #0
 800095e:	60fb      	str	r3, [r7, #12]
  uint8_t mode;

  /* Get the current register value */
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f103 0018 	add.w	r0, r3, #24
 8000966:	f107 020b 	add.w	r2, r7, #11
 800096a:	2301      	movs	r3, #1
 800096c:	2140      	movs	r1, #64	@ 0x40
 800096e:	f000 fc74 	bl	800125a <mfxstm32l152_read_reg>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d003      	beq.n	8000980 <MFXSTM32L152_IO_Start+0x2e>
  {
    ret = MFXSTM32L152_ERROR;
 8000978:	f04f 33ff 	mov.w	r3, #4294967295
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	e022      	b.n	80009c6 <MFXSTM32L152_IO_Start+0x74>
  }
  else
  {
    /* Set the IO Functionalities to be Enabled */
    mode |= MFXSTM32L152_GPIO_EN;
 8000980:	7afb      	ldrb	r3, [r7, #11]
 8000982:	f043 0301 	orr.w	r3, r3, #1
 8000986:	b2db      	uxtb	r3, r3
 8000988:	72fb      	strb	r3, [r7, #11]
    /* if IDD or TS are enabled no matter the value this bit GPIO are not available for those pins */
    /*  however the MFX will waste some cycles to to handle these potential GPIO (pooling, etc) */
    /* so if IDD and TS are both active it is better to let ALTERNATE off (0) */
    /* if however IDD or TS are not connected then set it on gives more GPIOs availability */
    /* remind that AGPIO are less efficient then normal GPIO (They use pooling rather then EXTI */
    if (IO_Pin > 0xFFFFU)
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000990:	d305      	bcc.n	800099e <MFXSTM32L152_IO_Start+0x4c>
    {
      mode |= MFXSTM32L152_ALTERNATE_GPIO_EN;
 8000992:	7afb      	ldrb	r3, [r7, #11]
 8000994:	f043 0308 	orr.w	r3, r3, #8
 8000998:	b2db      	uxtb	r3, r3
 800099a:	72fb      	strb	r3, [r7, #11]
 800099c:	e004      	b.n	80009a8 <MFXSTM32L152_IO_Start+0x56>
    }
    else
    {
      mode &= ~MFXSTM32L152_ALTERNATE_GPIO_EN;
 800099e:	7afb      	ldrb	r3, [r7, #11]
 80009a0:	f023 0308 	bic.w	r3, r3, #8
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	72fb      	strb	r3, [r7, #11]
    }

    /* Write the new register value */
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	f103 0018 	add.w	r0, r3, #24
 80009ae:	f107 020b 	add.w	r2, r7, #11
 80009b2:	2301      	movs	r3, #1
 80009b4:	2140      	movs	r1, #64	@ 0x40
 80009b6:	f000 fc67 	bl	8001288 <mfxstm32l152_write_reg>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d002      	beq.n	80009c6 <MFXSTM32L152_IO_Start+0x74>
    {
      ret = MFXSTM32L152_ERROR;
 80009c0:	f04f 33ff 	mov.w	r3, #4294967295
 80009c4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80009c6:	68fb      	ldr	r3, [r7, #12]
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <MFXSTM32L152_IO_Init>:
  * @param  IoInit Pointer to a BSP_IO_Init_t structure that contains
  *         the configuration information for the specified IO pin.
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_Init(MFXSTM32L152_Object_t *pObj, MFXSTM32L152_IO_Init_t *IoInit)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	6039      	str	r1, [r7, #0]
  int32_t ret = MFXSTM32L152_OK;
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]

  /* IT enable/disable */
  switch(IoInit->Mode)
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	d903      	bls.n	80009ee <MFXSTM32L152_IO_Init+0x1e>
 80009e6:	3b05      	subs	r3, #5
 80009e8:	2b03      	cmp	r3, #3
 80009ea:	d813      	bhi.n	8000a14 <MFXSTM32L152_IO_Init+0x44>
 80009ec:	e00a      	b.n	8000a04 <MFXSTM32L152_IO_Init+0x34>
  case MFXSTM32L152_GPIO_MODE_OFF:
  case MFXSTM32L152_GPIO_MODE_ANALOG:
  case MFXSTM32L152_GPIO_MODE_INPUT:
  case MFXSTM32L152_GPIO_MODE_OUTPUT_OD:
  case MFXSTM32L152_GPIO_MODE_OUTPUT_PP:
    ret += MFXSTM32L152_IO_DisablePinIT(pObj, IoInit->Pin); /* first disable IT */
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4619      	mov	r1, r3
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f000 fa53 	bl	8000ea0 <MFXSTM32L152_IO_DisablePinIT>
 80009fa:	4602      	mov	r2, r0
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	4413      	add	r3, r2
 8000a00:	60fb      	str	r3, [r7, #12]
    break;
 8000a02:	e008      	b.n	8000a16 <MFXSTM32L152_IO_Init+0x46>

  case MFXSTM32L152_GPIO_MODE_IT_RISING_EDGE:
  case MFXSTM32L152_GPIO_MODE_IT_FALLING_EDGE:
  case MFXSTM32L152_GPIO_MODE_IT_LOW_LEVEL:
  case MFXSTM32L152_GPIO_MODE_IT_HIGH_LEVEL:
    ret += MFXSTM32L152_IO_EnableIT(pObj); /* first enable IT */
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f000 fa09 	bl	8000e1c <MFXSTM32L152_IO_EnableIT>
 8000a0a:	4602      	mov	r2, r0
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	4413      	add	r3, r2
 8000a10:	60fb      	str	r3, [r7, #12]
    break;
 8000a12:	e000      	b.n	8000a16 <MFXSTM32L152_IO_Init+0x46>
  default:
    break;
 8000a14:	bf00      	nop
  }

  /* Set direction IN/OUT */
  if((IoInit->Mode == MFXSTM32L152_GPIO_MODE_OUTPUT_PP) || (IoInit->Mode == MFXSTM32L152_GPIO_MODE_OUTPUT_OD))
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	2b04      	cmp	r3, #4
 8000a1c:	d003      	beq.n	8000a26 <MFXSTM32L152_IO_Init+0x56>
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d10b      	bne.n	8000a3e <MFXSTM32L152_IO_Init+0x6e>
  {
    ret += MFXSTM32L152_IO_InitPin(pObj, IoInit->Pin, MFXSTM32L152_GPIO_DIR_OUT);
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	6878      	ldr	r0, [r7, #4]
 8000a30:	f000 f936 	bl	8000ca0 <MFXSTM32L152_IO_InitPin>
 8000a34:	4602      	mov	r2, r0
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	4413      	add	r3, r2
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	e00a      	b.n	8000a54 <MFXSTM32L152_IO_Init+0x84>
  }
  else
  {
    ret += MFXSTM32L152_IO_InitPin(pObj, IoInit->Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2200      	movs	r2, #0
 8000a44:	4619      	mov	r1, r3
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f000 f92a 	bl	8000ca0 <MFXSTM32L152_IO_InitPin>
 8000a4c:	4602      	mov	r2, r0
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	4413      	add	r3, r2
 8000a52:	60fb      	str	r3, [r7, #12]
  }

  /* Set Push-Pull type */
  switch(IoInit->Pull)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d003      	beq.n	8000a64 <MFXSTM32L152_IO_Init+0x94>
 8000a5c:	3b01      	subs	r3, #1
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d818      	bhi.n	8000a94 <MFXSTM32L152_IO_Init+0xc4>
 8000a62:	e00b      	b.n	8000a7c <MFXSTM32L152_IO_Init+0xac>
  {
  case MFXSTM32L152_GPIO_NOPULL:
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IoInit->Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	2300      	movs	r3, #0
 8000a6a:	2164      	movs	r1, #100	@ 0x64
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f000 fb05 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000a72:	4602      	mov	r2, r0
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	4413      	add	r3, r2
 8000a78:	60fb      	str	r3, [r7, #12]
    break;
 8000a7a:	e00c      	b.n	8000a96 <MFXSTM32L152_IO_Init+0xc6>
  case MFXSTM32L152_GPIO_PULLUP:
  case MFXSTM32L152_GPIO_PULLDOWN:
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IoInit->Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	2301      	movs	r3, #1
 8000a82:	2164      	movs	r1, #100	@ 0x64
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f000 faf9 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000a8a:	4602      	mov	r2, r0
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	4413      	add	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]
    break;
 8000a92:	e000      	b.n	8000a96 <MFXSTM32L152_IO_Init+0xc6>
  default:
    break;
 8000a94:	bf00      	nop
  }

  if(IoInit->Mode == MFXSTM32L152_GPIO_MODE_OUTPUT_PP)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	2b04      	cmp	r3, #4
 8000a9c:	d10a      	bne.n	8000ab4 <MFXSTM32L152_IO_Init+0xe4>
  {
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IoInit->Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	2164      	movs	r1, #100	@ 0x64
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f000 fae8 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000aac:	4602      	mov	r2, r0
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	60fb      	str	r3, [r7, #12]
  }

  if(IoInit->Mode == MFXSTM32L152_GPIO_MODE_OUTPUT_OD)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	2b03      	cmp	r3, #3
 8000aba:	d10a      	bne.n	8000ad2 <MFXSTM32L152_IO_Init+0x102>
  {
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IoInit->Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	2164      	movs	r1, #100	@ 0x64
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f000 fad9 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000aca:	4602      	mov	r2, r0
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	4413      	add	r3, r2
 8000ad0:	60fb      	str	r3, [r7, #12]
  }

  /* Set Pullup-Pulldown */
  switch(IoInit->Pull)
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	689b      	ldr	r3, [r3, #8]
 8000ad6:	2b02      	cmp	r3, #2
 8000ad8:	d033      	beq.n	8000b42 <MFXSTM32L152_IO_Init+0x172>
 8000ada:	2b02      	cmp	r3, #2
 8000adc:	d83d      	bhi.n	8000b5a <MFXSTM32L152_IO_Init+0x18a>
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d002      	beq.n	8000ae8 <MFXSTM32L152_IO_Init+0x118>
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d021      	beq.n	8000b2a <MFXSTM32L152_IO_Init+0x15a>
    break;
  case MFXSTM32L152_GPIO_PULLDOWN:
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_DOWN);
    break;
  default:
    break;
 8000ae6:	e038      	b.n	8000b5a <MFXSTM32L152_IO_Init+0x18a>
    if((IoInit->Mode == MFXSTM32L152_GPIO_MODE_INPUT) || (IoInit->Mode == MFXSTM32L152_GPIO_MODE_ANALOG))
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	2b02      	cmp	r3, #2
 8000aee:	d003      	beq.n	8000af8 <MFXSTM32L152_IO_Init+0x128>
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d10c      	bne.n	8000b12 <MFXSTM32L152_IO_Init+0x142>
      ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	2300      	movs	r3, #0
 8000afe:	2168      	movs	r1, #104	@ 0x68
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f000 fabb 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000b06:	4602      	mov	r2, r0
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	60fb      	str	r3, [r7, #12]
 8000b0e:	bf00      	nop
    break;
 8000b10:	e024      	b.n	8000b5c <MFXSTM32L152_IO_Init+0x18c>
      ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	2301      	movs	r3, #1
 8000b18:	2168      	movs	r1, #104	@ 0x68
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	f000 faae 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000b20:	4602      	mov	r2, r0
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	4413      	add	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
    break;
 8000b28:	e018      	b.n	8000b5c <MFXSTM32L152_IO_Init+0x18c>
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	2301      	movs	r3, #1
 8000b30:	2168      	movs	r1, #104	@ 0x68
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f000 faa2 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]
    break;
 8000b40:	e00c      	b.n	8000b5c <MFXSTM32L152_IO_Init+0x18c>
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	2300      	movs	r3, #0
 8000b48:	2168      	movs	r1, #104	@ 0x68
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f000 fa96 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000b50:	4602      	mov	r2, r0
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	4413      	add	r3, r2
 8000b56:	60fb      	str	r3, [r7, #12]
    break;
 8000b58:	e000      	b.n	8000b5c <MFXSTM32L152_IO_Init+0x18c>
    break;
 8000b5a:	bf00      	nop
  }

  /* Set Irq event and type mode */
  switch(IoInit->Mode)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	3b05      	subs	r3, #5
 8000b62:	2b03      	cmp	r3, #3
 8000b64:	f200 8090 	bhi.w	8000c88 <MFXSTM32L152_IO_Init+0x2b8>
 8000b68:	a201      	add	r2, pc, #4	@ (adr r2, 8000b70 <MFXSTM32L152_IO_Init+0x1a0>)
 8000b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b6e:	bf00      	nop
 8000b70:	08000b81 	.word	0x08000b81
 8000b74:	08000bc3 	.word	0x08000bc3
 8000b78:	08000c47 	.word	0x08000c47
 8000b7c:	08000c05 	.word	0x08000c05
  {
  case MFXSTM32L152_GPIO_MODE_IT_RISING_EDGE:
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2201      	movs	r2, #1
 8000b86:	4619      	mov	r1, r3
 8000b88:	6878      	ldr	r0, [r7, #4]
 8000b8a:	f000 f8a3 	bl	8000cd4 <MFXSTM32L152_IO_SetIrqEvtMode>
 8000b8e:	4602      	mov	r2, r0
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	4413      	add	r3, r2
 8000b94:	60fb      	str	r3, [r7, #12]
    ret += MFXSTM32L152_IO_SetIrqTypeMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	f000 f8b2 	bl	8000d08 <MFXSTM32L152_IO_SetIrqTypeMode>
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	4413      	add	r3, r2
 8000baa:	60fb      	str	r3, [r7, #12]
    ret += MFXSTM32L152_IO_EnablePinIT(pObj, IoInit->Pin);  /* last to do: enable IT */
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f000 f95c 	bl	8000e70 <MFXSTM32L152_IO_EnablePinIT>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]
    break;
 8000bc0:	e063      	b.n	8000c8a <MFXSTM32L152_IO_Init+0x2ba>
  case MFXSTM32L152_GPIO_MODE_IT_FALLING_EDGE:
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4619      	mov	r1, r3
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f000 f882 	bl	8000cd4 <MFXSTM32L152_IO_SetIrqEvtMode>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	60fb      	str	r3, [r7, #12]
    ret += MFXSTM32L152_IO_SetIrqTypeMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	4619      	mov	r1, r3
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f000 f891 	bl	8000d08 <MFXSTM32L152_IO_SetIrqTypeMode>
 8000be6:	4602      	mov	r2, r0
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	4413      	add	r3, r2
 8000bec:	60fb      	str	r3, [r7, #12]
    ret += MFXSTM32L152_IO_EnablePinIT(pObj, IoInit->Pin);  /* last to do: enable IT */
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f000 f93b 	bl	8000e70 <MFXSTM32L152_IO_EnablePinIT>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4413      	add	r3, r2
 8000c00:	60fb      	str	r3, [r7, #12]
    break;
 8000c02:	e042      	b.n	8000c8a <MFXSTM32L152_IO_Init+0x2ba>
  case MFXSTM32L152_GPIO_MODE_IT_HIGH_LEVEL:
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2200      	movs	r2, #0
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f000 f861 	bl	8000cd4 <MFXSTM32L152_IO_SetIrqEvtMode>
 8000c12:	4602      	mov	r2, r0
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	4413      	add	r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]
    ret += MFXSTM32L152_IO_SetIrqTypeMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2201      	movs	r2, #1
 8000c20:	4619      	mov	r1, r3
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f000 f870 	bl	8000d08 <MFXSTM32L152_IO_SetIrqTypeMode>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]
    ret += MFXSTM32L152_IO_EnablePinIT(pObj, IoInit->Pin);  /* last to do: enable IT */
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4619      	mov	r1, r3
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f000 f91a 	bl	8000e70 <MFXSTM32L152_IO_EnablePinIT>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	4413      	add	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]
    break;
 8000c44:	e021      	b.n	8000c8a <MFXSTM32L152_IO_Init+0x2ba>
  case MFXSTM32L152_GPIO_MODE_IT_LOW_LEVEL:
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f000 f840 	bl	8000cd4 <MFXSTM32L152_IO_SetIrqEvtMode>
 8000c54:	4602      	mov	r2, r0
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	4413      	add	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]
    ret += MFXSTM32L152_IO_SetIrqTypeMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2200      	movs	r2, #0
 8000c62:	4619      	mov	r1, r3
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f000 f84f 	bl	8000d08 <MFXSTM32L152_IO_SetIrqTypeMode>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	4413      	add	r3, r2
 8000c70:	60fb      	str	r3, [r7, #12]
    ret += MFXSTM32L152_IO_EnablePinIT(pObj, IoInit->Pin);  /* last to do: enable IT */
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4619      	mov	r1, r3
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f000 f8f9 	bl	8000e70 <MFXSTM32L152_IO_EnablePinIT>
 8000c7e:	4602      	mov	r2, r0
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	4413      	add	r3, r2
 8000c84:	60fb      	str	r3, [r7, #12]
    break;
 8000c86:	e000      	b.n	8000c8a <MFXSTM32L152_IO_Init+0x2ba>
  default:
    break;
 8000c88:	bf00      	nop
  }

  if(ret != MFXSTM32L152_OK)
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d002      	beq.n	8000c96 <MFXSTM32L152_IO_Init+0x2c6>
  {
    ret = MFXSTM32L152_ERROR;
 8000c90:	f04f 33ff 	mov.w	r3, #4294967295
 8000c94:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000c96:	68fb      	ldr	r3, [r7, #12]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3710      	adds	r7, #16
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <MFXSTM32L152_IO_InitPin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @param  Direction could be MFXSTM32L152_GPIO_DIR_IN or MFXSTM32L152_GPIO_DIR_OUT.
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_InitPin(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin, uint8_t Direction)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	4613      	mov	r3, r2
 8000cac:	71fb      	strb	r3, [r7, #7]
  int32_t ret = MFXSTM32L152_OK;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	617b      	str	r3, [r7, #20]

  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_DIR1, IO_Pin, Direction) != MFXSTM32L152_OK)
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	68ba      	ldr	r2, [r7, #8]
 8000cb6:	2160      	movs	r1, #96	@ 0x60
 8000cb8:	68f8      	ldr	r0, [r7, #12]
 8000cba:	f000 f9df 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d002      	beq.n	8000cca <MFXSTM32L152_IO_InitPin+0x2a>
  {
    ret = MFXSTM32L152_ERROR;
 8000cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc8:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8000cca:	697b      	ldr	r3, [r7, #20]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <MFXSTM32L152_IO_SetIrqEvtMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_LEVEL: Interrupt line is active in level model
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_EDGE: Interrupt line is active in edge model
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_SetIrqEvtMode(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin, uint8_t Evt)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	4613      	mov	r3, r2
 8000ce0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = MFXSTM32L152_OK;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]

  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1, IO_Pin, Evt) != MFXSTM32L152_OK)
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	68ba      	ldr	r2, [r7, #8]
 8000cea:	214c      	movs	r1, #76	@ 0x4c
 8000cec:	68f8      	ldr	r0, [r7, #12]
 8000cee:	f000 f9c5 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d002      	beq.n	8000cfe <MFXSTM32L152_IO_SetIrqEvtMode+0x2a>
  {
    ret = MFXSTM32L152_ERROR;
 8000cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfc:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8000cfe:	697b      	ldr	r3, [r7, #20]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <MFXSTM32L152_IO_SetIrqTypeMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_LLFE: Interrupt line is active in Low Level or Falling Edge
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_HLRE: Interrupt line is active in High Level or Rising Edge
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_SetIrqTypeMode(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin, uint8_t Type)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	4613      	mov	r3, r2
 8000d14:	71fb      	strb	r3, [r7, #7]
  int32_t ret = MFXSTM32L152_OK;
 8000d16:	2300      	movs	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]

  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1, IO_Pin, Type) != MFXSTM32L152_OK)
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	68ba      	ldr	r2, [r7, #8]
 8000d1e:	2150      	movs	r1, #80	@ 0x50
 8000d20:	68f8      	ldr	r0, [r7, #12]
 8000d22:	f000 f9ab 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d002      	beq.n	8000d32 <MFXSTM32L152_IO_SetIrqTypeMode+0x2a>
  {
    ret = MFXSTM32L152_ERROR;
 8000d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d30:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8000d32:	697b      	ldr	r3, [r7, #20]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <MFXSTM32L152_IO_WritePin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param PinState: The new IO pin state.
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_WritePin(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin, uint8_t PinState)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	4613      	mov	r3, r2
 8000d48:	71fb      	strb	r3, [r7, #7]
  int32_t ret = MFXSTM32L152_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	617b      	str	r3, [r7, #20]

  /* Apply the bit value to the selected pin */
  if (PinState != 0U)
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d00c      	beq.n	8000d6e <MFXSTM32L152_IO_WritePin+0x32>
  {
    /* Set the SET register */
    if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPO_SET1, IO_Pin, 1) != MFXSTM32L152_OK)
 8000d54:	2301      	movs	r3, #1
 8000d56:	68ba      	ldr	r2, [r7, #8]
 8000d58:	216c      	movs	r1, #108	@ 0x6c
 8000d5a:	68f8      	ldr	r0, [r7, #12]
 8000d5c:	f000 f98e 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d00f      	beq.n	8000d86 <MFXSTM32L152_IO_WritePin+0x4a>
    {
      ret = MFXSTM32L152_ERROR;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	e00b      	b.n	8000d86 <MFXSTM32L152_IO_WritePin+0x4a>
    }
  }
  else
  {
    /* Set the CLEAR register */
    if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1) != MFXSTM32L152_OK)
 8000d6e:	2301      	movs	r3, #1
 8000d70:	68ba      	ldr	r2, [r7, #8]
 8000d72:	2170      	movs	r1, #112	@ 0x70
 8000d74:	68f8      	ldr	r0, [r7, #12]
 8000d76:	f000 f981 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d002      	beq.n	8000d86 <MFXSTM32L152_IO_WritePin+0x4a>
    {
      ret = MFXSTM32L152_ERROR;
 8000d80:	f04f 33ff 	mov.w	r3, #4294967295
 8000d84:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8000d86:	697b      	ldr	r3, [r7, #20]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3718      	adds	r7, #24
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <MFXSTM32L152_IO_ReadPin>:
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval IO pin(s) state.
  */
int32_t MFXSTM32L152_IO_ReadPin(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	6039      	str	r1, [r7, #0]
  uint8_t tmpreg[3];
  uint32_t tmp;

  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_GPIO_STATE1, &tmpreg[0], 1) != MFXSTM32L152_OK)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f103 0018 	add.w	r0, r3, #24
 8000da0:	f107 0208 	add.w	r2, r7, #8
 8000da4:	2301      	movs	r3, #1
 8000da6:	2110      	movs	r1, #16
 8000da8:	f000 fa57 	bl	800125a <mfxstm32l152_read_reg>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d002      	beq.n	8000db8 <MFXSTM32L152_IO_ReadPin+0x28>
  {
    return MFXSTM32L152_ERROR;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	e02d      	b.n	8000e14 <MFXSTM32L152_IO_ReadPin+0x84>
  }
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_GPIO_STATE2, &tmpreg[1], 1) != MFXSTM32L152_OK)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f103 0018 	add.w	r0, r3, #24
 8000dbe:	f107 0308 	add.w	r3, r7, #8
 8000dc2:	1c5a      	adds	r2, r3, #1
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	2111      	movs	r1, #17
 8000dc8:	f000 fa47 	bl	800125a <mfxstm32l152_read_reg>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d002      	beq.n	8000dd8 <MFXSTM32L152_IO_ReadPin+0x48>
  {
    return MFXSTM32L152_ERROR;
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd6:	e01d      	b.n	8000e14 <MFXSTM32L152_IO_ReadPin+0x84>
  }
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_GPIO_STATE3, &tmpreg[2], 1) != MFXSTM32L152_OK)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f103 0018 	add.w	r0, r3, #24
 8000dde:	f107 0308 	add.w	r3, r7, #8
 8000de2:	1c9a      	adds	r2, r3, #2
 8000de4:	2301      	movs	r3, #1
 8000de6:	2112      	movs	r1, #18
 8000de8:	f000 fa37 	bl	800125a <mfxstm32l152_read_reg>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d002      	beq.n	8000df8 <MFXSTM32L152_IO_ReadPin+0x68>
  {
    return MFXSTM32L152_ERROR;
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295
 8000df6:	e00d      	b.n	8000e14 <MFXSTM32L152_IO_ReadPin+0x84>
  }
  tmp = ((uint32_t)tmpreg[0] + ((uint32_t)tmpreg[1] << 8) + ((uint32_t)tmpreg[2] << 16));
 8000df8:	7a3b      	ldrb	r3, [r7, #8]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	7a7b      	ldrb	r3, [r7, #9]
 8000dfe:	021b      	lsls	r3, r3, #8
 8000e00:	441a      	add	r2, r3
 8000e02:	7abb      	ldrb	r3, [r7, #10]
 8000e04:	041b      	lsls	r3, r3, #16
 8000e06:	4413      	add	r3, r2
 8000e08:	60fb      	str	r3, [r7, #12]
  tmp &= IO_Pin;
 8000e0a:	68fa      	ldr	r2, [r7, #12]
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	60fb      	str	r3, [r7, #12]

  return(int32_t)(tmp);
 8000e12:	68fb      	ldr	r3, [r7, #12]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <MFXSTM32L152_IO_EnableIT>:
  * @brief  Enable the global IO interrupt source.
  * @param  pObj   Pointer to component object.
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_EnableIT(MFXSTM32L152_Object_t *pObj)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  int32_t ret = MFXSTM32L152_OK;
 8000e24:	2300      	movs	r3, #0
 8000e26:	60fb      	str	r3, [r7, #12]

  /* Enable global IO IT source */
  if(MFXSTM32L152_EnableITSource(pObj, MFXSTM32L152_IRQ_GPIO) != MFXSTM32L152_OK)
 8000e28:	2101      	movs	r1, #1
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff fcbe 	bl	80007ac <MFXSTM32L152_EnableITSource>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d002      	beq.n	8000e3c <MFXSTM32L152_IO_EnableIT+0x20>
  {
    ret = MFXSTM32L152_ERROR;
 8000e36:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <MFXSTM32L152_IO_DisableIT>:
  * @brief  Disable the global IO interrupt source.
  * @param  pObj   Pointer to component object.
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_DisableIT(MFXSTM32L152_Object_t *pObj)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b084      	sub	sp, #16
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
  int32_t ret = MFXSTM32L152_OK;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60fb      	str	r3, [r7, #12]

  /* Disable global IO IT source */
  if(MFXSTM32L152_DisableITSource(pObj, MFXSTM32L152_IRQ_GPIO) != MFXSTM32L152_OK)
 8000e52:	2101      	movs	r1, #1
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff fcda 	bl	800080e <MFXSTM32L152_DisableITSource>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d002      	beq.n	8000e66 <MFXSTM32L152_IO_DisableIT+0x20>
  {
    ret = MFXSTM32L152_ERROR;
 8000e60:	f04f 33ff 	mov.w	r3, #4294967295
 8000e64:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000e66:	68fb      	ldr	r3, [r7, #12]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <MFXSTM32L152_IO_EnablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_EnablePinIT(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  int32_t ret = MFXSTM32L152_OK;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]

  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 1) != MFXSTM32L152_OK)
 8000e7e:	2301      	movs	r3, #1
 8000e80:	683a      	ldr	r2, [r7, #0]
 8000e82:	2148      	movs	r1, #72	@ 0x48
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f000 f8f9 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d002      	beq.n	8000e96 <MFXSTM32L152_IO_EnablePinIT+0x26>
  {
    ret = MFXSTM32L152_ERROR;
 8000e90:	f04f 33ff 	mov.w	r3, #4294967295
 8000e94:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000e96:	68fb      	ldr	r3, [r7, #12]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <MFXSTM32L152_IO_DisablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_DisablePinIT(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  int32_t ret = MFXSTM32L152_OK;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]

  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 0) != MFXSTM32L152_OK)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	683a      	ldr	r2, [r7, #0]
 8000eb2:	2148      	movs	r1, #72	@ 0x48
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f000 f8e1 	bl	800107c <MFXSTM32L152_reg24_setPinValue>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d002      	beq.n	8000ec6 <MFXSTM32L152_IO_DisablePinIT+0x26>
  {
    ret = MFXSTM32L152_ERROR;
 8000ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <MFXSTM32L152_IO_ITStatus>:
  * @param  IO_Pin The IO interrupt to be checked could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x Where x can be from 0 to 23.
  * @retval Status of the checked IO pin(s).
  */
int32_t MFXSTM32L152_IO_ITStatus(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  /* Get the Interrupt status */
  uint8_t tmpreg[3];
  uint32_t tmp;

  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1, &tmpreg[0], 1) != MFXSTM32L152_OK)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f103 0018 	add.w	r0, r3, #24
 8000ee0:	f107 0208 	add.w	r2, r7, #8
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	210c      	movs	r1, #12
 8000ee8:	f000 f9b7 	bl	800125a <mfxstm32l152_read_reg>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d002      	beq.n	8000ef8 <MFXSTM32L152_IO_ITStatus+0x28>
  {
    return MFXSTM32L152_ERROR;
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef6:	e02d      	b.n	8000f54 <MFXSTM32L152_IO_ITStatus+0x84>
  }

  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2, &tmpreg[1], 1) != MFXSTM32L152_OK)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f103 0018 	add.w	r0, r3, #24
 8000efe:	f107 0308 	add.w	r3, r7, #8
 8000f02:	1c5a      	adds	r2, r3, #1
 8000f04:	2301      	movs	r3, #1
 8000f06:	210d      	movs	r1, #13
 8000f08:	f000 f9a7 	bl	800125a <mfxstm32l152_read_reg>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d002      	beq.n	8000f18 <MFXSTM32L152_IO_ITStatus+0x48>
  {
    return MFXSTM32L152_ERROR;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	e01d      	b.n	8000f54 <MFXSTM32L152_IO_ITStatus+0x84>
  }

  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3, &tmpreg[2], 1) != MFXSTM32L152_OK)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f103 0018 	add.w	r0, r3, #24
 8000f1e:	f107 0308 	add.w	r3, r7, #8
 8000f22:	1c9a      	adds	r2, r3, #2
 8000f24:	2301      	movs	r3, #1
 8000f26:	210e      	movs	r1, #14
 8000f28:	f000 f997 	bl	800125a <mfxstm32l152_read_reg>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d002      	beq.n	8000f38 <MFXSTM32L152_IO_ITStatus+0x68>
  {
    return MFXSTM32L152_ERROR;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	e00d      	b.n	8000f54 <MFXSTM32L152_IO_ITStatus+0x84>
  }

  tmp = (uint32_t)tmpreg[0] + ((uint32_t)tmpreg[1] << 8) + ((uint32_t)tmpreg[2] << 16);
 8000f38:	7a3b      	ldrb	r3, [r7, #8]
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	7a7b      	ldrb	r3, [r7, #9]
 8000f3e:	021b      	lsls	r3, r3, #8
 8000f40:	441a      	add	r2, r3
 8000f42:	7abb      	ldrb	r3, [r7, #10]
 8000f44:	041b      	lsls	r3, r3, #16
 8000f46:	4413      	add	r3, r2
 8000f48:	60fb      	str	r3, [r7, #12]
  tmp &= IO_Pin;
 8000f4a:	68fa      	ldr	r2, [r7, #12]
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	60fb      	str	r3, [r7, #12]

  return(int32_t)tmp;
 8000f52:	68fb      	ldr	r3, [r7, #12]
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <MFXSTM32L152_IO_ClearIT>:
  * @param  IO_Pin the IO interrupt to be cleared, could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @retval Component status
  */
int32_t MFXSTM32L152_IO_ClearIT(MFXSTM32L152_Object_t *pObj, uint32_t IO_Pin)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
  /* Clear the IO IT pending bit(s) by acknowledging */
  /* it cleans automatically also the Global IRQ_GPIO */
  /* normally this function is called under interrupt */
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = (uint8_t)(IO_Pin & 0x0000ffU);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	73fb      	strb	r3, [r7, #15]
  pin_8_15  = (uint8_t)(IO_Pin >> 8);
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	73bb      	strb	r3, [r7, #14]
  pin_8_15  = (uint8_t)(pin_8_15 & 0x00ffU);
 8000f74:	7bbb      	ldrb	r3, [r7, #14]
 8000f76:	73bb      	strb	r3, [r7, #14]
  pin_16_23 = (uint8_t)(IO_Pin >> 16);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	0c1b      	lsrs	r3, r3, #16
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	737b      	strb	r3, [r7, #13]

  if (pin_0_7 != 0U)
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d00e      	beq.n	8000fa4 <MFXSTM32L152_IO_ClearIT+0x48>
  {
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1, &pin_0_7, 1) != MFXSTM32L152_OK)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f103 0018 	add.w	r0, r3, #24
 8000f8c:	f107 020f 	add.w	r2, r7, #15
 8000f90:	2301      	movs	r3, #1
 8000f92:	2154      	movs	r1, #84	@ 0x54
 8000f94:	f000 f978 	bl	8001288 <mfxstm32l152_write_reg>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d002      	beq.n	8000fa4 <MFXSTM32L152_IO_ClearIT+0x48>
    {
      return MFXSTM32L152_ERROR;
 8000f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa2:	e024      	b.n	8000fee <MFXSTM32L152_IO_ClearIT+0x92>
    }
  }
  if (pin_8_15 != 0U)
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d00e      	beq.n	8000fc8 <MFXSTM32L152_IO_ClearIT+0x6c>
  {
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2, &pin_8_15, 1) != MFXSTM32L152_OK)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f103 0018 	add.w	r0, r3, #24
 8000fb0:	f107 020e 	add.w	r2, r7, #14
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	2155      	movs	r1, #85	@ 0x55
 8000fb8:	f000 f966 	bl	8001288 <mfxstm32l152_write_reg>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d002      	beq.n	8000fc8 <MFXSTM32L152_IO_ClearIT+0x6c>
    {
      return MFXSTM32L152_ERROR;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc6:	e012      	b.n	8000fee <MFXSTM32L152_IO_ClearIT+0x92>
    }
  }
  if (pin_16_23 != 0U)
 8000fc8:	7b7b      	ldrb	r3, [r7, #13]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d00e      	beq.n	8000fec <MFXSTM32L152_IO_ClearIT+0x90>
  {
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3, &pin_16_23, 1) != MFXSTM32L152_OK)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f103 0018 	add.w	r0, r3, #24
 8000fd4:	f107 020d 	add.w	r2, r7, #13
 8000fd8:	2301      	movs	r3, #1
 8000fda:	2156      	movs	r1, #86	@ 0x56
 8000fdc:	f000 f954 	bl	8001288 <mfxstm32l152_write_reg>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d002      	beq.n	8000fec <MFXSTM32L152_IO_ClearIT+0x90>
    {
      return MFXSTM32L152_ERROR;
 8000fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fea:	e000      	b.n	8000fee <MFXSTM32L152_IO_ClearIT+0x92>
    }
  }

  return MFXSTM32L152_OK;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <MFXSTM32L152_RegisterBusIO>:
  * @brief  Register Bus Io to component
  * @param  Component object pointer
  * @retval Component status
  */
int32_t MFXSTM32L152_RegisterBusIO (MFXSTM32L152_Object_t *pObj, MFXSTM32L152_IO_t *pIO)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d103      	bne.n	8001010 <MFXSTM32L152_RegisterBusIO+0x18>
  {
    ret = MFXSTM32L152_ERROR;
 8001008:	f04f 33ff 	mov.w	r3, #4294967295
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	e02c      	b.n	800106a <MFXSTM32L152_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685a      	ldr	r2, [r3, #4]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	891a      	ldrh	r2, [r3, #8]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	68da      	ldr	r2, [r3, #12]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	691a      	ldr	r2, [r3, #16]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	695a      	ldr	r2, [r3, #20]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	615a      	str	r2, [r3, #20]

    pObj->Ctx.ReadReg  = MFXSTM32L152_ReadRegWrap;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a0c      	ldr	r2, [pc, #48]	@ (8001074 <MFXSTM32L152_RegisterBusIO+0x7c>)
 8001044:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = MFXSTM32L152_WriteRegWrap;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a0b      	ldr	r2, [pc, #44]	@ (8001078 <MFXSTM32L152_RegisterBusIO+0x80>)
 800104a:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	621a      	str	r2, [r3, #32]

    if(pObj->IO.Init != NULL)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d004      	beq.n	8001064 <MFXSTM32L152_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4798      	blx	r3
 8001060:	60f8      	str	r0, [r7, #12]
 8001062:	e002      	b.n	800106a <MFXSTM32L152_RegisterBusIO+0x72>
    }
    else
    {
      ret = MFXSTM32L152_ERROR;
 8001064:	f04f 33ff 	mov.w	r3, #4294967295
 8001068:	60fb      	str	r3, [r7, #12]
    }
  }
  return ret;
 800106a:	68fb      	ldr	r3, [r7, #12]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	080011f7 	.word	0x080011f7
 8001078:	08001229 	.word	0x08001229

0800107c <MFXSTM32L152_reg24_setPinValue>:
  * @param  PinPosition: Pin [0:23]
  * @param  PinValue: 0/1
  * @retval Component status
  */
static int32_t MFXSTM32L152_reg24_setPinValue(MFXSTM32L152_Object_t *pObj, uint8_t RegisterAddr, uint32_t PinPosition, uint8_t PinValue)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	607a      	str	r2, [r7, #4]
 8001086:	461a      	mov	r2, r3
 8001088:	460b      	mov	r3, r1
 800108a:	72fb      	strb	r3, [r7, #11]
 800108c:	4613      	mov	r3, r2
 800108e:	72bb      	strb	r3, [r7, #10]
  int32_t ret = MFXSTM32L152_OK;
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]
  uint8_t tmp;
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = (uint8_t)(PinPosition & 0x0000ffU);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	74fb      	strb	r3, [r7, #19]
  pin_8_15  = (uint8_t)(PinPosition >> 8);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0a1b      	lsrs	r3, r3, #8
 800109c:	74bb      	strb	r3, [r7, #18]
  pin_8_15  = (uint8_t)(pin_8_15 & 0x00ffU);
  pin_16_23 = (uint8_t)(PinPosition >> 16);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	0c1b      	lsrs	r3, r3, #16
 80010a2:	747b      	strb	r3, [r7, #17]

  if (pin_0_7 != 0U)
 80010a4:	7cfb      	ldrb	r3, [r7, #19]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d02e      	beq.n	8001108 <MFXSTM32L152_reg24_setPinValue+0x8c>
  {
    /* Get the current register value */
    ret += mfxstm32l152_read_reg(&pObj->Ctx, RegisterAddr, &tmp, 1);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	f103 0018 	add.w	r0, r3, #24
 80010b0:	7afb      	ldrb	r3, [r7, #11]
 80010b2:	b299      	uxth	r1, r3
 80010b4:	f107 0210 	add.w	r2, r7, #16
 80010b8:	2301      	movs	r3, #1
 80010ba:	f000 f8ce 	bl	800125a <mfxstm32l152_read_reg>
 80010be:	4602      	mov	r2, r0
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	4413      	add	r3, r2
 80010c4:	617b      	str	r3, [r7, #20]

    /* Set the selected pin direction */
    if (PinValue != 0U)
 80010c6:	7abb      	ldrb	r3, [r7, #10]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d005      	beq.n	80010d8 <MFXSTM32L152_reg24_setPinValue+0x5c>
    {
      tmp |= (uint8_t)pin_0_7;
 80010cc:	7c3a      	ldrb	r2, [r7, #16]
 80010ce:	7cfb      	ldrb	r3, [r7, #19]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	743b      	strb	r3, [r7, #16]
 80010d6:	e009      	b.n	80010ec <MFXSTM32L152_reg24_setPinValue+0x70>
    }
    else
    {
      tmp &= ~(uint8_t)pin_0_7;
 80010d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010dc:	43db      	mvns	r3, r3
 80010de:	b25a      	sxtb	r2, r3
 80010e0:	7c3b      	ldrb	r3, [r7, #16]
 80010e2:	b25b      	sxtb	r3, r3
 80010e4:	4013      	ands	r3, r2
 80010e6:	b25b      	sxtb	r3, r3
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	743b      	strb	r3, [r7, #16]
    }

    /* Set the new register value */
    ret += mfxstm32l152_write_reg(&pObj->Ctx, RegisterAddr, &tmp, 1);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f103 0018 	add.w	r0, r3, #24
 80010f2:	7afb      	ldrb	r3, [r7, #11]
 80010f4:	b299      	uxth	r1, r3
 80010f6:	f107 0210 	add.w	r2, r7, #16
 80010fa:	2301      	movs	r3, #1
 80010fc:	f000 f8c4 	bl	8001288 <mfxstm32l152_write_reg>
 8001100:	4602      	mov	r2, r0
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	4413      	add	r3, r2
 8001106:	617b      	str	r3, [r7, #20]
  }

  if (pin_8_15 != 0U)
 8001108:	7cbb      	ldrb	r3, [r7, #18]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d032      	beq.n	8001174 <MFXSTM32L152_reg24_setPinValue+0xf8>
  {
    /* Get the current register value */
    ret += mfxstm32l152_read_reg(&pObj->Ctx, ((uint16_t)RegisterAddr+1U), &tmp, 1);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f103 0018 	add.w	r0, r3, #24
 8001114:	7afb      	ldrb	r3, [r7, #11]
 8001116:	b29b      	uxth	r3, r3
 8001118:	3301      	adds	r3, #1
 800111a:	b299      	uxth	r1, r3
 800111c:	f107 0210 	add.w	r2, r7, #16
 8001120:	2301      	movs	r3, #1
 8001122:	f000 f89a 	bl	800125a <mfxstm32l152_read_reg>
 8001126:	4602      	mov	r2, r0
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	4413      	add	r3, r2
 800112c:	617b      	str	r3, [r7, #20]

    /* Set the selected pin direction */
    if (PinValue != 0U)
 800112e:	7abb      	ldrb	r3, [r7, #10]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d005      	beq.n	8001140 <MFXSTM32L152_reg24_setPinValue+0xc4>
    {
      tmp |= (uint8_t)pin_8_15;
 8001134:	7c3a      	ldrb	r2, [r7, #16]
 8001136:	7cbb      	ldrb	r3, [r7, #18]
 8001138:	4313      	orrs	r3, r2
 800113a:	b2db      	uxtb	r3, r3
 800113c:	743b      	strb	r3, [r7, #16]
 800113e:	e009      	b.n	8001154 <MFXSTM32L152_reg24_setPinValue+0xd8>
    }
    else
    {
      tmp &= ~(uint8_t)pin_8_15;
 8001140:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001144:	43db      	mvns	r3, r3
 8001146:	b25a      	sxtb	r2, r3
 8001148:	7c3b      	ldrb	r3, [r7, #16]
 800114a:	b25b      	sxtb	r3, r3
 800114c:	4013      	ands	r3, r2
 800114e:	b25b      	sxtb	r3, r3
 8001150:	b2db      	uxtb	r3, r3
 8001152:	743b      	strb	r3, [r7, #16]
    }

    /* Set the new register value */
    ret += mfxstm32l152_write_reg(&pObj->Ctx, ((uint16_t)RegisterAddr+1U), &tmp, 1);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f103 0018 	add.w	r0, r3, #24
 800115a:	7afb      	ldrb	r3, [r7, #11]
 800115c:	b29b      	uxth	r3, r3
 800115e:	3301      	adds	r3, #1
 8001160:	b299      	uxth	r1, r3
 8001162:	f107 0210 	add.w	r2, r7, #16
 8001166:	2301      	movs	r3, #1
 8001168:	f000 f88e 	bl	8001288 <mfxstm32l152_write_reg>
 800116c:	4602      	mov	r2, r0
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	4413      	add	r3, r2
 8001172:	617b      	str	r3, [r7, #20]
  }

  if (pin_16_23 != 0U)
 8001174:	7c7b      	ldrb	r3, [r7, #17]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d032      	beq.n	80011e0 <MFXSTM32L152_reg24_setPinValue+0x164>
  {
    /* Get the current register value */
    ret += mfxstm32l152_read_reg(&pObj->Ctx, ((uint16_t)RegisterAddr+2U), &tmp, 1);
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	f103 0018 	add.w	r0, r3, #24
 8001180:	7afb      	ldrb	r3, [r7, #11]
 8001182:	b29b      	uxth	r3, r3
 8001184:	3302      	adds	r3, #2
 8001186:	b299      	uxth	r1, r3
 8001188:	f107 0210 	add.w	r2, r7, #16
 800118c:	2301      	movs	r3, #1
 800118e:	f000 f864 	bl	800125a <mfxstm32l152_read_reg>
 8001192:	4602      	mov	r2, r0
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	4413      	add	r3, r2
 8001198:	617b      	str	r3, [r7, #20]

    /* Set the selected pin direction */
    if (PinValue != 0U)
 800119a:	7abb      	ldrb	r3, [r7, #10]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d005      	beq.n	80011ac <MFXSTM32L152_reg24_setPinValue+0x130>
    {
      tmp |= (uint8_t)pin_16_23;
 80011a0:	7c3a      	ldrb	r2, [r7, #16]
 80011a2:	7c7b      	ldrb	r3, [r7, #17]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	743b      	strb	r3, [r7, #16]
 80011aa:	e009      	b.n	80011c0 <MFXSTM32L152_reg24_setPinValue+0x144>
    }
    else
    {
      tmp &= ~(uint8_t)pin_16_23;
 80011ac:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80011b0:	43db      	mvns	r3, r3
 80011b2:	b25a      	sxtb	r2, r3
 80011b4:	7c3b      	ldrb	r3, [r7, #16]
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	4013      	ands	r3, r2
 80011ba:	b25b      	sxtb	r3, r3
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	743b      	strb	r3, [r7, #16]
    }

    /* Set the new register value */
    ret += mfxstm32l152_write_reg(&pObj->Ctx, ((uint16_t)RegisterAddr+2U), &tmp, 1);
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f103 0018 	add.w	r0, r3, #24
 80011c6:	7afb      	ldrb	r3, [r7, #11]
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	3302      	adds	r3, #2
 80011cc:	b299      	uxth	r1, r3
 80011ce:	f107 0210 	add.w	r2, r7, #16
 80011d2:	2301      	movs	r3, #1
 80011d4:	f000 f858 	bl	8001288 <mfxstm32l152_write_reg>
 80011d8:	4602      	mov	r2, r0
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	4413      	add	r3, r2
 80011de:	617b      	str	r3, [r7, #20]
  }

  if(ret != MFXSTM32L152_OK)
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d002      	beq.n	80011ec <MFXSTM32L152_reg24_setPinValue+0x170>
  {
    ret = MFXSTM32L152_ERROR;
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ea:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80011ec:	697b      	ldr	r3, [r7, #20]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <MFXSTM32L152_ReadRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval error status
  */
static int32_t MFXSTM32L152_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 80011f6:	b590      	push	{r4, r7, lr}
 80011f8:	b087      	sub	sp, #28
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	607a      	str	r2, [r7, #4]
 8001200:	461a      	mov	r2, r3
 8001202:	460b      	mov	r3, r1
 8001204:	817b      	strh	r3, [r7, #10]
 8001206:	4613      	mov	r3, r2
 8001208:	813b      	strh	r3, [r7, #8]
  MFXSTM32L152_Object_t *pObj = (MFXSTM32L152_Object_t *)handle;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	691c      	ldr	r4, [r3, #16]
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	8918      	ldrh	r0, [r3, #8]
 8001216:	893b      	ldrh	r3, [r7, #8]
 8001218:	8979      	ldrh	r1, [r7, #10]
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	47a0      	blx	r4
 800121e:	4603      	mov	r3, r0
}
 8001220:	4618      	mov	r0, r3
 8001222:	371c      	adds	r7, #28
 8001224:	46bd      	mov	sp, r7
 8001226:	bd90      	pop	{r4, r7, pc}

08001228 <MFXSTM32L152_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval error status
  */
static int32_t MFXSTM32L152_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8001228:	b590      	push	{r4, r7, lr}
 800122a:	b087      	sub	sp, #28
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	607a      	str	r2, [r7, #4]
 8001232:	461a      	mov	r2, r3
 8001234:	460b      	mov	r3, r1
 8001236:	817b      	strh	r3, [r7, #10]
 8001238:	4613      	mov	r3, r2
 800123a:	813b      	strh	r3, [r7, #8]
  MFXSTM32L152_Object_t *pObj = (MFXSTM32L152_Object_t *)handle;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	68dc      	ldr	r4, [r3, #12]
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	8918      	ldrh	r0, [r3, #8]
 8001248:	893b      	ldrh	r3, [r7, #8]
 800124a:	8979      	ldrh	r1, [r7, #10]
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	47a0      	blx	r4
 8001250:	4603      	mov	r3, r0
}
 8001252:	4618      	mov	r0, r3
 8001254:	371c      	adds	r7, #28
 8001256:	46bd      	mov	sp, r7
 8001258:	bd90      	pop	{r4, r7, pc}

0800125a <mfxstm32l152_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : Data Read
*******************************************************************************/
int32_t mfxstm32l152_read_reg(mfxstm32l152_ctx_t *ctx, uint16_t reg, uint8_t* data, uint16_t length)
{
 800125a:	b590      	push	{r4, r7, lr}
 800125c:	b085      	sub	sp, #20
 800125e:	af00      	add	r7, sp, #0
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	607a      	str	r2, [r7, #4]
 8001264:	461a      	mov	r2, r3
 8001266:	460b      	mov	r3, r1
 8001268:	817b      	strh	r3, [r7, #10]
 800126a:	4613      	mov	r3, r2
 800126c:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, data, length);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	685c      	ldr	r4, [r3, #4]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	6898      	ldr	r0, [r3, #8]
 8001276:	893b      	ldrh	r3, [r7, #8]
 8001278:	8979      	ldrh	r1, [r7, #10]
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	47a0      	blx	r4
 800127e:	4603      	mov	r3, r0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	bd90      	pop	{r4, r7, pc}

08001288 <mfxstm32l152_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, Data to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t mfxstm32l152_write_reg(mfxstm32l152_ctx_t *ctx, uint16_t reg, uint8_t* data, uint16_t length)
{
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	607a      	str	r2, [r7, #4]
 8001292:	461a      	mov	r2, r3
 8001294:	460b      	mov	r3, r1
 8001296:	817b      	strh	r3, [r7, #10]
 8001298:	4613      	mov	r3, r2
 800129a:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681c      	ldr	r4, [r3, #0]
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	6898      	ldr	r0, [r3, #8]
 80012a4:	893b      	ldrh	r3, [r7, #8]
 80012a6:	8979      	ldrh	r1, [r7, #10]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	47a0      	blx	r4
 80012ac:	4603      	mov	r3, r0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3714      	adds	r7, #20
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd90      	pop	{r4, r7, pc}
	...

080012b8 <BSP_LED_Init>:
  *            @arg  LED3
  *            @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08e      	sub	sp, #56	@ 0x38
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80012c2:	2300      	movs	r3, #0
 80012c4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led == LED1) || (Led == LED3))
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d002      	beq.n	80012d2 <BSP_LED_Init+0x1a>
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d144      	bne.n	800135c <BSP_LED_Init+0xa4>
  {
    /* Enable the GPIO_LED clock   */
    if(Led == LED1)
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d10f      	bne.n	80012f8 <BSP_LED_Init+0x40>
    {

      LED1_GPIO_CLK_ENABLE();
 80012d8:	4b35      	ldr	r3, [pc, #212]	@ (80013b0 <BSP_LED_Init+0xf8>)
 80012da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012de:	4a34      	ldr	r2, [pc, #208]	@ (80013b0 <BSP_LED_Init+0xf8>)
 80012e0:	f043 0320 	orr.w	r3, r3, #32
 80012e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e8:	4b31      	ldr	r3, [pc, #196]	@ (80013b0 <BSP_LED_Init+0xf8>)
 80012ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ee:	f003 0320 	and.w	r3, r3, #32
 80012f2:	61fb      	str	r3, [r7, #28]
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	e00e      	b.n	8001316 <BSP_LED_Init+0x5e>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80012f8:	4b2d      	ldr	r3, [pc, #180]	@ (80013b0 <BSP_LED_Init+0xf8>)
 80012fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012fe:	4a2c      	ldr	r2, [pc, #176]	@ (80013b0 <BSP_LED_Init+0xf8>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001308:	4b29      	ldr	r3, [pc, #164]	@ (80013b0 <BSP_LED_Init+0xf8>)
 800130a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	61bb      	str	r3, [r7, #24]
 8001314:	69bb      	ldr	r3, [r7, #24]
    }

    /* Configure the GPIO_LED pin   */
    gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8001316:	2301      	movs	r3, #1
 8001318:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Pull = GPIO_PULLUP;
 800131a:	2301      	movs	r3, #1
 800131c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800131e:	2302      	movs	r3, #2
 8001320:	62fb      	str	r3, [r7, #44]	@ 0x2c
    gpio_init_structure.Pin = LED_PIN [Led];
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	4a23      	ldr	r2, [pc, #140]	@ (80013b4 <BSP_LED_Init+0xfc>)
 8001326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800132a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(LED_PORT [Led], &gpio_init_structure);
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	4a22      	ldr	r2, [pc, #136]	@ (80013b8 <BSP_LED_Init+0x100>)
 8001330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001334:	f107 0220 	add.w	r2, r7, #32
 8001338:	4611      	mov	r1, r2
 800133a:	4618      	mov	r0, r3
 800133c:	f001 f9f8 	bl	8002730 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN[Led], GPIO_PIN_SET);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4a1d      	ldr	r2, [pc, #116]	@ (80013b8 <BSP_LED_Init+0x100>)
 8001344:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4a1a      	ldr	r2, [pc, #104]	@ (80013b4 <BSP_LED_Init+0xfc>)
 800134c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001350:	b29b      	uxth	r3, r3
 8001352:	2201      	movs	r2, #1
 8001354:	4619      	mov	r1, r3
 8001356:	f001 fca5 	bl	8002ca4 <HAL_GPIO_WritePin>
 800135a:	e024      	b.n	80013a6 <BSP_LED_Init+0xee>
  else
  {
#if (USE_BSP_IO_CLASS > 0)
    BSP_IO_Init_t io_init_structure;

    io_init_structure.Pin  = LED_PIN[Led];
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	4a15      	ldr	r2, [pc, #84]	@ (80013b4 <BSP_LED_Init+0xfc>)
 8001360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001364:	60fb      	str	r3, [r7, #12]
    io_init_structure.Pull = IO_PULLUP;
 8001366:	2301      	movs	r3, #1
 8001368:	617b      	str	r3, [r7, #20]
    io_init_structure.Mode = IO_MODE_OUTPUT_PP;
 800136a:	2304      	movs	r3, #4
 800136c:	613b      	str	r3, [r7, #16]
    /* Initialize MFX   */
    if(BSP_IO_Init(0, &io_init_structure) != BSP_ERROR_NONE)
 800136e:	f107 030c 	add.w	r3, r7, #12
 8001372:	4619      	mov	r1, r3
 8001374:	2000      	movs	r0, #0
 8001376:	f000 fd17 	bl	8001da8 <BSP_IO_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <BSP_LED_Init+0xd0>
    {
      ret = BSP_ERROR_NO_INIT;
 8001380:	f04f 33ff 	mov.w	r3, #4294967295
 8001384:	637b      	str	r3, [r7, #52]	@ 0x34
 8001386:	e00e      	b.n	80013a6 <BSP_LED_Init+0xee>
    }
    else
    {
      if(BSP_IO_WritePin(0, LED_PIN[Led], IO_PIN_SET) != BSP_ERROR_NONE)
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	4a0a      	ldr	r2, [pc, #40]	@ (80013b4 <BSP_LED_Init+0xfc>)
 800138c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001390:	2201      	movs	r2, #1
 8001392:	4619      	mov	r1, r3
 8001394:	2000      	movs	r0, #0
 8001396:	f000 fd67 	bl	8001e68 <BSP_IO_WritePin>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d002      	beq.n	80013a6 <BSP_LED_Init+0xee>
      {
        ret = BSP_ERROR_NO_INIT;
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	637b      	str	r3, [r7, #52]	@ 0x34
      }
    }
#endif /* (USE_BSP_IO_CLASS > 0)   */
  }

  return ret;
 80013a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3738      	adds	r7, #56	@ 0x38
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	58024400 	.word	0x58024400
 80013b4:	0800cb90 	.word	0x0800cb90
 80013b8:	2000002c 	.word	0x2000002c

080013bc <BSP_LED_Off>:
  *            @arg  LED3
  *            @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]

  if((Led == LED1)||(Led == LED3))
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d002      	beq.n	80013d6 <BSP_LED_Off+0x1a>
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d10d      	bne.n	80013f2 <BSP_LED_Off+0x36>
  {
    HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_SET);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <BSP_LED_Off+0x54>)
 80013da:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001414 <BSP_LED_Off+0x58>)
 80013e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	2201      	movs	r2, #1
 80013ea:	4619      	mov	r1, r3
 80013ec:	f001 fc5a 	bl	8002ca4 <HAL_GPIO_WritePin>
 80013f0:	e009      	b.n	8001406 <BSP_LED_Off+0x4a>
  }
  else
  {
#if (USE_BSP_IO_CLASS > 0)
    ret = BSP_IO_WritePin(0, LED_PIN[Led], IO_PIN_SET);
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	4a07      	ldr	r2, [pc, #28]	@ (8001414 <BSP_LED_Off+0x58>)
 80013f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fa:	2201      	movs	r2, #1
 80013fc:	4619      	mov	r1, r3
 80013fe:	2000      	movs	r0, #0
 8001400:	f000 fd32 	bl	8001e68 <BSP_IO_WritePin>
 8001404:	60f8      	str	r0, [r7, #12]
#endif /* (USE_BSP_IO_CLASS > 0)   */
  }

  return ret;
 8001406:	68fb      	ldr	r3, [r7, #12]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	2000002c 	.word	0x2000002c
 8001414:	0800cb90 	.word	0x0800cb90

08001418 <BSP_LED_Toggle>:
  *            @arg  LED3
  *            @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]

  if((Led == LED1) || (Led == LED3))
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d002      	beq.n	8001432 <BSP_LED_Toggle+0x1a>
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d10d      	bne.n	800144e <BSP_LED_Toggle+0x36>
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], (uint16_t)LED_PIN[Led]);
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	4a0d      	ldr	r2, [pc, #52]	@ (800146c <BSP_LED_Toggle+0x54>)
 8001436:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	490c      	ldr	r1, [pc, #48]	@ (8001470 <BSP_LED_Toggle+0x58>)
 800143e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001442:	b29b      	uxth	r3, r3
 8001444:	4619      	mov	r1, r3
 8001446:	4610      	mov	r0, r2
 8001448:	f001 fc45 	bl	8002cd6 <HAL_GPIO_TogglePin>
 800144c:	e008      	b.n	8001460 <BSP_LED_Toggle+0x48>
  }
  else
  {
#if (USE_BSP_IO_CLASS > 0)
    ret = BSP_IO_TogglePin(0, LED_PIN[Led]);
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	4a07      	ldr	r2, [pc, #28]	@ (8001470 <BSP_LED_Toggle+0x58>)
 8001452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001456:	4619      	mov	r1, r3
 8001458:	2000      	movs	r0, #0
 800145a:	f000 fd37 	bl	8001ecc <BSP_IO_TogglePin>
 800145e:	60f8      	str	r0, [r7, #12]
#endif /* (USE_BSP_IO_CLASS > 0)   */
  }

  return ret;
 8001460:	68fb      	ldr	r3, [r7, #12]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	2000002c 	.word	0x2000002c
 8001470:	0800cb90 	.word	0x0800cb90

08001474 <BSP_I2C1_Init>:
/**
  * @brief  Initializes I2C HAL.
  * @retval None
  */
int32_t BSP_I2C1_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]

  hbus_i2c1.Instance = BUS_I2C1;
 800147e:	4b17      	ldr	r3, [pc, #92]	@ (80014dc <BSP_I2C1_Init+0x68>)
 8001480:	4a17      	ldr	r2, [pc, #92]	@ (80014e0 <BSP_I2C1_Init+0x6c>)
 8001482:	601a      	str	r2, [r3, #0]

  if (I2c1InitCounter == 0U)
 8001484:	4b17      	ldr	r3, [pc, #92]	@ (80014e4 <BSP_I2C1_Init+0x70>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d122      	bne.n	80014d2 <BSP_I2C1_Init+0x5e>
  {
    I2c1InitCounter++;
 800148c:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <BSP_I2C1_Init+0x70>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	4a14      	ldr	r2, [pc, #80]	@ (80014e4 <BSP_I2C1_Init+0x70>)
 8001494:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c1) == HAL_I2C_STATE_RESET)
 8001496:	4811      	ldr	r0, [pc, #68]	@ (80014dc <BSP_I2C1_Init+0x68>)
 8001498:	f001 ff46 	bl	8003328 <HAL_I2C_GetState>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d117      	bne.n	80014d2 <BSP_I2C1_Init+0x5e>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C1 Msp */
      I2C1_MspInit(&hbus_i2c1);
 80014a2:	480e      	ldr	r0, [pc, #56]	@ (80014dc <BSP_I2C1_Init+0x68>)
 80014a4:	f000 fb66 	bl	8001b74 <I2C1_MspInit>
        {
          ret = BSP_ERROR_MSP_FAILURE;
        }
      }
#endif
      if (ret == BSP_ERROR_NONE)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d111      	bne.n	80014d2 <BSP_I2C1_Init+0x5e>
      {
        if (MX_I2C1_Init(&hbus_i2c1, I2C_GetTiming(HAL_RCC_GetPCLK1Freq(), BUS_I2C1_FREQUENCY)) != HAL_OK)
 80014ae:	f003 fa69 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 80014b2:	4603      	mov	r3, r0
 80014b4:	490c      	ldr	r1, [pc, #48]	@ (80014e8 <BSP_I2C1_Init+0x74>)
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f8e6 	bl	8001688 <I2C_GetTiming>
 80014bc:	4603      	mov	r3, r0
 80014be:	4619      	mov	r1, r3
 80014c0:	4806      	ldr	r0, [pc, #24]	@ (80014dc <BSP_I2C1_Init+0x68>)
 80014c2:	f000 f83b 	bl	800153c <MX_I2C1_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d002      	beq.n	80014d2 <BSP_I2C1_Init+0x5e>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 80014cc:	f06f 0307 	mvn.w	r3, #7
 80014d0:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }

  return ret;
 80014d2:	687b      	ldr	r3, [r7, #4]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000acc 	.word	0x20000acc
 80014e0:	40005400 	.word	0x40005400
 80014e4:	200000c4 	.word	0x200000c4
 80014e8:	000186a0 	.word	0x000186a0

080014ec <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval None
  */
int32_t BSP_I2C1_DeInit(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]

  I2c1InitCounter--;
 80014f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <BSP_I2C1_DeInit+0x48>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <BSP_I2C1_DeInit+0x48>)
 80014fe:	6013      	str	r3, [r2, #0]

  if (--I2c1InitCounter == 0U)
 8001500:	4b0c      	ldr	r3, [pc, #48]	@ (8001534 <BSP_I2C1_DeInit+0x48>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	3b01      	subs	r3, #1
 8001506:	4a0b      	ldr	r2, [pc, #44]	@ (8001534 <BSP_I2C1_DeInit+0x48>)
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	4b0a      	ldr	r3, [pc, #40]	@ (8001534 <BSP_I2C1_DeInit+0x48>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10b      	bne.n	800152a <BSP_I2C1_DeInit+0x3e>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C1_MspDeInit(&hbus_i2c1);
 8001512:	4809      	ldr	r0, [pc, #36]	@ (8001538 <BSP_I2C1_DeInit+0x4c>)
 8001514:	f000 fb98 	bl	8001c48 <I2C1_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c1) != HAL_OK)
 8001518:	4807      	ldr	r0, [pc, #28]	@ (8001538 <BSP_I2C1_DeInit+0x4c>)
 800151a:	f001 fc93 	bl	8002e44 <HAL_I2C_DeInit>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d002      	beq.n	800152a <BSP_I2C1_DeInit+0x3e>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8001524:	f06f 0307 	mvn.w	r3, #7
 8001528:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800152a:	687b      	ldr	r3, [r7, #4]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	200000c4 	.word	0x200000c4
 8001538:	20000acc 	.word	0x20000acc

0800153c <MX_I2C1_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001546:	2300      	movs	r3, #0
 8001548:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2201      	movs	r2, #1
 800155a:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f001 fbc6 	bl	8002d0c <HAL_I2C_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d002      	beq.n	800158c <MX_I2C1_Init+0x50>
  {
    status = HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	73fb      	strb	r3, [r7, #15]
 800158a:	e014      	b.n	80015b6 <MX_I2C1_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOGFILTER_ENABLE : I2C_ANALOGFILTER_DISABLE;
 800158c:	2300      	movs	r3, #0
 800158e:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f002 f9a4 	bl	80038e0 <HAL_I2CEx_ConfigAnalogFilter>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d002      	beq.n	80015a4 <MX_I2C1_Init+0x68>
    {
      status = HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	73fb      	strb	r3, [r7, #15]
 80015a2:	e008      	b.n	80015b6 <MX_I2C1_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 80015a4:	2100      	movs	r1, #0
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f002 f9e5 	bl	8003976 <HAL_I2CEx_ConfigDigitalFilter>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_I2C1_Init+0x7a>
      {
        status = HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <BSP_I2C1_WriteReg>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b088      	sub	sp, #32
 80015c4:	af02      	add	r7, sp, #8
 80015c6:	60ba      	str	r2, [r7, #8]
 80015c8:	461a      	mov	r2, r3
 80015ca:	4603      	mov	r3, r0
 80015cc:	81fb      	strh	r3, [r7, #14]
 80015ce:	460b      	mov	r3, r1
 80015d0:	81bb      	strh	r3, [r7, #12]
 80015d2:	4613      	mov	r3, r2
 80015d4:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C1_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 80015d6:	89b9      	ldrh	r1, [r7, #12]
 80015d8:	89f8      	ldrh	r0, [r7, #14]
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	2201      	movs	r2, #1
 80015e2:	f000 fb53 	bl	8001c8c <I2C1_WriteReg>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d102      	bne.n	80015f2 <BSP_I2C1_WriteReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	e00c      	b.n	800160c <BSP_I2C1_WriteReg+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c1) == HAL_I2C_ERROR_AF)
 80015f2:	4809      	ldr	r0, [pc, #36]	@ (8001618 <BSP_I2C1_WriteReg+0x58>)
 80015f4:	f001 fea6 	bl	8003344 <HAL_I2C_GetError>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	d103      	bne.n	8001606 <BSP_I2C1_WriteReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80015fe:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	e002      	b.n	800160c <BSP_I2C1_WriteReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001606:	f06f 0303 	mvn.w	r3, #3
 800160a:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 800160c:	697b      	ldr	r3, [r7, #20]
}
 800160e:	4618      	mov	r0, r3
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000acc 	.word	0x20000acc

0800161c <BSP_I2C1_ReadReg>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af02      	add	r7, sp, #8
 8001622:	60ba      	str	r2, [r7, #8]
 8001624:	461a      	mov	r2, r3
 8001626:	4603      	mov	r3, r0
 8001628:	81fb      	strh	r3, [r7, #14]
 800162a:	460b      	mov	r3, r1
 800162c:	81bb      	strh	r3, [r7, #12]
 800162e:	4613      	mov	r3, r2
 8001630:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C1_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 8001632:	89b9      	ldrh	r1, [r7, #12]
 8001634:	89f8      	ldrh	r0, [r7, #14]
 8001636:	88fb      	ldrh	r3, [r7, #6]
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2201      	movs	r2, #1
 800163e:	f000 fb4b 	bl	8001cd8 <I2C1_ReadReg>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d102      	bne.n	800164e <BSP_I2C1_ReadReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
 800164c:	e00c      	b.n	8001668 <BSP_I2C1_ReadReg+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c1) == HAL_I2C_ERROR_AF)
 800164e:	4809      	ldr	r0, [pc, #36]	@ (8001674 <BSP_I2C1_ReadReg+0x58>)
 8001650:	f001 fe78 	bl	8003344 <HAL_I2C_GetError>
 8001654:	4603      	mov	r3, r0
 8001656:	2b04      	cmp	r3, #4
 8001658:	d103      	bne.n	8001662 <BSP_I2C1_ReadReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800165a:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	e002      	b.n	8001668 <BSP_I2C1_ReadReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001662:	f06f 0303 	mvn.w	r3, #3
 8001666:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 8001668:	697b      	ldr	r3, [r7, #20]
}
 800166a:	4618      	mov	r0, r3
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000acc 	.word	0x20000acc

08001678 <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 800167c:	f000 fe50 	bl	8002320 <HAL_GetTick>
 8001680:	4603      	mov	r3, r0
}
 8001682:	4618      	mov	r0, r3
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d06b      	beq.n	8001774 <I2C_GetTiming+0xec>
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d068      	beq.n	8001774 <I2C_GetTiming+0xec>
  {
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]
 80016a6:	e060      	b.n	800176a <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80016a8:	4a35      	ldr	r2, [pc, #212]	@ (8001780 <I2C_GetTiming+0xf8>)
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	212c      	movs	r1, #44	@ 0x2c
 80016ae:	fb01 f303 	mul.w	r3, r1, r3
 80016b2:	4413      	add	r3, r2
 80016b4:	3304      	adds	r3, #4
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d352      	bcc.n	8001764 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 80016be:	4a30      	ldr	r2, [pc, #192]	@ (8001780 <I2C_GetTiming+0xf8>)
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	212c      	movs	r1, #44	@ 0x2c
 80016c4:	fb01 f303 	mul.w	r3, r1, r3
 80016c8:	4413      	add	r3, r2
 80016ca:	3308      	adds	r3, #8
 80016cc:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d847      	bhi.n	8001764 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 80016d4:	6939      	ldr	r1, [r7, #16]
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f000 f856 	bl	8001788 <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 80016dc:	6939      	ldr	r1, [r7, #16]
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f000 f940 	bl	8001964 <I2C_Compute_SCLL_SCLH>
 80016e4:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80016ea:	d842      	bhi.n	8001772 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 80016ec:	4925      	ldr	r1, [pc, #148]	@ (8001784 <I2C_GetTiming+0xfc>)
 80016ee:	68fa      	ldr	r2, [r7, #12]
 80016f0:	4613      	mov	r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	440b      	add	r3, r1
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 80016fe:	4821      	ldr	r0, [pc, #132]	@ (8001784 <I2C_GetTiming+0xfc>)
 8001700:	68fa      	ldr	r2, [r7, #12]
 8001702:	4613      	mov	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4403      	add	r3, r0
 800170c:	3304      	adds	r3, #4
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	051b      	lsls	r3, r3, #20
 8001712:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8001716:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8001718:	481a      	ldr	r0, [pc, #104]	@ (8001784 <I2C_GetTiming+0xfc>)
 800171a:	68fa      	ldr	r2, [r7, #12]
 800171c:	4613      	mov	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4413      	add	r3, r2
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4403      	add	r3, r0
 8001726:	3308      	adds	r3, #8
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	041b      	lsls	r3, r3, #16
 800172c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8001730:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 8001732:	4814      	ldr	r0, [pc, #80]	@ (8001784 <I2C_GetTiming+0xfc>)
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	4613      	mov	r3, r2
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4413      	add	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4403      	add	r3, r0
 8001740:	330c      	adds	r3, #12
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	021b      	lsls	r3, r3, #8
 8001746:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8001748:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 800174a:	480e      	ldr	r0, [pc, #56]	@ (8001784 <I2C_GetTiming+0xfc>)
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	4613      	mov	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4413      	add	r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4403      	add	r3, r0
 8001758:	3310      	adds	r3, #16
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 800175e:	430b      	orrs	r3, r1
 8001760:	617b      	str	r3, [r7, #20]
        }
        break;
 8001762:	e006      	b.n	8001772 <I2C_GetTiming+0xea>
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	3301      	adds	r3, #1
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	2b02      	cmp	r3, #2
 800176e:	d99b      	bls.n	80016a8 <I2C_GetTiming+0x20>
 8001770:	e000      	b.n	8001774 <I2C_GetTiming+0xec>
        break;
 8001772:	bf00      	nop
      }
    }
  }

  return ret;
 8001774:	697b      	ldr	r3, [r7, #20]
}
 8001776:	4618      	mov	r0, r3
 8001778:	3718      	adds	r7, #24
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	0800cba0 	.word	0x0800cba0
 8001784:	200000c8 	.word	0x200000c8

08001788 <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8001788:	b480      	push	{r7}
 800178a:	b08f      	sub	sp, #60	@ 0x3c
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 8001792:	2310      	movs	r3, #16
 8001794:	637b      	str	r3, [r7, #52]	@ 0x34
  int32_t  tsdadel_min, tsdadel_max;
  int32_t  tscldel_min;
  uint32_t presc, scldel, sdadel;
  uint32_t tafdel_min, tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	085a      	lsrs	r2, r3, #1
 800179a:	4b6e      	ldr	r3, [pc, #440]	@ (8001954 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 800179c:	4413      	add	r3, r2
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80017a4:	61fb      	str	r3, [r7, #28]

  tafdel_min = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 80017a6:	2332      	movs	r3, #50	@ 0x32
 80017a8:	61bb      	str	r3, [r7, #24]
  tafdel_max = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MAX : 0U;
 80017aa:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80017ae:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / {tPRESC}
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / {tPRESC} */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80017b0:	4a69      	ldr	r2, [pc, #420]	@ (8001958 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	212c      	movs	r1, #44	@ 0x2c
 80017b6:	fb01 f303 	mul.w	r3, r1, r3
 80017ba:	4413      	add	r3, r2
 80017bc:	3324      	adds	r3, #36	@ 0x24
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	4a65      	ldr	r2, [pc, #404]	@ (8001958 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	212c      	movs	r1, #44	@ 0x2c
 80017c8:	fb01 f303 	mul.w	r3, r1, r3
 80017cc:	4413      	add	r3, r2
 80017ce:	330c      	adds	r3, #12
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	18c2      	adds	r2, r0, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80017d4:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80017d6:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80017d8:	495f      	ldr	r1, [pc, #380]	@ (8001958 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	202c      	movs	r0, #44	@ 0x2c
 80017de:	fb00 f303 	mul.w	r3, r0, r3
 80017e2:	440b      	add	r3, r1
 80017e4:	3328      	adds	r3, #40	@ 0x28
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	3303      	adds	r3, #3
 80017ea:	69f9      	ldr	r1, [r7, #28]
 80017ec:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	633b      	str	r3, [r7, #48]	@ 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 80017f4:	4a58      	ldr	r2, [pc, #352]	@ (8001958 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	212c      	movs	r1, #44	@ 0x2c
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	4413      	add	r3, r2
 8001800:	3310      	adds	r3, #16
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	4a54      	ldr	r2, [pc, #336]	@ (8001958 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	212c      	movs	r1, #44	@ 0x2c
 800180c:	fb01 f303 	mul.w	r3, r1, r3
 8001810:	4413      	add	r3, r2
 8001812:	3320      	adds	r3, #32
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	1ac2      	subs	r2, r0, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8001818:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800181a:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 800181c:	494e      	ldr	r1, [pc, #312]	@ (8001958 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	202c      	movs	r0, #44	@ 0x2c
 8001822:	fb00 f303 	mul.w	r3, r0, r3
 8001826:	440b      	add	r3, r1
 8001828:	3328      	adds	r3, #40	@ 0x28
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	3304      	adds	r3, #4
 800182e:	69f9      	ldr	r1, [r7, #28]
 8001830:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 8001838:	4a47      	ldr	r2, [pc, #284]	@ (8001958 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	212c      	movs	r1, #44	@ 0x2c
 800183e:	fb01 f303 	mul.w	r3, r1, r3
 8001842:	4413      	add	r3, r2
 8001844:	3320      	adds	r3, #32
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4618      	mov	r0, r3
 800184a:	4a43      	ldr	r2, [pc, #268]	@ (8001958 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	212c      	movs	r1, #44	@ 0x2c
 8001850:	fb01 f303 	mul.w	r3, r1, r3
 8001854:	4413      	add	r3, r2
 8001856:	3314      	adds	r3, #20
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4403      	add	r3, r0
 800185c:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 800185e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001860:	2b00      	cmp	r3, #0
 8001862:	dc01      	bgt.n	8001868 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (tsdadel_max <= 0)
 8001868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800186a:	2b00      	cmp	r3, #0
 800186c:	dc01      	bgt.n	8001872 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8001872:	2300      	movs	r3, #0
 8001874:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001876:	e062      	b.n	800193e <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8001878:	2300      	movs	r3, #0
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
 800187c:	e059      	b.n	8001932 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 800187e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001880:	3301      	adds	r3, #1
 8001882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001884:	3201      	adds	r2, #1
 8001886:	fb03 f202 	mul.w	r2, r3, r2
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	fb02 f303 	mul.w	r3, r2, r3
 8001890:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	68fa      	ldr	r2, [r7, #12]
 8001896:	429a      	cmp	r2, r3
 8001898:	d348      	bcc.n	800192c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
 800189e:	e042      	b.n	8001926 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 80018a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018a2:	3301      	adds	r3, #1
 80018a4:	6a3a      	ldr	r2, [r7, #32]
 80018a6:	fb03 f202 	mul.w	r2, r3, r2
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	fb02 f303 	mul.w	r3, r2, r3
 80018b0:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 80018b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018b4:	68ba      	ldr	r2, [r7, #8]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d332      	bcc.n	8001920 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 80018ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d82e      	bhi.n	8001920 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if(presc != prev_presc)
 80018c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d02a      	beq.n	8001920 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 80018ca:	4b24      	ldr	r3, [pc, #144]	@ (800195c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	4924      	ldr	r1, [pc, #144]	@ (8001960 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80018d0:	4613      	mov	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	440b      	add	r3, r1
 80018da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018dc:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 80018de:	4b1f      	ldr	r3, [pc, #124]	@ (800195c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	491f      	ldr	r1, [pc, #124]	@ (8001960 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80018e4:	4613      	mov	r3, r2
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4413      	add	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	440b      	add	r3, r1
 80018ee:	3304      	adds	r3, #4
 80018f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018f2:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 80018f4:	4b19      	ldr	r3, [pc, #100]	@ (800195c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4919      	ldr	r1, [pc, #100]	@ (8001960 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80018fa:	4613      	mov	r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	4413      	add	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	440b      	add	r3, r1
 8001904:	3308      	adds	r3, #8
 8001906:	6a3a      	ldr	r2, [r7, #32]
 8001908:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 800190a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800190c:	637b      	str	r3, [r7, #52]	@ 0x34
              I2c_valid_timing_nbr ++;
 800190e:	4b13      	ldr	r3, [pc, #76]	@ (800195c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	3301      	adds	r3, #1
 8001914:	4a11      	ldr	r2, [pc, #68]	@ (800195c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8001916:	6013      	str	r3, [r2, #0]

              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8001918:	4b10      	ldr	r3, [pc, #64]	@ (800195c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b7f      	cmp	r3, #127	@ 0x7f
 800191e:	d812      	bhi.n	8001946 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8001920:	6a3b      	ldr	r3, [r7, #32]
 8001922:	3301      	adds	r3, #1
 8001924:	623b      	str	r3, [r7, #32]
 8001926:	6a3b      	ldr	r3, [r7, #32]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d9b9      	bls.n	80018a0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 800192c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192e:	3301      	adds	r3, #1
 8001930:	627b      	str	r3, [r7, #36]	@ 0x24
 8001932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001934:	2b0f      	cmp	r3, #15
 8001936:	d9a2      	bls.n	800187e <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8001938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800193a:	3301      	adds	r3, #1
 800193c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800193e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001940:	2b0f      	cmp	r3, #15
 8001942:	d999      	bls.n	8001878 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 8001944:	e000      	b.n	8001948 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 8001946:	bf00      	nop
          }
        }
      }
    }
  }
}
 8001948:	373c      	adds	r7, #60	@ 0x3c
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	3b9aca00 	.word	0x3b9aca00
 8001958:	0800cba0 	.word	0x0800cba0
 800195c:	20000ac8 	.word	0x20000ac8
 8001960:	200000c8 	.word	0x200000c8

08001964 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8001964:	b480      	push	{r7}
 8001966:	b093      	sub	sp, #76	@ 0x4c
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
 uint32_t ret = 0xFFFFFFFFU;
 800196e:	f04f 33ff 	mov.w	r3, #4294967295
 8001972:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t dnf_delay;
  uint32_t clk_min, clk_max;
  uint32_t scll, sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	085a      	lsrs	r2, r3, #1
 8001978:	4b7a      	ldr	r3, [pc, #488]	@ (8001b64 <I2C_Compute_SCLL_SCLH+0x200>)
 800197a:	4413      	add	r3, r2
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U))/ I2C_Charac[I2C_speed].freq;
 8001984:	4a78      	ldr	r2, [pc, #480]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	212c      	movs	r1, #44	@ 0x2c
 800198a:	fb01 f303 	mul.w	r3, r1, r3
 800198e:	4413      	add	r3, r2
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	085a      	lsrs	r2, r3, #1
 8001994:	4b73      	ldr	r3, [pc, #460]	@ (8001b64 <I2C_Compute_SCLL_SCLH+0x200>)
 8001996:	4413      	add	r3, r2
 8001998:	4973      	ldr	r1, [pc, #460]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 800199a:	683a      	ldr	r2, [r7, #0]
 800199c:	202c      	movs	r0, #44	@ 0x2c
 800199e:	fb00 f202 	mul.w	r2, r0, r2
 80019a2:	440a      	add	r2, r1
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80019aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  tafdel_min = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 80019ac:	2332      	movs	r3, #50	@ 0x32
 80019ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 80019b0:	4a6d      	ldr	r2, [pc, #436]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	212c      	movs	r1, #44	@ 0x2c
 80019b6:	fb01 f303 	mul.w	r3, r1, r3
 80019ba:	4413      	add	r3, r2
 80019bc:	3328      	adds	r3, #40	@ 0x28
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019c2:	fb02 f303 	mul.w	r3, r2, r3
 80019c6:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 80019c8:	4a67      	ldr	r2, [pc, #412]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	212c      	movs	r1, #44	@ 0x2c
 80019ce:	fb01 f303 	mul.w	r3, r1, r3
 80019d2:	4413      	add	r3, r2
 80019d4:	3304      	adds	r3, #4
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a62      	ldr	r2, [pc, #392]	@ (8001b64 <I2C_Compute_SCLL_SCLH+0x200>)
 80019da:	fbb2 f3f3 	udiv	r3, r2, r3
 80019de:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 80019e0:	4a61      	ldr	r2, [pc, #388]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	212c      	movs	r1, #44	@ 0x2c
 80019e6:	fb01 f303 	mul.w	r3, r1, r3
 80019ea:	4413      	add	r3, r2
 80019ec:	3308      	adds	r3, #8
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a5c      	ldr	r2, [pc, #368]	@ (8001b64 <I2C_Compute_SCLL_SCLH+0x200>)
 80019f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f6:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 80019f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019fa:	643b      	str	r3, [r7, #64]	@ 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a00:	e0a3      	b.n	8001b4a <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8001a02:	495a      	ldr	r1, [pc, #360]	@ (8001b6c <I2C_Compute_SCLL_SCLH+0x208>)
 8001a04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001a06:	4613      	mov	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	440b      	add	r3, r1
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	1c5a      	adds	r2, r3, #1
 8001a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a16:	fb02 f303 	mul.w	r3, r2, r3
 8001a1a:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a20:	e08c      	b.n	8001b3c <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8001a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a24:	6a3b      	ldr	r3, [r7, #32]
 8001a26:	441a      	add	r2, r3
 8001a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	6979      	ldr	r1, [r7, #20]
 8001a2e:	fb03 f101 	mul.w	r1, r3, r1
 8001a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	440b      	add	r3, r1
 8001a38:	4413      	add	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8001a3c:	4a4a      	ldr	r2, [pc, #296]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	212c      	movs	r1, #44	@ 0x2c
 8001a42:	fb01 f303 	mul.w	r3, r1, r3
 8001a46:	4413      	add	r3, r2
 8001a48:	3318      	adds	r3, #24
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d971      	bls.n	8001b36 <I2C_Compute_SCLL_SCLH+0x1d2>
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a56:	1ad2      	subs	r2, r2, r3
 8001a58:	6a3b      	ldr	r3, [r7, #32]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	089b      	lsrs	r3, r3, #2
 8001a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d268      	bcs.n	8001b36 <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8001a64:	2300      	movs	r3, #0
 8001a66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a68:	e062      	b.n	8001b30 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 8001a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a6c:	6a3b      	ldr	r3, [r7, #32]
 8001a6e:	441a      	add	r2, r3
 8001a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a72:	3301      	adds	r3, #1
 8001a74:	6979      	ldr	r1, [r7, #20]
 8001a76:	fb03 f101 	mul.w	r1, r3, r1
 8001a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	440b      	add	r3, r1
 8001a80:	4413      	add	r3, r2
 8001a82:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	441a      	add	r2, r3
 8001a8a:	4937      	ldr	r1, [pc, #220]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	202c      	movs	r0, #44	@ 0x2c
 8001a90:	fb00 f303 	mul.w	r3, r0, r3
 8001a94:	440b      	add	r3, r1
 8001a96:	3320      	adds	r3, #32
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	441a      	add	r2, r3
 8001a9c:	4932      	ldr	r1, [pc, #200]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	202c      	movs	r0, #44	@ 0x2c
 8001aa2:	fb00 f303 	mul.w	r3, r0, r3
 8001aa6:	440b      	add	r3, r1
 8001aa8:	3324      	adds	r3, #36	@ 0x24
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4413      	add	r3, r2
 8001aae:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 8001ab0:	68ba      	ldr	r2, [r7, #8]
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d338      	bcc.n	8001b2a <I2C_Compute_SCLL_SCLH+0x1c6>
 8001ab8:	68ba      	ldr	r2, [r7, #8]
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d834      	bhi.n	8001b2a <I2C_Compute_SCLL_SCLH+0x1c6>
 8001ac0:	4a29      	ldr	r2, [pc, #164]	@ (8001b68 <I2C_Compute_SCLL_SCLH+0x204>)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	212c      	movs	r1, #44	@ 0x2c
 8001ac6:	fb01 f303 	mul.w	r3, r1, r3
 8001aca:	4413      	add	r3, r2
 8001acc:	331c      	adds	r3, #28
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d329      	bcc.n	8001b2a <I2C_Compute_SCLL_SCLH+0x1c6>
 8001ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d225      	bcs.n	8001b2a <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	633b      	str	r3, [r7, #48]	@ 0x30

            if (error < 0)
 8001ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	da02      	bge.n	8001af2 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 8001aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aee:	425b      	negs	r3, r3
 8001af0:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 8001af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001af4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d917      	bls.n	8001b2a <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 8001afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001afc:	643b      	str	r3, [r7, #64]	@ 0x40
              I2c_valid_timing[count].scll = scll;
 8001afe:	491b      	ldr	r1, [pc, #108]	@ (8001b6c <I2C_Compute_SCLL_SCLH+0x208>)
 8001b00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b02:	4613      	mov	r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	4413      	add	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	3310      	adds	r3, #16
 8001b0e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b10:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 8001b12:	4916      	ldr	r1, [pc, #88]	@ (8001b6c <I2C_Compute_SCLL_SCLH+0x208>)
 8001b14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b16:	4613      	mov	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4413      	add	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	330c      	adds	r3, #12
 8001b22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001b24:	601a      	str	r2, [r3, #0]
              ret = count;
 8001b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b28:	647b      	str	r3, [r7, #68]	@ 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8001b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b32:	2bff      	cmp	r3, #255	@ 0xff
 8001b34:	d999      	bls.n	8001a6a <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8001b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b38:	3301      	adds	r3, #1
 8001b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b3e:	2bff      	cmp	r3, #255	@ 0xff
 8001b40:	f67f af6f 	bls.w	8001a22 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8001b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b46:	3301      	adds	r3, #1
 8001b48:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b4a:	4b09      	ldr	r3, [pc, #36]	@ (8001b70 <I2C_Compute_SCLL_SCLH+0x20c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b50:	429a      	cmp	r2, r3
 8001b52:	f4ff af56 	bcc.w	8001a02 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 8001b56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	374c      	adds	r7, #76	@ 0x4c
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	3b9aca00 	.word	0x3b9aca00
 8001b68:	0800cba0 	.word	0x0800cba0
 8001b6c:	200000c8 	.word	0x200000c8
 8001b70:	20000ac8 	.word	0x20000ac8

08001b74 <I2C1_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hI2c)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08a      	sub	sp, #40	@ 0x28
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C1_SCL_GPIO_CLK_ENABLE();
 8001b7c:	4b30      	ldr	r3, [pc, #192]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b82:	4a2f      	ldr	r2, [pc, #188]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b8c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C1_SDA_GPIO_CLK_ENABLE();
 8001b9a:	4b29      	ldr	r3, [pc, #164]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba0:	4a27      	ldr	r2, [pc, #156]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001ba2:	f043 0302 	orr.w	r3, r3, #2
 8001ba6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001baa:	4b25      	ldr	r3, [pc, #148]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C1_SCL_PIN;
 8001bb8:	2340      	movs	r3, #64	@ 0x40
 8001bba:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 8001bbc:	2312      	movs	r3, #18
 8001bbe:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C1_SCL_AF;
 8001bc8:	2304      	movs	r3, #4
 8001bca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &gpio_init_structure);
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	481c      	ldr	r0, [pc, #112]	@ (8001c44 <I2C1_MspInit+0xd0>)
 8001bd4:	f000 fdac 	bl	8002730 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin 		= BUS_I2C1_SDA_PIN;
 8001bd8:	2380      	movs	r3, #128	@ 0x80
 8001bda:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode 		= GPIO_MODE_AF_OD;
 8001bdc:	2312      	movs	r3, #18
 8001bde:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull 		= GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001be4:	2302      	movs	r3, #2
 8001be6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C1_SDA_AF;
 8001be8:	2304      	movs	r3, #4
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &gpio_init_structure);
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4814      	ldr	r0, [pc, #80]	@ (8001c44 <I2C1_MspInit+0xd0>)
 8001bf4:	f000 fd9c 	bl	8002730 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C1_CLK_ENABLE();
 8001bf8:	4b11      	ldr	r3, [pc, #68]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001bfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bfe:	4a10      	ldr	r2, [pc, #64]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001c00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c08:	4b0d      	ldr	r3, [pc, #52]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001c0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C1_FORCE_RESET();
 8001c16:	4b0a      	ldr	r3, [pc, #40]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c1c:	4a08      	ldr	r2, [pc, #32]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001c1e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /* Release the I2C peripheral clock reset */
  BUS_I2C1_RELEASE_RESET();
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c2c:	4a04      	ldr	r2, [pc, #16]	@ (8001c40 <I2C1_MspInit+0xcc>)
 8001c2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001c32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001c36:	bf00      	nop
 8001c38:	3728      	adds	r7, #40	@ 0x28
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	58024400 	.word	0x58024400
 8001c44:	58020400 	.word	0x58020400

08001c48 <I2C1_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C1_MspDeInit(I2C_HandleTypeDef *hI2c)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b088      	sub	sp, #32
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C1_SCL_PIN;
 8001c50:	2340      	movs	r3, #64	@ 0x40
 8001c52:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, gpio_init_structure.Pin );
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	4619      	mov	r1, r3
 8001c58:	480a      	ldr	r0, [pc, #40]	@ (8001c84 <I2C1_MspDeInit+0x3c>)
 8001c5a:	f000 ff19 	bl	8002a90 <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C1_SDA_PIN;
 8001c5e:	2380      	movs	r3, #128	@ 0x80
 8001c60:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4619      	mov	r1, r3
 8001c66:	4807      	ldr	r0, [pc, #28]	@ (8001c84 <I2C1_MspDeInit+0x3c>)
 8001c68:	f000 ff12 	bl	8002a90 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C1_CLK_DISABLE();
 8001c6c:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <I2C1_MspDeInit+0x40>)
 8001c6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c72:	4a05      	ldr	r2, [pc, #20]	@ (8001c88 <I2C1_MspDeInit+0x40>)
 8001c74:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001c78:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 8001c7c:	bf00      	nop
 8001c7e:	3720      	adds	r7, #32
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	58020400 	.word	0x58020400
 8001c88:	58024400 	.word	0x58024400

08001c8c <I2C1_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af04      	add	r7, sp, #16
 8001c92:	607b      	str	r3, [r7, #4]
 8001c94:	4603      	mov	r3, r0
 8001c96:	81fb      	strh	r3, [r7, #14]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	81bb      	strh	r3, [r7, #12]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	817b      	strh	r3, [r7, #10]
  if(HAL_I2C_Mem_Write(&hbus_i2c1, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8001ca0:	8978      	ldrh	r0, [r7, #10]
 8001ca2:	89ba      	ldrh	r2, [r7, #12]
 8001ca4:	89f9      	ldrh	r1, [r7, #14]
 8001ca6:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001caa:	9302      	str	r3, [sp, #8]
 8001cac:	8b3b      	ldrh	r3, [r7, #24]
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	4807      	ldr	r0, [pc, #28]	@ (8001cd4 <I2C1_WriteReg+0x48>)
 8001cb8:	f001 f908 	bl	8002ecc <HAL_I2C_Mem_Write>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <I2C1_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e001      	b.n	8001cca <I2C1_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8001cc6:	f06f 0307 	mvn.w	r3, #7
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000acc 	.word	0x20000acc

08001cd8 <I2C1_ReadReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af04      	add	r7, sp, #16
 8001cde:	607b      	str	r3, [r7, #4]
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	81fb      	strh	r3, [r7, #14]
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	81bb      	strh	r3, [r7, #12]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c1, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8001cec:	8978      	ldrh	r0, [r7, #10]
 8001cee:	89ba      	ldrh	r2, [r7, #12]
 8001cf0:	89f9      	ldrh	r1, [r7, #14]
 8001cf2:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001cf6:	9302      	str	r3, [sp, #8]
 8001cf8:	8b3b      	ldrh	r3, [r7, #24]
 8001cfa:	9301      	str	r3, [sp, #4]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	4603      	mov	r3, r0
 8001d02:	4807      	ldr	r0, [pc, #28]	@ (8001d20 <I2C1_ReadReg+0x48>)
 8001d04:	f001 f9f6 	bl	80030f4 <HAL_I2C_Mem_Read>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <I2C1_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e001      	b.n	8001d16 <I2C1_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8001d12:	f06f 0307 	mvn.w	r3, #7
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000acc 	.word	0x20000acc

08001d24 <BSP_IOEXPANDER_Init>:
  * @param  Function to be initialized. Could be IOEXPANDER_IO_MODE
  * @note   IOEXPANDER_IDD_MODE and IOEXPANDER_TS_MODE are not used on STM32H743I_EVAL board
  * @retval BSP status
  */
int32_t BSP_IOEXPANDER_Init(uint32_t Instance, uint32_t Function)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]

  if ((Instance >= IOEXPANDER_INSTANCES_NBR) || (Function != IOEXPANDER_IO_MODE))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d102      	bne.n	8001d3e <BSP_IOEXPANDER_Init+0x1a>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d003      	beq.n	8001d46 <BSP_IOEXPANDER_Init+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001d3e:	f06f 0301 	mvn.w	r3, #1
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	e024      	b.n	8001d90 <BSP_IOEXPANDER_Init+0x6c>
  }
  else
  {
    if (IO_Ctx[Instance].IsInitialized == 0U)
 8001d46:	4a15      	ldr	r2, [pc, #84]	@ (8001d9c <BSP_IOEXPANDER_Init+0x78>)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10e      	bne.n	8001d70 <BSP_IOEXPANDER_Init+0x4c>
    {
      if (MFXSTM32L152_Probe(Instance) != BSP_ERROR_NONE)
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 f96c 	bl	8002030 <MFXSTM32L152_Probe>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d003      	beq.n	8001d66 <BSP_IOEXPANDER_Init+0x42>
      {
        ret = BSP_ERROR_NO_INIT;
 8001d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	e004      	b.n	8001d70 <BSP_IOEXPANDER_Init+0x4c>
      }
      else
      {
        IO_Ctx[Instance].IsInitialized = 1;
 8001d66:	4a0d      	ldr	r2, [pc, #52]	@ (8001d9c <BSP_IOEXPANDER_Init+0x78>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
      }
    }

    if (IO_Ctx[Instance].IsInitialized == 1U)
 8001d70:	4a0a      	ldr	r2, [pc, #40]	@ (8001d9c <BSP_IOEXPANDER_Init+0x78>)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d109      	bne.n	8001d90 <BSP_IOEXPANDER_Init+0x6c>
    {
      if (Function == IOEXPANDER_IO_MODE)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d103      	bne.n	8001d8a <BSP_IOEXPANDER_Init+0x66>
      {
        Io_Drv = (IO_Drv_t *) &MFXSTM32L152_IO_Driver;
 8001d82:	4b07      	ldr	r3, [pc, #28]	@ (8001da0 <BSP_IOEXPANDER_Init+0x7c>)
 8001d84:	4a07      	ldr	r2, [pc, #28]	@ (8001da4 <BSP_IOEXPANDER_Init+0x80>)
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	e002      	b.n	8001d90 <BSP_IOEXPANDER_Init+0x6c>
      }
      else
      {
        ret = BSP_ERROR_WRONG_PARAM;
 8001d8a:	f06f 0301 	mvn.w	r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return ret;
 8001d90:	68fb      	ldr	r3, [r7, #12]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000b20 	.word	0x20000b20
 8001da0:	20000b58 	.word	0x20000b58
 8001da4:	20000000 	.word	0x20000000

08001da8 <BSP_IO_Init>:
  * @param  Init     pointer to a BSP_IO_Init_t structure that contains
  *         the configuration information for the specified IO pin.
  * @retval BSP status
  */
int32_t BSP_IO_Init(uint32_t Instance, BSP_IO_Init_t *Init)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8001db2:	2300      	movs	r3, #0
 8001db4:	60fb      	str	r3, [r7, #12]

  if((Instance >= IOEXPANDER_INSTANCES_NBR) || (Init == NULL))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d102      	bne.n	8001dc2 <BSP_IO_Init+0x1a>
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d103      	bne.n	8001dca <BSP_IO_Init+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001dc2:	f06f 0301 	mvn.w	r3, #1
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	e042      	b.n	8001e50 <BSP_IO_Init+0xa8>
  }
  else
  {
    if((IO_Ctx[Instance].Functions & IOEXPANDER_IO_MODE) != IOEXPANDER_IO_MODE)
 8001dca:	4a24      	ldr	r2, [pc, #144]	@ (8001e5c <BSP_IO_Init+0xb4>)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	00db      	lsls	r3, r3, #3
 8001dd0:	4413      	add	r3, r2
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d124      	bne.n	8001e26 <BSP_IO_Init+0x7e>
    {
      if(BSP_IOEXPANDER_Init(Instance, IOEXPANDER_IO_MODE) != BSP_ERROR_NONE)
 8001ddc:	2101      	movs	r1, #1
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f7ff ffa0 	bl	8001d24 <BSP_IOEXPANDER_Init>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <BSP_IO_Init+0x4a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8001dea:	f06f 0304 	mvn.w	r3, #4
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	e019      	b.n	8001e26 <BSP_IO_Init+0x7e>
      }
      else if (Io_Drv->Start(&Io_CompObj, IO_PIN_ALL) < 0)
 8001df2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e60 <BSP_IO_Init+0xb8>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8001dfc:	4819      	ldr	r0, [pc, #100]	@ (8001e64 <BSP_IO_Init+0xbc>)
 8001dfe:	4798      	blx	r3
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	da03      	bge.n	8001e0e <BSP_IO_Init+0x66>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8001e06:	f06f 0304 	mvn.w	r3, #4
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	e00b      	b.n	8001e26 <BSP_IO_Init+0x7e>
      }
      else
      {
        IO_Ctx[Instance].Functions |= IOEXPANDER_IO_MODE;
 8001e0e:	4a13      	ldr	r2, [pc, #76]	@ (8001e5c <BSP_IO_Init+0xb4>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	4413      	add	r3, r2
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f043 0201 	orr.w	r2, r3, #1
 8001e1c:	490f      	ldr	r1, [pc, #60]	@ (8001e5c <BSP_IO_Init+0xb4>)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	440b      	add	r3, r1
 8001e24:	605a      	str	r2, [r3, #4]
      }
    }

    if(ret == BSP_ERROR_NONE)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d111      	bne.n	8001e50 <BSP_IO_Init+0xa8>
    {
      /* If IT mode is selected, configures MFX low level interrupt */
      if(Init->Mode >= IO_MODE_IT_RISING_EDGE)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d901      	bls.n	8001e38 <BSP_IO_Init+0x90>
      {
        BSP_IOEXPANDER_ITConfig();
 8001e34:	f000 f898 	bl	8001f68 <BSP_IOEXPANDER_ITConfig>
      }

      /* Initializes IO pin */
      if(Io_Drv->Init(&Io_CompObj, Init) < 0)
 8001e38:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <BSP_IO_Init+0xb8>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6839      	ldr	r1, [r7, #0]
 8001e40:	4808      	ldr	r0, [pc, #32]	@ (8001e64 <BSP_IO_Init+0xbc>)
 8001e42:	4798      	blx	r3
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	da02      	bge.n	8001e50 <BSP_IO_Init+0xa8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8001e4a:	f06f 0304 	mvn.w	r3, #4
 8001e4e:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return ret;
 8001e50:	68fb      	ldr	r3, [r7, #12]
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000b20 	.word	0x20000b20
 8001e60:	20000b58 	.word	0x20000b58
 8001e64:	20000b28 	.word	0x20000b28

08001e68 <BSP_IO_WritePin>:
  *          This parameter can be any combination of the IO pins.
  * @param  PinState  New pins state to write
  * @retval BSP status
  */
int32_t BSP_IO_WritePin(uint32_t Instance, uint32_t IoPin, uint32_t PinState)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  if((Instance >= IOEXPANDER_INSTANCES_NBR) || ((IO_Ctx[Instance].Functions & IOEXPANDER_IO_MODE) != IOEXPANDER_IO_MODE))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d108      	bne.n	8001e90 <BSP_IO_WritePin+0x28>
 8001e7e:	4a10      	ldr	r2, [pc, #64]	@ (8001ec0 <BSP_IO_WritePin+0x58>)
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	00db      	lsls	r3, r3, #3
 8001e84:	4413      	add	r3, r2
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d103      	bne.n	8001e98 <BSP_IO_WritePin+0x30>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001e90:	f06f 0301 	mvn.w	r3, #1
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	e00d      	b.n	8001eb4 <BSP_IO_WritePin+0x4c>
  }
  else
  {
    /* Set the Pin state */
    if(Io_Drv->WritePin(&Io_CompObj, IoPin, PinState) < 0)
 8001e98:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec4 <BSP_IO_WritePin+0x5c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	68b9      	ldr	r1, [r7, #8]
 8001ea4:	4808      	ldr	r0, [pc, #32]	@ (8001ec8 <BSP_IO_WritePin+0x60>)
 8001ea6:	4798      	blx	r3
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	da02      	bge.n	8001eb4 <BSP_IO_WritePin+0x4c>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8001eae:	f06f 0304 	mvn.w	r3, #4
 8001eb2:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8001eb4:	697b      	ldr	r3, [r7, #20]
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000b20 	.word	0x20000b20
 8001ec4:	20000b58 	.word	0x20000b58
 8001ec8:	20000b28 	.word	0x20000b28

08001ecc <BSP_IO_TogglePin>:
  *          This parameter can be any combination of the IO pins.
  * @note   This function is only used to toggle one pin in the same time
  * @retval None
  */
int32_t BSP_IO_TogglePin(uint32_t Instance, uint32_t IoPin)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
  int32_t pinState;

  if((Instance >= IOEXPANDER_INSTANCES_NBR) || ((IO_Ctx[Instance].Functions & IOEXPANDER_IO_MODE) != IOEXPANDER_IO_MODE))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d108      	bne.n	8001ef2 <BSP_IO_TogglePin+0x26>
 8001ee0:	4a1e      	ldr	r2, [pc, #120]	@ (8001f5c <BSP_IO_TogglePin+0x90>)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	4413      	add	r3, r2
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d103      	bne.n	8001efa <BSP_IO_TogglePin+0x2e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001ef2:	f06f 0301 	mvn.w	r3, #1
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	e02b      	b.n	8001f52 <BSP_IO_TogglePin+0x86>
  }
  else
  {
    /* Toggle the current pin state */
    pinState = Io_Drv->ReadPin(&Io_CompObj, IoPin);
 8001efa:	4b19      	ldr	r3, [pc, #100]	@ (8001f60 <BSP_IO_TogglePin+0x94>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	6839      	ldr	r1, [r7, #0]
 8001f02:	4818      	ldr	r0, [pc, #96]	@ (8001f64 <BSP_IO_TogglePin+0x98>)
 8001f04:	4798      	blx	r3
 8001f06:	60b8      	str	r0, [r7, #8]
    if (pinState < 0)
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	da03      	bge.n	8001f16 <BSP_IO_TogglePin+0x4a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8001f0e:	f06f 0304 	mvn.w	r3, #4
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	e01d      	b.n	8001f52 <BSP_IO_TogglePin+0x86>
    }
    else
    {
      if (pinState == 0) /* Reset state */
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10d      	bne.n	8001f38 <BSP_IO_TogglePin+0x6c>
      {
        if (Io_Drv->WritePin(&Io_CompObj, IoPin, IO_PIN_SET) < 0)
 8001f1c:	4b10      	ldr	r3, [pc, #64]	@ (8001f60 <BSP_IO_TogglePin+0x94>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	2201      	movs	r2, #1
 8001f24:	6839      	ldr	r1, [r7, #0]
 8001f26:	480f      	ldr	r0, [pc, #60]	@ (8001f64 <BSP_IO_TogglePin+0x98>)
 8001f28:	4798      	blx	r3
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	da10      	bge.n	8001f52 <BSP_IO_TogglePin+0x86>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8001f30:	f06f 0304 	mvn.w	r3, #4
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	e00c      	b.n	8001f52 <BSP_IO_TogglePin+0x86>
        }
      }
      else /* Set state */
      {
        if (Io_Drv->WritePin(&Io_CompObj, IoPin, IO_PIN_RESET) < 0)
 8001f38:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <BSP_IO_TogglePin+0x94>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	6839      	ldr	r1, [r7, #0]
 8001f42:	4808      	ldr	r0, [pc, #32]	@ (8001f64 <BSP_IO_TogglePin+0x98>)
 8001f44:	4798      	blx	r3
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	da02      	bge.n	8001f52 <BSP_IO_TogglePin+0x86>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8001f4c:	f06f 0304 	mvn.w	r3, #4
 8001f50:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001f52:	68fb      	ldr	r3, [r7, #12]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3710      	adds	r7, #16
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20000b20 	.word	0x20000b20
 8001f60:	20000b58 	.word	0x20000b58
 8001f64:	20000b28 	.word	0x20000b28

08001f68 <BSP_IOEXPANDER_ITConfig>:
/**
  * @brief  Configures MFX low level interrupt.
  * @retval None
  */
void BSP_IOEXPANDER_ITConfig(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b088      	sub	sp, #32
 8001f6c:	af00      	add	r7, sp, #0
  static uint32_t mfx_io_it_enabled = 0U;
  GPIO_InitTypeDef  gpio_init_structure;

  if(mfx_io_it_enabled == 0U)
 8001f6e:	4b25      	ldr	r3, [pc, #148]	@ (8002004 <BSP_IOEXPANDER_ITConfig+0x9c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d141      	bne.n	8001ffa <BSP_IOEXPANDER_ITConfig+0x92>
  {
    mfx_io_it_enabled = 1U;
 8001f76:	4b23      	ldr	r3, [pc, #140]	@ (8002004 <BSP_IOEXPANDER_ITConfig+0x9c>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]
    /* Enable the GPIO EXTI clock */
    MFX_IRQOUT_GPIO_CLK_ENABLE();
 8001f7c:	4b22      	ldr	r3, [pc, #136]	@ (8002008 <BSP_IOEXPANDER_ITConfig+0xa0>)
 8001f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f82:	4a21      	ldr	r2, [pc, #132]	@ (8002008 <BSP_IOEXPANDER_ITConfig+0xa0>)
 8001f84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	@ (8002008 <BSP_IOEXPANDER_ITConfig+0xa0>)
 8001f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002008 <BSP_IOEXPANDER_ITConfig+0xa0>)
 8001f9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fa0:	4a19      	ldr	r2, [pc, #100]	@ (8002008 <BSP_IOEXPANDER_ITConfig+0xa0>)
 8001fa2:	f043 0302 	orr.w	r3, r3, #2
 8001fa6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001faa:	4b17      	ldr	r3, [pc, #92]	@ (8002008 <BSP_IOEXPANDER_ITConfig+0xa0>)
 8001fac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	687b      	ldr	r3, [r7, #4]

    gpio_init_structure.Pin   = MFX_IRQOUT_PIN;
 8001fb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fbc:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_IT_RISING;
 8001fc6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fca:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(MFX_IRQOUT_GPIO_PORT, &gpio_init_structure);
 8001fcc:	f107 030c 	add.w	r3, r7, #12
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	480e      	ldr	r0, [pc, #56]	@ (800200c <BSP_IOEXPANDER_ITConfig+0xa4>)
 8001fd4:	f000 fbac 	bl	8002730 <HAL_GPIO_Init>
    (void)HAL_EXTI_GetHandle(&hio_exti, IO_EXTI_LINE);
 8001fd8:	490d      	ldr	r1, [pc, #52]	@ (8002010 <BSP_IOEXPANDER_ITConfig+0xa8>)
 8001fda:	480e      	ldr	r0, [pc, #56]	@ (8002014 <BSP_IOEXPANDER_ITConfig+0xac>)
 8001fdc:	f000 fb93 	bl	8002706 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hio_exti,  HAL_EXTI_COMMON_CB_ID, IO_EXTI_Callback);
 8001fe0:	4a0d      	ldr	r2, [pc, #52]	@ (8002018 <BSP_IOEXPANDER_ITConfig+0xb0>)
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	480b      	ldr	r0, [pc, #44]	@ (8002014 <BSP_IOEXPANDER_ITConfig+0xac>)
 8001fe6:	f000 fb6f 	bl	80026c8 <HAL_EXTI_RegisterCallback>

    /* Enable and set GPIO EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(MFX_IRQOUT_EXTI_IRQn), BSP_IOEXPANDER_IT_PRIORITY, 0x0F);
 8001fea:	220f      	movs	r2, #15
 8001fec:	210f      	movs	r1, #15
 8001fee:	2017      	movs	r0, #23
 8001ff0:	f000 fabd 	bl	800256e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(MFX_IRQOUT_EXTI_IRQn));
 8001ff4:	2017      	movs	r0, #23
 8001ff6:	f000 fad4 	bl	80025a2 <HAL_NVIC_EnableIRQ>
  }
}
 8001ffa:	bf00      	nop
 8001ffc:	3720      	adds	r7, #32
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000b5c 	.word	0x20000b5c
 8002008:	58024400 	.word	0x58024400
 800200c:	58022000 	.word	0x58022000
 8002010:	16300008 	.word	0x16300008
 8002014:	20000b50 	.word	0x20000b50
 8002018:	080020f5 	.word	0x080020f5

0800201c <BSP_IO_Callback>:
  * @brief  BSP TS Callback.
  * @param  Instance IO instance
  * @retval None.
  */
__weak void BSP_IO_Callback(uint32_t Instance)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* This function should be implemented by the user application.
     It is called into this driver when an event on TS touch detection */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <MFXSTM32L152_Probe>:
  * @brief  Register Bus IOs if component ID is OK
  * @param  Instance IO instance
  * @retval error status
  */
static int32_t MFXSTM32L152_Probe(uint32_t Instance)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	@ 0x30
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  int32_t              ret = BSP_ERROR_NONE;
 8002038:	2300      	movs	r3, #0
 800203a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MFXSTM32L152_IO_t    IOCtx;
  uint32_t             mfxstm32l152_id, i;
  uint8_t i2c_address[] = {IO_I2C_ADDRESS, IO_I2C_ADDRESS_2};
 800203c:	f248 6384 	movw	r3, #34436	@ 0x8684
 8002040:	813b      	strh	r3, [r7, #8]

  /* Configure the audio driver */
  IOCtx.Init        = BSP_I2C1_Init;
 8002042:	4b26      	ldr	r3, [pc, #152]	@ (80020dc <MFXSTM32L152_Probe+0xac>)
 8002044:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = BSP_I2C1_DeInit;
 8002046:	4b26      	ldr	r3, [pc, #152]	@ (80020e0 <MFXSTM32L152_Probe+0xb0>)
 8002048:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = BSP_I2C1_ReadReg;
 800204a:	4b26      	ldr	r3, [pc, #152]	@ (80020e4 <MFXSTM32L152_Probe+0xb4>)
 800204c:	623b      	str	r3, [r7, #32]
  IOCtx.WriteReg    = BSP_I2C1_WriteReg;
 800204e:	4b26      	ldr	r3, [pc, #152]	@ (80020e8 <MFXSTM32L152_Probe+0xb8>)
 8002050:	61fb      	str	r3, [r7, #28]
  IOCtx.GetTick     = BSP_GetTick;
 8002052:	4b26      	ldr	r3, [pc, #152]	@ (80020ec <MFXSTM32L152_Probe+0xbc>)
 8002054:	627b      	str	r3, [r7, #36]	@ 0x24

  for(i = 0U; i < 2U; i++)
 8002056:	2300      	movs	r3, #0
 8002058:	62bb      	str	r3, [r7, #40]	@ 0x28
 800205a:	e035      	b.n	80020c8 <MFXSTM32L152_Probe+0x98>
  {
    IOCtx.Address     = (uint16_t)i2c_address[i];
 800205c:	f107 0208 	add.w	r2, r7, #8
 8002060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002062:	4413      	add	r3, r2
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	833b      	strh	r3, [r7, #24]
    if(MFXSTM32L152_RegisterBusIO (&Io_CompObj, &IOCtx) != MFXSTM32L152_OK)
 8002068:	f107 0310 	add.w	r3, r7, #16
 800206c:	4619      	mov	r1, r3
 800206e:	4820      	ldr	r0, [pc, #128]	@ (80020f0 <MFXSTM32L152_Probe+0xc0>)
 8002070:	f7fe ffc2 	bl	8000ff8 <MFXSTM32L152_RegisterBusIO>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <MFXSTM32L152_Probe+0x52>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800207a:	f06f 0307 	mvn.w	r3, #7
 800207e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002080:	e01f      	b.n	80020c2 <MFXSTM32L152_Probe+0x92>
    }
    else if(MFXSTM32L152_ReadID(&Io_CompObj, &mfxstm32l152_id) != MFXSTM32L152_OK)
 8002082:	f107 030c 	add.w	r3, r7, #12
 8002086:	4619      	mov	r1, r3
 8002088:	4819      	ldr	r0, [pc, #100]	@ (80020f0 <MFXSTM32L152_Probe+0xc0>)
 800208a:	f7fe fb6c 	bl	8000766 <MFXSTM32L152_ReadID>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <MFXSTM32L152_Probe+0x6c>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002094:	f06f 0303 	mvn.w	r3, #3
 8002098:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800209a:	e012      	b.n	80020c2 <MFXSTM32L152_Probe+0x92>
    }
    else
    {
      if((mfxstm32l152_id == MFXSTM32L152_ID) || (mfxstm32l152_id == MFXSTM32L152_ID_2))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b7b      	cmp	r3, #123	@ 0x7b
 80020a0:	d002      	beq.n	80020a8 <MFXSTM32L152_Probe+0x78>
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2b79      	cmp	r3, #121	@ 0x79
 80020a6:	d109      	bne.n	80020bc <MFXSTM32L152_Probe+0x8c>
      {
        if(MFXSTM32L152_Init(&Io_CompObj) != MFXSTM32L152_OK)
 80020a8:	4811      	ldr	r0, [pc, #68]	@ (80020f0 <MFXSTM32L152_Probe+0xc0>)
 80020aa:	f7fe faff 	bl	80006ac <MFXSTM32L152_Init>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00d      	beq.n	80020d0 <MFXSTM32L152_Probe+0xa0>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 80020b4:	f06f 0304 	mvn.w	r3, #4
 80020b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80020ba:	e009      	b.n	80020d0 <MFXSTM32L152_Probe+0xa0>
      }
      else
      {
        ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80020bc:	f06f 0306 	mvn.w	r3, #6
 80020c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  for(i = 0U; i < 2U; i++)
 80020c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c4:	3301      	adds	r3, #1
 80020c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d9c6      	bls.n	800205c <MFXSTM32L152_Probe+0x2c>
 80020ce:	e000      	b.n	80020d2 <MFXSTM32L152_Probe+0xa2>
        break;
 80020d0:	bf00      	nop
      }
    }
  }

  return ret;
 80020d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3730      	adds	r7, #48	@ 0x30
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	08001475 	.word	0x08001475
 80020e0:	080014ed 	.word	0x080014ed
 80020e4:	0800161d 	.word	0x0800161d
 80020e8:	080015c1 	.word	0x080015c1
 80020ec:	08001679 	.word	0x08001679
 80020f0:	20000b28 	.word	0x20000b28

080020f4 <IO_EXTI_Callback>:
/**
  * @brief  IO EXTI touch detection callbacks.
  * @retval None
  */
static void IO_EXTI_Callback(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  BSP_IO_Callback(0);
 80020f8:	2000      	movs	r0, #0
 80020fa:	f7ff ff8f 	bl	800201c <BSP_IO_Callback>
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */
    
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002108:	4b2b      	ldr	r3, [pc, #172]	@ (80021b8 <SystemInit+0xb4>)
 800210a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800210e:	4a2a      	ldr	r2, [pc, #168]	@ (80021b8 <SystemInit+0xb4>)
 8002110:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002114:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002118:	4b28      	ldr	r3, [pc, #160]	@ (80021bc <SystemInit+0xb8>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a27      	ldr	r2, [pc, #156]	@ (80021bc <SystemInit+0xb8>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6013      	str	r3, [r2, #0]
  
  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002124:	4b25      	ldr	r3, [pc, #148]	@ (80021bc <SystemInit+0xb8>)
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800212a:	4b24      	ldr	r3, [pc, #144]	@ (80021bc <SystemInit+0xb8>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	4923      	ldr	r1, [pc, #140]	@ (80021bc <SystemInit+0xb8>)
 8002130:	4b23      	ldr	r3, [pc, #140]	@ (80021c0 <SystemInit+0xbc>)
 8002132:	4013      	ands	r3, r2
 8002134:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002136:	4b21      	ldr	r3, [pc, #132]	@ (80021bc <SystemInit+0xb8>)
 8002138:	2200      	movs	r2, #0
 800213a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800213c:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <SystemInit+0xb8>)
 800213e:	2200      	movs	r2, #0
 8002140:	61da      	str	r2, [r3, #28]
  
  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002142:	4b1e      	ldr	r3, [pc, #120]	@ (80021bc <SystemInit+0xb8>)
 8002144:	2200      	movs	r2, #0
 8002146:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8002148:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <SystemInit+0xb8>)
 800214a:	2200      	movs	r2, #0
 800214c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 800214e:	4b1b      	ldr	r3, [pc, #108]	@ (80021bc <SystemInit+0xb8>)
 8002150:	2200      	movs	r2, #0
 8002152:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8002154:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <SystemInit+0xb8>)
 8002156:	2200      	movs	r2, #0
 8002158:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800215a:	4b18      	ldr	r3, [pc, #96]	@ (80021bc <SystemInit+0xb8>)
 800215c:	2200      	movs	r2, #0
 800215e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8002160:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <SystemInit+0xb8>)
 8002162:	2200      	movs	r2, #0
 8002164:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */
  
  RCC->PLL2FRACR = 0x00000000;
 8002166:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <SystemInit+0xb8>)
 8002168:	2200      	movs	r2, #0
 800216a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 800216c:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <SystemInit+0xb8>)
 800216e:	2200      	movs	r2, #0
 8002170:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002172:	4b12      	ldr	r3, [pc, #72]	@ (80021bc <SystemInit+0xb8>)
 8002174:	2200      	movs	r2, #0
 8002176:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002178:	4b10      	ldr	r3, [pc, #64]	@ (80021bc <SystemInit+0xb8>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a0f      	ldr	r2, [pc, #60]	@ (80021bc <SystemInit+0xb8>)
 800217e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002182:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002184:	4b0d      	ldr	r3, [pc, #52]	@ (80021bc <SystemInit+0xb8>)
 8002186:	2200      	movs	r2, #0
 8002188:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800218a:	4b0e      	ldr	r3, [pc, #56]	@ (80021c4 <SystemInit+0xc0>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <SystemInit+0xc4>)
 8002190:	4013      	ands	r3, r2
 8002192:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002196:	d202      	bcs.n	800219e <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x00000001U;
 8002198:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <SystemInit+0xc8>)
 800219a:	2201      	movs	r2, #1
 800219c:	601a      	str	r2, [r3, #0]
/*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800219e:	4b0c      	ldr	r3, [pc, #48]	@ (80021d0 <SystemInit+0xcc>)
 80021a0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80021a4:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80021a6:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <SystemInit+0xb4>)
 80021a8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80021ac:	609a      	str	r2, [r3, #8]
#endif  


}
 80021ae:	bf00      	nop
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	e000ed00 	.word	0xe000ed00
 80021bc:	58024400 	.word	0x58024400
 80021c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80021c4:	5c001000 	.word	0x5c001000
 80021c8:	ffff0000 	.word	0xffff0000
 80021cc:	51008108 	.word	0x51008108
 80021d0:	52004000 	.word	0x52004000

080021d4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80021d8:	4b09      	ldr	r3, [pc, #36]	@ (8002200 <ExitRun0Mode+0x2c>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	4a08      	ldr	r2, [pc, #32]	@ (8002200 <ExitRun0Mode+0x2c>)
 80021de:	f043 0302 	orr.w	r3, r3, #2
 80021e2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80021e4:	bf00      	nop
 80021e6:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <ExitRun0Mode+0x2c>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0f9      	beq.n	80021e6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80021f2:	bf00      	nop
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	58024800 	.word	0x58024800

08002204 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800220a:	2003      	movs	r0, #3
 800220c:	f000 f9a4 	bl	8002558 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002210:	f002 fa0e 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 8002214:	4602      	mov	r2, r0
 8002216:	4b15      	ldr	r3, [pc, #84]	@ (800226c <HAL_Init+0x68>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	f003 030f 	and.w	r3, r3, #15
 8002220:	4913      	ldr	r1, [pc, #76]	@ (8002270 <HAL_Init+0x6c>)
 8002222:	5ccb      	ldrb	r3, [r1, r3]
 8002224:	f003 031f 	and.w	r3, r3, #31
 8002228:	fa22 f303 	lsr.w	r3, r2, r3
 800222c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800222e:	4b0f      	ldr	r3, [pc, #60]	@ (800226c <HAL_Init+0x68>)
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	f003 030f 	and.w	r3, r3, #15
 8002236:	4a0e      	ldr	r2, [pc, #56]	@ (8002270 <HAL_Init+0x6c>)
 8002238:	5cd3      	ldrb	r3, [r2, r3]
 800223a:	f003 031f 	and.w	r3, r3, #31
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	fa22 f303 	lsr.w	r3, r2, r3
 8002244:	4a0b      	ldr	r2, [pc, #44]	@ (8002274 <HAL_Init+0x70>)
 8002246:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002248:	4a0b      	ldr	r2, [pc, #44]	@ (8002278 <HAL_Init+0x74>)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800224e:	200f      	movs	r0, #15
 8002250:	f000 f81c 	bl	800228c <HAL_InitTick>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e002      	b.n	8002264 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800225e:	f000 f80d 	bl	800227c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	58024400 	.word	0x58024400
 8002270:	0800cc24 	.word	0x0800cc24
 8002274:	20000040 	.word	0x20000040
 8002278:	2000003c 	.word	0x2000003c

0800227c <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
	...

0800228c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002294:	4b15      	ldr	r3, [pc, #84]	@ (80022ec <HAL_InitTick+0x60>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e021      	b.n	80022e4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80022a0:	4b13      	ldr	r3, [pc, #76]	@ (80022f0 <HAL_InitTick+0x64>)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4b11      	ldr	r3, [pc, #68]	@ (80022ec <HAL_InitTick+0x60>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	4619      	mov	r1, r3
 80022aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80022b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b6:	4618      	mov	r0, r3
 80022b8:	f000 f981 	bl	80025be <HAL_SYSTICK_Config>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e00e      	b.n	80022e4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2b0f      	cmp	r3, #15
 80022ca:	d80a      	bhi.n	80022e2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022cc:	2200      	movs	r2, #0
 80022ce:	6879      	ldr	r1, [r7, #4]
 80022d0:	f04f 30ff 	mov.w	r0, #4294967295
 80022d4:	f000 f94b 	bl	800256e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022d8:	4a06      	ldr	r2, [pc, #24]	@ (80022f4 <HAL_InitTick+0x68>)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022de:	2300      	movs	r3, #0
 80022e0:	e000      	b.n	80022e4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	20000048 	.word	0x20000048
 80022f0:	2000003c 	.word	0x2000003c
 80022f4:	20000044 	.word	0x20000044

080022f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022fc:	4b06      	ldr	r3, [pc, #24]	@ (8002318 <HAL_IncTick+0x20>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	461a      	mov	r2, r3
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_IncTick+0x24>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4413      	add	r3, r2
 8002308:	4a04      	ldr	r2, [pc, #16]	@ (800231c <HAL_IncTick+0x24>)
 800230a:	6013      	str	r3, [r2, #0]
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	20000048 	.word	0x20000048
 800231c:	20000b60 	.word	0x20000b60

08002320 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return uwTick;
 8002324:	4b03      	ldr	r3, [pc, #12]	@ (8002334 <HAL_GetTick+0x14>)
 8002326:	681b      	ldr	r3, [r3, #0]
}
 8002328:	4618      	mov	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	20000b60 	.word	0x20000b60

08002338 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002340:	f7ff ffee 	bl	8002320 <HAL_GetTick>
 8002344:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002350:	d005      	beq.n	800235e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002352:	4b0a      	ldr	r3, [pc, #40]	@ (800237c <HAL_Delay+0x44>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	461a      	mov	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4413      	add	r3, r2
 800235c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800235e:	bf00      	nop
 8002360:	f7ff ffde 	bl	8002320 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	429a      	cmp	r2, r3
 800236e:	d8f7      	bhi.n	8002360 <HAL_Delay+0x28>
  {
  }
}
 8002370:	bf00      	nop
 8002372:	bf00      	nop
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20000048 	.word	0x20000048

08002380 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002384:	4b03      	ldr	r3, [pc, #12]	@ (8002394 <HAL_GetREVID+0x14>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	0c1b      	lsrs	r3, r3, #16
}
 800238a:	4618      	mov	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	5c001000 	.word	0x5c001000

08002398 <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 800239c:	4b05      	ldr	r3, [pc, #20]	@ (80023b4 <HAL_EnableCompensationCell+0x1c>)
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	4a04      	ldr	r2, [pc, #16]	@ (80023b4 <HAL_EnableCompensationCell+0x1c>)
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	6213      	str	r3, [r2, #32]
}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	58000400 	.word	0x58000400

080023b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023c8:	4b0b      	ldr	r3, [pc, #44]	@ (80023f8 <__NVIC_SetPriorityGrouping+0x40>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ce:	68ba      	ldr	r2, [r7, #8]
 80023d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023d4:	4013      	ands	r3, r2
 80023d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80023e0:	4b06      	ldr	r3, [pc, #24]	@ (80023fc <__NVIC_SetPriorityGrouping+0x44>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023e6:	4a04      	ldr	r2, [pc, #16]	@ (80023f8 <__NVIC_SetPriorityGrouping+0x40>)
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	60d3      	str	r3, [r2, #12]
}
 80023ec:	bf00      	nop
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	e000ed00 	.word	0xe000ed00
 80023fc:	05fa0000 	.word	0x05fa0000

08002400 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002404:	4b04      	ldr	r3, [pc, #16]	@ (8002418 <__NVIC_GetPriorityGrouping+0x18>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	f003 0307 	and.w	r3, r3, #7
}
 800240e:	4618      	mov	r0, r3
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002426:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800242a:	2b00      	cmp	r3, #0
 800242c:	db0b      	blt.n	8002446 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800242e:	88fb      	ldrh	r3, [r7, #6]
 8002430:	f003 021f 	and.w	r2, r3, #31
 8002434:	4907      	ldr	r1, [pc, #28]	@ (8002454 <__NVIC_EnableIRQ+0x38>)
 8002436:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800243a:	095b      	lsrs	r3, r3, #5
 800243c:	2001      	movs	r0, #1
 800243e:	fa00 f202 	lsl.w	r2, r0, r2
 8002442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	e000e100 	.word	0xe000e100

08002458 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	6039      	str	r1, [r7, #0]
 8002462:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002464:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002468:	2b00      	cmp	r3, #0
 800246a:	db0a      	blt.n	8002482 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	b2da      	uxtb	r2, r3
 8002470:	490c      	ldr	r1, [pc, #48]	@ (80024a4 <__NVIC_SetPriority+0x4c>)
 8002472:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002476:	0112      	lsls	r2, r2, #4
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	440b      	add	r3, r1
 800247c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002480:	e00a      	b.n	8002498 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	b2da      	uxtb	r2, r3
 8002486:	4908      	ldr	r1, [pc, #32]	@ (80024a8 <__NVIC_SetPriority+0x50>)
 8002488:	88fb      	ldrh	r3, [r7, #6]
 800248a:	f003 030f 	and.w	r3, r3, #15
 800248e:	3b04      	subs	r3, #4
 8002490:	0112      	lsls	r2, r2, #4
 8002492:	b2d2      	uxtb	r2, r2
 8002494:	440b      	add	r3, r1
 8002496:	761a      	strb	r2, [r3, #24]
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	e000e100 	.word	0xe000e100
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b089      	sub	sp, #36	@ 0x24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f1c3 0307 	rsb	r3, r3, #7
 80024c6:	2b04      	cmp	r3, #4
 80024c8:	bf28      	it	cs
 80024ca:	2304      	movcs	r3, #4
 80024cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	3304      	adds	r3, #4
 80024d2:	2b06      	cmp	r3, #6
 80024d4:	d902      	bls.n	80024dc <NVIC_EncodePriority+0x30>
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3b03      	subs	r3, #3
 80024da:	e000      	b.n	80024de <NVIC_EncodePriority+0x32>
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e0:	f04f 32ff 	mov.w	r2, #4294967295
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43da      	mvns	r2, r3
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	401a      	ands	r2, r3
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024f4:	f04f 31ff 	mov.w	r1, #4294967295
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	fa01 f303 	lsl.w	r3, r1, r3
 80024fe:	43d9      	mvns	r1, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002504:	4313      	orrs	r3, r2
         );
}
 8002506:	4618      	mov	r0, r3
 8002508:	3724      	adds	r7, #36	@ 0x24
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
	...

08002514 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3b01      	subs	r3, #1
 8002520:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002524:	d301      	bcc.n	800252a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002526:	2301      	movs	r3, #1
 8002528:	e00f      	b.n	800254a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800252a:	4a0a      	ldr	r2, [pc, #40]	@ (8002554 <SysTick_Config+0x40>)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	3b01      	subs	r3, #1
 8002530:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002532:	210f      	movs	r1, #15
 8002534:	f04f 30ff 	mov.w	r0, #4294967295
 8002538:	f7ff ff8e 	bl	8002458 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800253c:	4b05      	ldr	r3, [pc, #20]	@ (8002554 <SysTick_Config+0x40>)
 800253e:	2200      	movs	r2, #0
 8002540:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002542:	4b04      	ldr	r3, [pc, #16]	@ (8002554 <SysTick_Config+0x40>)
 8002544:	2207      	movs	r2, #7
 8002546:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	e000e010 	.word	0xe000e010

08002558 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f7ff ff29 	bl	80023b8 <__NVIC_SetPriorityGrouping>
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b086      	sub	sp, #24
 8002572:	af00      	add	r7, sp, #0
 8002574:	4603      	mov	r3, r0
 8002576:	60b9      	str	r1, [r7, #8]
 8002578:	607a      	str	r2, [r7, #4]
 800257a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800257c:	f7ff ff40 	bl	8002400 <__NVIC_GetPriorityGrouping>
 8002580:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	68b9      	ldr	r1, [r7, #8]
 8002586:	6978      	ldr	r0, [r7, #20]
 8002588:	f7ff ff90 	bl	80024ac <NVIC_EncodePriority>
 800258c:	4602      	mov	r2, r0
 800258e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002592:	4611      	mov	r1, r2
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff ff5f 	bl	8002458 <__NVIC_SetPriority>
}
 800259a:	bf00      	nop
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	4603      	mov	r3, r0
 80025aa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff ff33 	bl	800241c <__NVIC_EnableIRQ>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b082      	sub	sp, #8
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7ff ffa4 	bl	8002514 <SysTick_Config>
 80025cc:	4603      	mov	r3, r0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
	...

080025d8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80025dc:	f3bf 8f5f 	dmb	sy
}
 80025e0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <HAL_MPU_Disable+0x28>)
 80025e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e6:	4a06      	ldr	r2, [pc, #24]	@ (8002600 <HAL_MPU_Disable+0x28>)
 80025e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ec:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80025ee:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <HAL_MPU_Disable+0x2c>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	605a      	str	r2, [r3, #4]
}
 80025f4:	bf00      	nop
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	e000ed00 	.word	0xe000ed00
 8002604:	e000ed90 	.word	0xe000ed90

08002608 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002610:	4a0b      	ldr	r2, [pc, #44]	@ (8002640 <HAL_MPU_Enable+0x38>)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800261a:	4b0a      	ldr	r3, [pc, #40]	@ (8002644 <HAL_MPU_Enable+0x3c>)
 800261c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261e:	4a09      	ldr	r2, [pc, #36]	@ (8002644 <HAL_MPU_Enable+0x3c>)
 8002620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002624:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002626:	f3bf 8f4f 	dsb	sy
}
 800262a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800262c:	f3bf 8f6f 	isb	sy
}
 8002630:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002632:	bf00      	nop
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000ed90 	.word	0xe000ed90
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	785a      	ldrb	r2, [r3, #1]
 8002654:	4b1b      	ldr	r3, [pc, #108]	@ (80026c4 <HAL_MPU_ConfigRegion+0x7c>)
 8002656:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002658:	4b1a      	ldr	r3, [pc, #104]	@ (80026c4 <HAL_MPU_ConfigRegion+0x7c>)
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	4a19      	ldr	r2, [pc, #100]	@ (80026c4 <HAL_MPU_ConfigRegion+0x7c>)
 800265e:	f023 0301 	bic.w	r3, r3, #1
 8002662:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002664:	4a17      	ldr	r2, [pc, #92]	@ (80026c4 <HAL_MPU_ConfigRegion+0x7c>)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	7b1b      	ldrb	r3, [r3, #12]
 8002670:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	7adb      	ldrb	r3, [r3, #11]
 8002676:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002678:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	7a9b      	ldrb	r3, [r3, #10]
 800267e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002680:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	7b5b      	ldrb	r3, [r3, #13]
 8002686:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002688:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	7b9b      	ldrb	r3, [r3, #14]
 800268e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002690:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7bdb      	ldrb	r3, [r3, #15]
 8002696:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002698:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	7a5b      	ldrb	r3, [r3, #9]
 800269e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80026a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	7a1b      	ldrb	r3, [r3, #8]
 80026a6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80026a8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	7812      	ldrb	r2, [r2, #0]
 80026ae:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80026b0:	4a04      	ldr	r2, [pc, #16]	@ (80026c4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80026b2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80026b4:	6113      	str	r3, [r2, #16]
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	e000ed90 	.word	0xe000ed90

080026c8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80026c8:	b480      	push	{r7}
 80026ca:	b087      	sub	sp, #28
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	460b      	mov	r3, r1
 80026d2:	607a      	str	r2, [r7, #4]
 80026d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80026d6:	2300      	movs	r3, #0
 80026d8:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e00a      	b.n	80026fa <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80026e4:	7afb      	ldrb	r3, [r7, #11]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d103      	bne.n	80026f2 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	605a      	str	r2, [r3, #4]
      break;
 80026f0:	e002      	b.n	80026f8 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	75fb      	strb	r3, [r7, #23]
      break;
 80026f6:	bf00      	nop
  }

  return status;
 80026f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e003      	b.n	8002722 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002720:	2300      	movs	r3, #0
  }
}
 8002722:	4618      	mov	r0, r3
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
	...

08002730 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002730:	b480      	push	{r7}
 8002732:	b089      	sub	sp, #36	@ 0x24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800273a:	2300      	movs	r3, #0
 800273c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800273e:	4b89      	ldr	r3, [pc, #548]	@ (8002964 <HAL_GPIO_Init+0x234>)
 8002740:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002742:	e194      	b.n	8002a6e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	2101      	movs	r1, #1
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	fa01 f303 	lsl.w	r3, r1, r3
 8002750:	4013      	ands	r3, r2
 8002752:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 8186 	beq.w	8002a68 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0303 	and.w	r3, r3, #3
 8002764:	2b01      	cmp	r3, #1
 8002766:	d005      	beq.n	8002774 <HAL_GPIO_Init+0x44>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d130      	bne.n	80027d6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	2203      	movs	r2, #3
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	4013      	ands	r3, r2
 800278a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	68da      	ldr	r2, [r3, #12]
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4313      	orrs	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027aa:	2201      	movs	r2, #1
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4013      	ands	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	091b      	lsrs	r3, r3, #4
 80027c0:	f003 0201 	and.w	r2, r3, #1
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	2b03      	cmp	r3, #3
 80027e0:	d017      	beq.n	8002812 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	2203      	movs	r2, #3
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	43db      	mvns	r3, r3
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	4013      	ands	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4313      	orrs	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	69ba      	ldr	r2, [r7, #24]
 8002810:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f003 0303 	and.w	r3, r3, #3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d123      	bne.n	8002866 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	08da      	lsrs	r2, r3, #3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	3208      	adds	r2, #8
 8002826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800282a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	220f      	movs	r2, #15
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43db      	mvns	r3, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4013      	ands	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	691a      	ldr	r2, [r3, #16]
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	f003 0307 	and.w	r3, r3, #7
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4313      	orrs	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	08da      	lsrs	r2, r3, #3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3208      	adds	r2, #8
 8002860:	69b9      	ldr	r1, [r7, #24]
 8002862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	2203      	movs	r2, #3
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	4013      	ands	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 0203 	and.w	r2, r3, #3
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 80e0 	beq.w	8002a68 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028a8:	4b2f      	ldr	r3, [pc, #188]	@ (8002968 <HAL_GPIO_Init+0x238>)
 80028aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80028ae:	4a2e      	ldr	r2, [pc, #184]	@ (8002968 <HAL_GPIO_Init+0x238>)
 80028b0:	f043 0302 	orr.w	r3, r3, #2
 80028b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80028b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002968 <HAL_GPIO_Init+0x238>)
 80028ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028c6:	4a29      	ldr	r2, [pc, #164]	@ (800296c <HAL_GPIO_Init+0x23c>)
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	089b      	lsrs	r3, r3, #2
 80028cc:	3302      	adds	r3, #2
 80028ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f003 0303 	and.w	r3, r3, #3
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	220f      	movs	r2, #15
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	43db      	mvns	r3, r3
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	4013      	ands	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a20      	ldr	r2, [pc, #128]	@ (8002970 <HAL_GPIO_Init+0x240>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d052      	beq.n	8002998 <HAL_GPIO_Init+0x268>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002974 <HAL_GPIO_Init+0x244>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d031      	beq.n	800295e <HAL_GPIO_Init+0x22e>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002978 <HAL_GPIO_Init+0x248>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d02b      	beq.n	800295a <HAL_GPIO_Init+0x22a>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a1d      	ldr	r2, [pc, #116]	@ (800297c <HAL_GPIO_Init+0x24c>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d025      	beq.n	8002956 <HAL_GPIO_Init+0x226>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a1c      	ldr	r2, [pc, #112]	@ (8002980 <HAL_GPIO_Init+0x250>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d01f      	beq.n	8002952 <HAL_GPIO_Init+0x222>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a1b      	ldr	r2, [pc, #108]	@ (8002984 <HAL_GPIO_Init+0x254>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d019      	beq.n	800294e <HAL_GPIO_Init+0x21e>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a1a      	ldr	r2, [pc, #104]	@ (8002988 <HAL_GPIO_Init+0x258>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d013      	beq.n	800294a <HAL_GPIO_Init+0x21a>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a19      	ldr	r2, [pc, #100]	@ (800298c <HAL_GPIO_Init+0x25c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d00d      	beq.n	8002946 <HAL_GPIO_Init+0x216>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a18      	ldr	r2, [pc, #96]	@ (8002990 <HAL_GPIO_Init+0x260>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d007      	beq.n	8002942 <HAL_GPIO_Init+0x212>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a17      	ldr	r2, [pc, #92]	@ (8002994 <HAL_GPIO_Init+0x264>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d101      	bne.n	800293e <HAL_GPIO_Init+0x20e>
 800293a:	2309      	movs	r3, #9
 800293c:	e02d      	b.n	800299a <HAL_GPIO_Init+0x26a>
 800293e:	230a      	movs	r3, #10
 8002940:	e02b      	b.n	800299a <HAL_GPIO_Init+0x26a>
 8002942:	2308      	movs	r3, #8
 8002944:	e029      	b.n	800299a <HAL_GPIO_Init+0x26a>
 8002946:	2307      	movs	r3, #7
 8002948:	e027      	b.n	800299a <HAL_GPIO_Init+0x26a>
 800294a:	2306      	movs	r3, #6
 800294c:	e025      	b.n	800299a <HAL_GPIO_Init+0x26a>
 800294e:	2305      	movs	r3, #5
 8002950:	e023      	b.n	800299a <HAL_GPIO_Init+0x26a>
 8002952:	2304      	movs	r3, #4
 8002954:	e021      	b.n	800299a <HAL_GPIO_Init+0x26a>
 8002956:	2303      	movs	r3, #3
 8002958:	e01f      	b.n	800299a <HAL_GPIO_Init+0x26a>
 800295a:	2302      	movs	r3, #2
 800295c:	e01d      	b.n	800299a <HAL_GPIO_Init+0x26a>
 800295e:	2301      	movs	r3, #1
 8002960:	e01b      	b.n	800299a <HAL_GPIO_Init+0x26a>
 8002962:	bf00      	nop
 8002964:	58000080 	.word	0x58000080
 8002968:	58024400 	.word	0x58024400
 800296c:	58000400 	.word	0x58000400
 8002970:	58020000 	.word	0x58020000
 8002974:	58020400 	.word	0x58020400
 8002978:	58020800 	.word	0x58020800
 800297c:	58020c00 	.word	0x58020c00
 8002980:	58021000 	.word	0x58021000
 8002984:	58021400 	.word	0x58021400
 8002988:	58021800 	.word	0x58021800
 800298c:	58021c00 	.word	0x58021c00
 8002990:	58022000 	.word	0x58022000
 8002994:	58022400 	.word	0x58022400
 8002998:	2300      	movs	r3, #0
 800299a:	69fa      	ldr	r2, [r7, #28]
 800299c:	f002 0203 	and.w	r2, r2, #3
 80029a0:	0092      	lsls	r2, r2, #2
 80029a2:	4093      	lsls	r3, r2
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029aa:	4938      	ldr	r1, [pc, #224]	@ (8002a8c <HAL_GPIO_Init+0x35c>)
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	089b      	lsrs	r3, r3, #2
 80029b0:	3302      	adds	r3, #2
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	43db      	mvns	r3, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4013      	ands	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	4313      	orrs	r3, r2
 80029dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80029de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80029e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002a0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4013      	ands	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d003      	beq.n	8002a38 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	43db      	mvns	r3, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	fa22 f303 	lsr.w	r3, r2, r3
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f47f ae63 	bne.w	8002744 <HAL_GPIO_Init+0x14>
  }
}
 8002a7e:	bf00      	nop
 8002a80:	bf00      	nop
 8002a82:	3724      	adds	r7, #36	@ 0x24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	58000400 	.word	0x58000400

08002a90 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002a9e:	4b75      	ldr	r3, [pc, #468]	@ (8002c74 <HAL_GPIO_DeInit+0x1e4>)
 8002aa0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8002aa2:	e0d9      	b.n	8002c58 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 80cc 	beq.w	8002c52 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002aba:	4a6f      	ldr	r2, [pc, #444]	@ (8002c78 <HAL_GPIO_DeInit+0x1e8>)
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	089b      	lsrs	r3, r3, #2
 8002ac0:	3302      	adds	r3, #2
 8002ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac6:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	220f      	movs	r2, #15
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	68ba      	ldr	r2, [r7, #8]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a67      	ldr	r2, [pc, #412]	@ (8002c7c <HAL_GPIO_DeInit+0x1ec>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d037      	beq.n	8002b54 <HAL_GPIO_DeInit+0xc4>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a66      	ldr	r2, [pc, #408]	@ (8002c80 <HAL_GPIO_DeInit+0x1f0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d031      	beq.n	8002b50 <HAL_GPIO_DeInit+0xc0>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a65      	ldr	r2, [pc, #404]	@ (8002c84 <HAL_GPIO_DeInit+0x1f4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d02b      	beq.n	8002b4c <HAL_GPIO_DeInit+0xbc>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a64      	ldr	r2, [pc, #400]	@ (8002c88 <HAL_GPIO_DeInit+0x1f8>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d025      	beq.n	8002b48 <HAL_GPIO_DeInit+0xb8>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a63      	ldr	r2, [pc, #396]	@ (8002c8c <HAL_GPIO_DeInit+0x1fc>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d01f      	beq.n	8002b44 <HAL_GPIO_DeInit+0xb4>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a62      	ldr	r2, [pc, #392]	@ (8002c90 <HAL_GPIO_DeInit+0x200>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d019      	beq.n	8002b40 <HAL_GPIO_DeInit+0xb0>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a61      	ldr	r2, [pc, #388]	@ (8002c94 <HAL_GPIO_DeInit+0x204>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d013      	beq.n	8002b3c <HAL_GPIO_DeInit+0xac>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a60      	ldr	r2, [pc, #384]	@ (8002c98 <HAL_GPIO_DeInit+0x208>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d00d      	beq.n	8002b38 <HAL_GPIO_DeInit+0xa8>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a5f      	ldr	r2, [pc, #380]	@ (8002c9c <HAL_GPIO_DeInit+0x20c>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d007      	beq.n	8002b34 <HAL_GPIO_DeInit+0xa4>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a5e      	ldr	r2, [pc, #376]	@ (8002ca0 <HAL_GPIO_DeInit+0x210>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d101      	bne.n	8002b30 <HAL_GPIO_DeInit+0xa0>
 8002b2c:	2309      	movs	r3, #9
 8002b2e:	e012      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b30:	230a      	movs	r3, #10
 8002b32:	e010      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b34:	2308      	movs	r3, #8
 8002b36:	e00e      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b38:	2307      	movs	r3, #7
 8002b3a:	e00c      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b3c:	2306      	movs	r3, #6
 8002b3e:	e00a      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b40:	2305      	movs	r3, #5
 8002b42:	e008      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b44:	2304      	movs	r3, #4
 8002b46:	e006      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e004      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e002      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <HAL_GPIO_DeInit+0xc6>
 8002b54:	2300      	movs	r3, #0
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	f002 0203 	and.w	r2, r2, #3
 8002b5c:	0092      	lsls	r2, r2, #2
 8002b5e:	4093      	lsls	r3, r2
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d136      	bne.n	8002bd4 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	401a      	ands	r2, r3
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	401a      	ands	r2, r3
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002b82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b90:	4013      	ands	r3, r2
 8002b92:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8002b94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f003 0303 	and.w	r3, r3, #3
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	220f      	movs	r2, #15
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002bb6:	4a30      	ldr	r2, [pc, #192]	@ (8002c78 <HAL_GPIO_DeInit+0x1e8>)
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	089b      	lsrs	r3, r3, #2
 8002bbc:	3302      	adds	r3, #2
 8002bbe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	43da      	mvns	r2, r3
 8002bc6:	482c      	ldr	r0, [pc, #176]	@ (8002c78 <HAL_GPIO_DeInit+0x1e8>)
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	089b      	lsrs	r3, r3, #2
 8002bcc:	400a      	ands	r2, r1
 8002bce:	3302      	adds	r3, #2
 8002bd0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	2103      	movs	r1, #3
 8002bde:	fa01 f303 	lsl.w	r3, r1, r3
 8002be2:	431a      	orrs	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	08da      	lsrs	r2, r3, #3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3208      	adds	r2, #8
 8002bf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	220f      	movs	r2, #15
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	43db      	mvns	r3, r3
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	08d2      	lsrs	r2, r2, #3
 8002c08:	4019      	ands	r1, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3208      	adds	r2, #8
 8002c0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68da      	ldr	r2, [r3, #12]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	2103      	movs	r1, #3
 8002c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c20:	43db      	mvns	r3, r3
 8002c22:	401a      	ands	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	fa01 f303 	lsl.w	r3, r1, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	401a      	ands	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	2103      	movs	r1, #3
 8002c46:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	401a      	ands	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	3301      	adds	r3, #1
 8002c56:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f47f af1f 	bne.w	8002aa4 <HAL_GPIO_DeInit+0x14>
  }
}
 8002c66:	bf00      	nop
 8002c68:	bf00      	nop
 8002c6a:	371c      	adds	r7, #28
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	58000080 	.word	0x58000080
 8002c78:	58000400 	.word	0x58000400
 8002c7c:	58020000 	.word	0x58020000
 8002c80:	58020400 	.word	0x58020400
 8002c84:	58020800 	.word	0x58020800
 8002c88:	58020c00 	.word	0x58020c00
 8002c8c:	58021000 	.word	0x58021000
 8002c90:	58021400 	.word	0x58021400
 8002c94:	58021800 	.word	0x58021800
 8002c98:	58021c00 	.word	0x58021c00
 8002c9c:	58022000 	.word	0x58022000
 8002ca0:	58022400 	.word	0x58022400

08002ca4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	460b      	mov	r3, r1
 8002cae:	807b      	strh	r3, [r7, #2]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cb4:	787b      	ldrb	r3, [r7, #1]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cba:	887a      	ldrh	r2, [r7, #2]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002cc0:	e003      	b.n	8002cca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002cc2:	887b      	ldrh	r3, [r7, #2]
 8002cc4:	041a      	lsls	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	619a      	str	r2, [r3, #24]
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr

08002cd6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b085      	sub	sp, #20
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	460b      	mov	r3, r1
 8002ce0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ce8:	887a      	ldrh	r2, [r7, #2]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	4013      	ands	r3, r2
 8002cee:	041a      	lsls	r2, r3, #16
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	43d9      	mvns	r1, r3
 8002cf4:	887b      	ldrh	r3, [r7, #2]
 8002cf6:	400b      	ands	r3, r1
 8002cf8:	431a      	orrs	r2, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	619a      	str	r2, [r3, #24]
}
 8002cfe:	bf00      	nop
 8002d00:	3714      	adds	r7, #20
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
	...

08002d0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e08b      	b.n	8002e36 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d106      	bne.n	8002d38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 f8b5 	bl	8002ea2 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2224      	movs	r2, #36	@ 0x24
 8002d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f022 0201 	bic.w	r2, r2, #1
 8002d4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d107      	bne.n	8002d86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d82:	609a      	str	r2, [r3, #8]
 8002d84:	e006      	b.n	8002d94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	689a      	ldr	r2, [r3, #8]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002d92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d108      	bne.n	8002dae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002daa:	605a      	str	r2, [r3, #4]
 8002dac:	e007      	b.n	8002dbe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6859      	ldr	r1, [r3, #4]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e40 <HAL_I2C_Init+0x134>)
 8002dca:	430b      	orrs	r3, r1
 8002dcc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68da      	ldr	r2, [r3, #12]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ddc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	691a      	ldr	r2, [r3, #16]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	69d9      	ldr	r1, [r3, #28]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a1a      	ldr	r2, [r3, #32]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2220      	movs	r2, #32
 8002e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	02008000 	.word	0x02008000

08002e44 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e021      	b.n	8002e9a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2224      	movs	r2, #36	@ 0x24
 8002e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 0201 	bic.w	r2, r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 f821 	bl	8002eb6 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
	...

08002ecc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	817b      	strh	r3, [r7, #10]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	813b      	strh	r3, [r7, #8]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	f040 80f9 	bne.w	80030e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d002      	beq.n	8002f00 <HAL_I2C_Mem_Write+0x34>
 8002efa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d105      	bne.n	8002f0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f06:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e0ed      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_I2C_Mem_Write+0x4e>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e0e6      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f22:	f7ff f9fd 	bl	8002320 <HAL_GetTick>
 8002f26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	2319      	movs	r3, #25
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f000 fadd 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0d1      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2221      	movs	r2, #33	@ 0x21
 8002f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2240      	movs	r2, #64	@ 0x40
 8002f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6a3a      	ldr	r2, [r7, #32]
 8002f5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f6c:	88f8      	ldrh	r0, [r7, #6]
 8002f6e:	893a      	ldrh	r2, [r7, #8]
 8002f70:	8979      	ldrh	r1, [r7, #10]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	9301      	str	r3, [sp, #4]
 8002f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 f9ed 	bl	800335c <I2C_RequestMemoryWrite>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0a9      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2bff      	cmp	r3, #255	@ 0xff
 8002f9c:	d90e      	bls.n	8002fbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	22ff      	movs	r2, #255	@ 0xff
 8002fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	8979      	ldrh	r1, [r7, #10]
 8002fac:	2300      	movs	r3, #0
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f000 fc61 	bl	800387c <I2C_TransferConfig>
 8002fba:	e00f      	b.n	8002fdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	8979      	ldrh	r1, [r7, #10]
 8002fce:	2300      	movs	r3, #0
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 fc50 	bl	800387c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 fae0 	bl	80035a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e07b      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	781a      	ldrb	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003024:	b29b      	uxth	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d034      	beq.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800302e:	2b00      	cmp	r3, #0
 8003030:	d130      	bne.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003038:	2200      	movs	r2, #0
 800303a:	2180      	movs	r1, #128	@ 0x80
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 fa59 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e04d      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003050:	b29b      	uxth	r3, r3
 8003052:	2bff      	cmp	r3, #255	@ 0xff
 8003054:	d90e      	bls.n	8003074 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	22ff      	movs	r2, #255	@ 0xff
 800305a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003060:	b2da      	uxtb	r2, r3
 8003062:	8979      	ldrh	r1, [r7, #10]
 8003064:	2300      	movs	r3, #0
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 fc05 	bl	800387c <I2C_TransferConfig>
 8003072:	e00f      	b.n	8003094 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003082:	b2da      	uxtb	r2, r3
 8003084:	8979      	ldrh	r1, [r7, #10]
 8003086:	2300      	movs	r3, #0
 8003088:	9300      	str	r3, [sp, #0]
 800308a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 fbf4 	bl	800387c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003098:	b29b      	uxth	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d19e      	bne.n	8002fdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f000 fac6 	bl	8003634 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e01a      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2220      	movs	r2, #32
 80030b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6859      	ldr	r1, [r3, #4]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4b0a      	ldr	r3, [pc, #40]	@ (80030f0 <HAL_I2C_Mem_Write+0x224>)
 80030c6:	400b      	ands	r3, r1
 80030c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2220      	movs	r2, #32
 80030ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e000      	b.n	80030e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80030e6:	2302      	movs	r3, #2
  }
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	fe00e800 	.word	0xfe00e800

080030f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b088      	sub	sp, #32
 80030f8:	af02      	add	r7, sp, #8
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	4608      	mov	r0, r1
 80030fe:	4611      	mov	r1, r2
 8003100:	461a      	mov	r2, r3
 8003102:	4603      	mov	r3, r0
 8003104:	817b      	strh	r3, [r7, #10]
 8003106:	460b      	mov	r3, r1
 8003108:	813b      	strh	r3, [r7, #8]
 800310a:	4613      	mov	r3, r2
 800310c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b20      	cmp	r3, #32
 8003118:	f040 80fd 	bne.w	8003316 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <HAL_I2C_Mem_Read+0x34>
 8003122:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003124:	2b00      	cmp	r3, #0
 8003126:	d105      	bne.n	8003134 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800312e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e0f1      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_I2C_Mem_Read+0x4e>
 800313e:	2302      	movs	r3, #2
 8003140:	e0ea      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800314a:	f7ff f8e9 	bl	8002320 <HAL_GetTick>
 800314e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2319      	movs	r3, #25
 8003156:	2201      	movs	r2, #1
 8003158:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 f9c9 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e0d5      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2222      	movs	r2, #34	@ 0x22
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2240      	movs	r2, #64	@ 0x40
 8003178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a3a      	ldr	r2, [r7, #32]
 8003186:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800318c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003194:	88f8      	ldrh	r0, [r7, #6]
 8003196:	893a      	ldrh	r2, [r7, #8]
 8003198:	8979      	ldrh	r1, [r7, #10]
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	9301      	str	r3, [sp, #4]
 800319e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	4603      	mov	r3, r0
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f92d 	bl	8003404 <I2C_RequestMemoryRead>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e0ad      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2bff      	cmp	r3, #255	@ 0xff
 80031c4:	d90e      	bls.n	80031e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	22ff      	movs	r2, #255	@ 0xff
 80031ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	8979      	ldrh	r1, [r7, #10]
 80031d4:	4b52      	ldr	r3, [pc, #328]	@ (8003320 <HAL_I2C_Mem_Read+0x22c>)
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 fb4d 	bl	800387c <I2C_TransferConfig>
 80031e2:	e00f      	b.n	8003204 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	8979      	ldrh	r1, [r7, #10]
 80031f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003320 <HAL_I2C_Mem_Read+0x22c>)
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 fb3c 	bl	800387c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800320a:	2200      	movs	r2, #0
 800320c:	2104      	movs	r1, #4
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 f970 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e07c      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003246:	b29b      	uxth	r3, r3
 8003248:	3b01      	subs	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003254:	b29b      	uxth	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d034      	beq.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325e:	2b00      	cmp	r3, #0
 8003260:	d130      	bne.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003268:	2200      	movs	r2, #0
 800326a:	2180      	movs	r1, #128	@ 0x80
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 f941 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e04d      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003280:	b29b      	uxth	r3, r3
 8003282:	2bff      	cmp	r3, #255	@ 0xff
 8003284:	d90e      	bls.n	80032a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	22ff      	movs	r2, #255	@ 0xff
 800328a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003290:	b2da      	uxtb	r2, r3
 8003292:	8979      	ldrh	r1, [r7, #10]
 8003294:	2300      	movs	r3, #0
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 faed 	bl	800387c <I2C_TransferConfig>
 80032a2:	e00f      	b.n	80032c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	8979      	ldrh	r1, [r7, #10]
 80032b6:	2300      	movs	r3, #0
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 fadc 	bl	800387c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d19a      	bne.n	8003204 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ce:	697a      	ldr	r2, [r7, #20]
 80032d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f9ae 	bl	8003634 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e01a      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2220      	movs	r2, #32
 80032e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6859      	ldr	r1, [r3, #4]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003324 <HAL_I2C_Mem_Read+0x230>)
 80032f6:	400b      	ands	r3, r1
 80032f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2220      	movs	r2, #32
 80032fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	80002400 	.word	0x80002400
 8003324:	fe00e800 	.word	0xfe00e800

08003328 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003336:	b2db      	uxtb	r3, r3
}
 8003338:	4618      	mov	r0, r3
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8003350:	4618      	mov	r0, r3
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af02      	add	r7, sp, #8
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	4608      	mov	r0, r1
 8003366:	4611      	mov	r1, r2
 8003368:	461a      	mov	r2, r3
 800336a:	4603      	mov	r3, r0
 800336c:	817b      	strh	r3, [r7, #10]
 800336e:	460b      	mov	r3, r1
 8003370:	813b      	strh	r3, [r7, #8]
 8003372:	4613      	mov	r3, r2
 8003374:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003376:	88fb      	ldrh	r3, [r7, #6]
 8003378:	b2da      	uxtb	r2, r3
 800337a:	8979      	ldrh	r1, [r7, #10]
 800337c:	4b20      	ldr	r3, [pc, #128]	@ (8003400 <I2C_RequestMemoryWrite+0xa4>)
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 fa79 	bl	800387c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800338a:	69fa      	ldr	r2, [r7, #28]
 800338c:	69b9      	ldr	r1, [r7, #24]
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 f909 	bl	80035a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e02c      	b.n	80033f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800339e:	88fb      	ldrh	r3, [r7, #6]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d105      	bne.n	80033b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033a4:	893b      	ldrh	r3, [r7, #8]
 80033a6:	b2da      	uxtb	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80033ae:	e015      	b.n	80033dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80033b0:	893b      	ldrh	r3, [r7, #8]
 80033b2:	0a1b      	lsrs	r3, r3, #8
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033be:	69fa      	ldr	r2, [r7, #28]
 80033c0:	69b9      	ldr	r1, [r7, #24]
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f000 f8ef 	bl	80035a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e012      	b.n	80033f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033d2:	893b      	ldrh	r3, [r7, #8]
 80033d4:	b2da      	uxtb	r2, r3
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	9300      	str	r3, [sp, #0]
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	2200      	movs	r2, #0
 80033e4:	2180      	movs	r1, #128	@ 0x80
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 f884 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3710      	adds	r7, #16
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	80002000 	.word	0x80002000

08003404 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af02      	add	r7, sp, #8
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	4608      	mov	r0, r1
 800340e:	4611      	mov	r1, r2
 8003410:	461a      	mov	r2, r3
 8003412:	4603      	mov	r3, r0
 8003414:	817b      	strh	r3, [r7, #10]
 8003416:	460b      	mov	r3, r1
 8003418:	813b      	strh	r3, [r7, #8]
 800341a:	4613      	mov	r3, r2
 800341c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800341e:	88fb      	ldrh	r3, [r7, #6]
 8003420:	b2da      	uxtb	r2, r3
 8003422:	8979      	ldrh	r1, [r7, #10]
 8003424:	4b20      	ldr	r3, [pc, #128]	@ (80034a8 <I2C_RequestMemoryRead+0xa4>)
 8003426:	9300      	str	r3, [sp, #0]
 8003428:	2300      	movs	r3, #0
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 fa26 	bl	800387c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003430:	69fa      	ldr	r2, [r7, #28]
 8003432:	69b9      	ldr	r1, [r7, #24]
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f000 f8b6 	bl	80035a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e02c      	b.n	800349e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003444:	88fb      	ldrh	r3, [r7, #6]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d105      	bne.n	8003456 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800344a:	893b      	ldrh	r3, [r7, #8]
 800344c:	b2da      	uxtb	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	629a      	str	r2, [r3, #40]	@ 0x28
 8003454:	e015      	b.n	8003482 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003456:	893b      	ldrh	r3, [r7, #8]
 8003458:	0a1b      	lsrs	r3, r3, #8
 800345a:	b29b      	uxth	r3, r3
 800345c:	b2da      	uxtb	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003464:	69fa      	ldr	r2, [r7, #28]
 8003466:	69b9      	ldr	r1, [r7, #24]
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f000 f89c 	bl	80035a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e012      	b.n	800349e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003478:	893b      	ldrh	r3, [r7, #8]
 800347a:	b2da      	uxtb	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	2200      	movs	r2, #0
 800348a:	2140      	movs	r1, #64	@ 0x40
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 f831 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e000      	b.n	800349e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	80002000 	.word	0x80002000

080034ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d103      	bne.n	80034ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2200      	movs	r2, #0
 80034c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d007      	beq.n	80034e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	699a      	ldr	r2, [r3, #24]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f042 0201 	orr.w	r2, r2, #1
 80034e6:	619a      	str	r2, [r3, #24]
  }
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	4613      	mov	r3, r2
 8003502:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003504:	e03b      	b.n	800357e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	6839      	ldr	r1, [r7, #0]
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f000 f8d6 	bl	80036bc <I2C_IsErrorOccurred>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e041      	b.n	800359e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003520:	d02d      	beq.n	800357e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003522:	f7fe fefd 	bl	8002320 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	429a      	cmp	r2, r3
 8003530:	d302      	bcc.n	8003538 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d122      	bne.n	800357e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	699a      	ldr	r2, [r3, #24]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	4013      	ands	r3, r2
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	429a      	cmp	r2, r3
 8003546:	bf0c      	ite	eq
 8003548:	2301      	moveq	r3, #1
 800354a:	2300      	movne	r3, #0
 800354c:	b2db      	uxtb	r3, r3
 800354e:	461a      	mov	r2, r3
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	429a      	cmp	r2, r3
 8003554:	d113      	bne.n	800357e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800355a:	f043 0220 	orr.w	r2, r3, #32
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2220      	movs	r2, #32
 8003566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e00f      	b.n	800359e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	699a      	ldr	r2, [r3, #24]
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	4013      	ands	r3, r2
 8003588:	68ba      	ldr	r2, [r7, #8]
 800358a:	429a      	cmp	r2, r3
 800358c:	bf0c      	ite	eq
 800358e:	2301      	moveq	r3, #1
 8003590:	2300      	movne	r3, #0
 8003592:	b2db      	uxtb	r3, r3
 8003594:	461a      	mov	r2, r3
 8003596:	79fb      	ldrb	r3, [r7, #7]
 8003598:	429a      	cmp	r2, r3
 800359a:	d0b4      	beq.n	8003506 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b084      	sub	sp, #16
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	60f8      	str	r0, [r7, #12]
 80035ae:	60b9      	str	r1, [r7, #8]
 80035b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035b2:	e033      	b.n	800361c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	68b9      	ldr	r1, [r7, #8]
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f000 f87f 	bl	80036bc <I2C_IsErrorOccurred>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e031      	b.n	800362c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ce:	d025      	beq.n	800361c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035d0:	f7fe fea6 	bl	8002320 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d302      	bcc.n	80035e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d11a      	bne.n	800361c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d013      	beq.n	800361c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f8:	f043 0220 	orr.w	r2, r3, #32
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2220      	movs	r2, #32
 8003604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e007      	b.n	800362c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b02      	cmp	r3, #2
 8003628:	d1c4      	bne.n	80035b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003640:	e02f      	b.n	80036a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	68b9      	ldr	r1, [r7, #8]
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 f838 	bl	80036bc <I2C_IsErrorOccurred>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e02d      	b.n	80036b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003656:	f7fe fe63 	bl	8002320 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	429a      	cmp	r2, r3
 8003664:	d302      	bcc.n	800366c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d11a      	bne.n	80036a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	f003 0320 	and.w	r3, r3, #32
 8003676:	2b20      	cmp	r3, #32
 8003678:	d013      	beq.n	80036a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367e:	f043 0220 	orr.w	r2, r3, #32
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2220      	movs	r2, #32
 800368a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e007      	b.n	80036b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	f003 0320 	and.w	r3, r3, #32
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d1c8      	bne.n	8003642 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
	...

080036bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08a      	sub	sp, #40	@ 0x28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036c8:	2300      	movs	r3, #0
 80036ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80036d6:	2300      	movs	r3, #0
 80036d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	f003 0310 	and.w	r3, r3, #16
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d068      	beq.n	80037ba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2210      	movs	r2, #16
 80036ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036f0:	e049      	b.n	8003786 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f8:	d045      	beq.n	8003786 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036fa:	f7fe fe11 	bl	8002320 <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	429a      	cmp	r2, r3
 8003708:	d302      	bcc.n	8003710 <I2C_IsErrorOccurred+0x54>
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d13a      	bne.n	8003786 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800371a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003722:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800372e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003732:	d121      	bne.n	8003778 <I2C_IsErrorOccurred+0xbc>
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800373a:	d01d      	beq.n	8003778 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800373c:	7cfb      	ldrb	r3, [r7, #19]
 800373e:	2b20      	cmp	r3, #32
 8003740:	d01a      	beq.n	8003778 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003750:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003752:	f7fe fde5 	bl	8002320 <HAL_GetTick>
 8003756:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003758:	e00e      	b.n	8003778 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800375a:	f7fe fde1 	bl	8002320 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b19      	cmp	r3, #25
 8003766:	d907      	bls.n	8003778 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	f043 0320 	orr.w	r3, r3, #32
 800376e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003776:	e006      	b.n	8003786 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	f003 0320 	and.w	r3, r3, #32
 8003782:	2b20      	cmp	r3, #32
 8003784:	d1e9      	bne.n	800375a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	2b20      	cmp	r3, #32
 8003792:	d003      	beq.n	800379c <I2C_IsErrorOccurred+0xe0>
 8003794:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003798:	2b00      	cmp	r3, #0
 800379a:	d0aa      	beq.n	80036f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800379c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d103      	bne.n	80037ac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2220      	movs	r2, #32
 80037aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80037ac:	6a3b      	ldr	r3, [r7, #32]
 80037ae:	f043 0304 	orr.w	r3, r3, #4
 80037b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00b      	beq.n	80037e4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80037cc:	6a3b      	ldr	r3, [r7, #32]
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00b      	beq.n	8003806 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80037ee:	6a3b      	ldr	r3, [r7, #32]
 80037f0:	f043 0308 	orr.w	r3, r3, #8
 80037f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00b      	beq.n	8003828 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003810:	6a3b      	ldr	r3, [r7, #32]
 8003812:	f043 0302 	orr.w	r3, r3, #2
 8003816:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003820:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003828:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800382c:	2b00      	cmp	r3, #0
 800382e:	d01c      	beq.n	800386a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003830:	68f8      	ldr	r0, [r7, #12]
 8003832:	f7ff fe3b 	bl	80034ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6859      	ldr	r1, [r3, #4]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	4b0d      	ldr	r3, [pc, #52]	@ (8003878 <I2C_IsErrorOccurred+0x1bc>)
 8003842:	400b      	ands	r3, r1
 8003844:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800384a:	6a3b      	ldr	r3, [r7, #32]
 800384c:	431a      	orrs	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2220      	movs	r2, #32
 8003856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800386a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800386e:	4618      	mov	r0, r3
 8003870:	3728      	adds	r7, #40	@ 0x28
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	fe00e800 	.word	0xfe00e800

0800387c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800387c:	b480      	push	{r7}
 800387e:	b087      	sub	sp, #28
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	607b      	str	r3, [r7, #4]
 8003886:	460b      	mov	r3, r1
 8003888:	817b      	strh	r3, [r7, #10]
 800388a:	4613      	mov	r3, r2
 800388c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800388e:	897b      	ldrh	r3, [r7, #10]
 8003890:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003894:	7a7b      	ldrb	r3, [r7, #9]
 8003896:	041b      	lsls	r3, r3, #16
 8003898:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800389c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038a2:	6a3b      	ldr	r3, [r7, #32]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038aa:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	6a3b      	ldr	r3, [r7, #32]
 80038b4:	0d5b      	lsrs	r3, r3, #21
 80038b6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80038ba:	4b08      	ldr	r3, [pc, #32]	@ (80038dc <I2C_TransferConfig+0x60>)
 80038bc:	430b      	orrs	r3, r1
 80038be:	43db      	mvns	r3, r3
 80038c0:	ea02 0103 	and.w	r1, r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80038ce:	bf00      	nop
 80038d0:	371c      	adds	r7, #28
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	03ff63ff 	.word	0x03ff63ff

080038e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b20      	cmp	r3, #32
 80038f4:	d138      	bne.n	8003968 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d101      	bne.n	8003904 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003900:	2302      	movs	r3, #2
 8003902:	e032      	b.n	800396a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2224      	movs	r2, #36	@ 0x24
 8003910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 0201 	bic.w	r2, r2, #1
 8003922:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003932:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6819      	ldr	r1, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0201 	orr.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2220      	movs	r2, #32
 8003958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003964:	2300      	movs	r3, #0
 8003966:	e000      	b.n	800396a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003968:	2302      	movs	r3, #2
  }
}
 800396a:	4618      	mov	r0, r3
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr

08003976 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003976:	b480      	push	{r7}
 8003978:	b085      	sub	sp, #20
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
 800397e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003986:	b2db      	uxtb	r3, r3
 8003988:	2b20      	cmp	r3, #32
 800398a:	d139      	bne.n	8003a00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003992:	2b01      	cmp	r3, #1
 8003994:	d101      	bne.n	800399a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003996:	2302      	movs	r3, #2
 8003998:	e033      	b.n	8003a02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2224      	movs	r2, #36	@ 0x24
 80039a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0201 	bic.w	r2, r2, #1
 80039b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80039c8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	021b      	lsls	r3, r3, #8
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f042 0201 	orr.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	e000      	b.n	8003a02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a00:	2302      	movs	r3, #2
  }
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3714      	adds	r7, #20
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
	...

08003a10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b08c      	sub	sp, #48	@ 0x30
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d102      	bne.n	8003a24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	f000 bc48 	b.w	80042b4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 8088 	beq.w	8003b42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a32:	4b99      	ldr	r3, [pc, #612]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a3c:	4b96      	ldr	r3, [pc, #600]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a40:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a44:	2b10      	cmp	r3, #16
 8003a46:	d007      	beq.n	8003a58 <HAL_RCC_OscConfig+0x48>
 8003a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a4a:	2b18      	cmp	r3, #24
 8003a4c:	d111      	bne.n	8003a72 <HAL_RCC_OscConfig+0x62>
 8003a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d10c      	bne.n	8003a72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a58:	4b8f      	ldr	r3, [pc, #572]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d06d      	beq.n	8003b40 <HAL_RCC_OscConfig+0x130>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d169      	bne.n	8003b40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	f000 bc21 	b.w	80042b4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a7a:	d106      	bne.n	8003a8a <HAL_RCC_OscConfig+0x7a>
 8003a7c:	4b86      	ldr	r3, [pc, #536]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a85      	ldr	r2, [pc, #532]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003a82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a86:	6013      	str	r3, [r2, #0]
 8003a88:	e02e      	b.n	8003ae8 <HAL_RCC_OscConfig+0xd8>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10c      	bne.n	8003aac <HAL_RCC_OscConfig+0x9c>
 8003a92:	4b81      	ldr	r3, [pc, #516]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a80      	ldr	r2, [pc, #512]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003a98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	4b7e      	ldr	r3, [pc, #504]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a7d      	ldr	r2, [pc, #500]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003aa4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	e01d      	b.n	8003ae8 <HAL_RCC_OscConfig+0xd8>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ab4:	d10c      	bne.n	8003ad0 <HAL_RCC_OscConfig+0xc0>
 8003ab6:	4b78      	ldr	r3, [pc, #480]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a77      	ldr	r2, [pc, #476]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003abc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ac0:	6013      	str	r3, [r2, #0]
 8003ac2:	4b75      	ldr	r3, [pc, #468]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a74      	ldr	r2, [pc, #464]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	e00b      	b.n	8003ae8 <HAL_RCC_OscConfig+0xd8>
 8003ad0:	4b71      	ldr	r3, [pc, #452]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a70      	ldr	r2, [pc, #448]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003ad6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ada:	6013      	str	r3, [r2, #0]
 8003adc:	4b6e      	ldr	r3, [pc, #440]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a6d      	ldr	r2, [pc, #436]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d013      	beq.n	8003b18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af0:	f7fe fc16 	bl	8002320 <HAL_GetTick>
 8003af4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003af8:	f7fe fc12 	bl	8002320 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b64      	cmp	r3, #100	@ 0x64
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e3d4      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b0a:	4b63      	ldr	r3, [pc, #396]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f0      	beq.n	8003af8 <HAL_RCC_OscConfig+0xe8>
 8003b16:	e014      	b.n	8003b42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b18:	f7fe fc02 	bl	8002320 <HAL_GetTick>
 8003b1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b1e:	e008      	b.n	8003b32 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b20:	f7fe fbfe 	bl	8002320 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b64      	cmp	r3, #100	@ 0x64
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e3c0      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b32:	4b59      	ldr	r3, [pc, #356]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1f0      	bne.n	8003b20 <HAL_RCC_OscConfig+0x110>
 8003b3e:	e000      	b.n	8003b42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f000 80ca 	beq.w	8003ce4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b50:	4b51      	ldr	r3, [pc, #324]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b58:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b5a:	4b4f      	ldr	r3, [pc, #316]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d007      	beq.n	8003b76 <HAL_RCC_OscConfig+0x166>
 8003b66:	6a3b      	ldr	r3, [r7, #32]
 8003b68:	2b18      	cmp	r3, #24
 8003b6a:	d156      	bne.n	8003c1a <HAL_RCC_OscConfig+0x20a>
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	f003 0303 	and.w	r3, r3, #3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d151      	bne.n	8003c1a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b76:	4b48      	ldr	r3, [pc, #288]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0304 	and.w	r3, r3, #4
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d005      	beq.n	8003b8e <HAL_RCC_OscConfig+0x17e>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e392      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003b8e:	4b42      	ldr	r3, [pc, #264]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f023 0219 	bic.w	r2, r3, #25
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	493f      	ldr	r1, [pc, #252]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba0:	f7fe fbbe 	bl	8002320 <HAL_GetTick>
 8003ba4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba8:	f7fe fbba 	bl	8002320 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e37c      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003bba:	4b37      	ldr	r3, [pc, #220]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0304 	and.w	r3, r3, #4
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0f0      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc6:	f7fe fbdb 	bl	8002380 <HAL_GetREVID>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d817      	bhi.n	8003c04 <HAL_RCC_OscConfig+0x1f4>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	2b40      	cmp	r3, #64	@ 0x40
 8003bda:	d108      	bne.n	8003bee <HAL_RCC_OscConfig+0x1de>
 8003bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003be4:	4a2c      	ldr	r2, [pc, #176]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bea:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bec:	e07a      	b.n	8003ce4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bee:	4b2a      	ldr	r3, [pc, #168]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	031b      	lsls	r3, r3, #12
 8003bfc:	4926      	ldr	r1, [pc, #152]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c02:	e06f      	b.n	8003ce4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c04:	4b24      	ldr	r3, [pc, #144]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	061b      	lsls	r3, r3, #24
 8003c12:	4921      	ldr	r1, [pc, #132]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c18:	e064      	b.n	8003ce4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d047      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003c22:	4b1d      	ldr	r3, [pc, #116]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f023 0219 	bic.w	r2, r3, #25
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	491a      	ldr	r1, [pc, #104]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c34:	f7fe fb74 	bl	8002320 <HAL_GetTick>
 8003c38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c3c:	f7fe fb70 	bl	8002320 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e332      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c4e:	4b12      	ldr	r3, [pc, #72]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0304 	and.w	r3, r3, #4
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0f0      	beq.n	8003c3c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c5a:	f7fe fb91 	bl	8002380 <HAL_GetREVID>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d819      	bhi.n	8003c9c <HAL_RCC_OscConfig+0x28c>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	2b40      	cmp	r3, #64	@ 0x40
 8003c6e:	d108      	bne.n	8003c82 <HAL_RCC_OscConfig+0x272>
 8003c70:	4b09      	ldr	r3, [pc, #36]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003c78:	4a07      	ldr	r2, [pc, #28]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c7e:	6053      	str	r3, [r2, #4]
 8003c80:	e030      	b.n	8003ce4 <HAL_RCC_OscConfig+0x2d4>
 8003c82:	4b05      	ldr	r3, [pc, #20]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	031b      	lsls	r3, r3, #12
 8003c90:	4901      	ldr	r1, [pc, #4]	@ (8003c98 <HAL_RCC_OscConfig+0x288>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	604b      	str	r3, [r1, #4]
 8003c96:	e025      	b.n	8003ce4 <HAL_RCC_OscConfig+0x2d4>
 8003c98:	58024400 	.word	0x58024400
 8003c9c:	4b9a      	ldr	r3, [pc, #616]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	061b      	lsls	r3, r3, #24
 8003caa:	4997      	ldr	r1, [pc, #604]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	604b      	str	r3, [r1, #4]
 8003cb0:	e018      	b.n	8003ce4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cb2:	4b95      	ldr	r3, [pc, #596]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a94      	ldr	r2, [pc, #592]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003cb8:	f023 0301 	bic.w	r3, r3, #1
 8003cbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbe:	f7fe fb2f 	bl	8002320 <HAL_GetTick>
 8003cc2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc6:	f7fe fb2b 	bl	8002320 <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e2ed      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003cd8:	4b8b      	ldr	r3, [pc, #556]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1f0      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0310 	and.w	r3, r3, #16
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 80a9 	beq.w	8003e44 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cf2:	4b85      	ldr	r3, [pc, #532]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cfa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003cfc:	4b82      	ldr	r3, [pc, #520]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d00:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d007      	beq.n	8003d18 <HAL_RCC_OscConfig+0x308>
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	2b18      	cmp	r3, #24
 8003d0c:	d13a      	bne.n	8003d84 <HAL_RCC_OscConfig+0x374>
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d135      	bne.n	8003d84 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d18:	4b7b      	ldr	r3, [pc, #492]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d005      	beq.n	8003d30 <HAL_RCC_OscConfig+0x320>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	2b80      	cmp	r3, #128	@ 0x80
 8003d2a:	d001      	beq.n	8003d30 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e2c1      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d30:	f7fe fb26 	bl	8002380 <HAL_GetREVID>
 8003d34:	4603      	mov	r3, r0
 8003d36:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d817      	bhi.n	8003d6e <HAL_RCC_OscConfig+0x35e>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d108      	bne.n	8003d58 <HAL_RCC_OscConfig+0x348>
 8003d46:	4b70      	ldr	r3, [pc, #448]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003d4e:	4a6e      	ldr	r2, [pc, #440]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d54:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d56:	e075      	b.n	8003e44 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d58:	4b6b      	ldr	r3, [pc, #428]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	069b      	lsls	r3, r3, #26
 8003d66:	4968      	ldr	r1, [pc, #416]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d6c:	e06a      	b.n	8003e44 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d6e:	4b66      	ldr	r3, [pc, #408]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	061b      	lsls	r3, r3, #24
 8003d7c:	4962      	ldr	r1, [pc, #392]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d82:	e05f      	b.n	8003e44 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	69db      	ldr	r3, [r3, #28]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d042      	beq.n	8003e12 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003d8c:	4b5e      	ldr	r3, [pc, #376]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a5d      	ldr	r2, [pc, #372]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003d92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d98:	f7fe fac2 	bl	8002320 <HAL_GetTick>
 8003d9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003da0:	f7fe fabe 	bl	8002320 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e280      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003db2:	4b55      	ldr	r3, [pc, #340]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d0f0      	beq.n	8003da0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003dbe:	f7fe fadf 	bl	8002380 <HAL_GetREVID>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d817      	bhi.n	8003dfc <HAL_RCC_OscConfig+0x3ec>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	2b20      	cmp	r3, #32
 8003dd2:	d108      	bne.n	8003de6 <HAL_RCC_OscConfig+0x3d6>
 8003dd4:	4b4c      	ldr	r3, [pc, #304]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003ddc:	4a4a      	ldr	r2, [pc, #296]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003dde:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003de2:	6053      	str	r3, [r2, #4]
 8003de4:	e02e      	b.n	8003e44 <HAL_RCC_OscConfig+0x434>
 8003de6:	4b48      	ldr	r3, [pc, #288]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a1b      	ldr	r3, [r3, #32]
 8003df2:	069b      	lsls	r3, r3, #26
 8003df4:	4944      	ldr	r1, [pc, #272]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	604b      	str	r3, [r1, #4]
 8003dfa:	e023      	b.n	8003e44 <HAL_RCC_OscConfig+0x434>
 8003dfc:	4b42      	ldr	r3, [pc, #264]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	061b      	lsls	r3, r3, #24
 8003e0a:	493f      	ldr	r1, [pc, #252]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	60cb      	str	r3, [r1, #12]
 8003e10:	e018      	b.n	8003e44 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003e12:	4b3d      	ldr	r3, [pc, #244]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a3c      	ldr	r2, [pc, #240]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1e:	f7fe fa7f 	bl	8002320 <HAL_GetTick>
 8003e22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003e24:	e008      	b.n	8003e38 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003e26:	f7fe fa7b 	bl	8002320 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d901      	bls.n	8003e38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e23d      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003e38:	4b33      	ldr	r3, [pc, #204]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1f0      	bne.n	8003e26 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0308 	and.w	r3, r3, #8
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d036      	beq.n	8003ebe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d019      	beq.n	8003e8c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e58:	4b2b      	ldr	r3, [pc, #172]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e5c:	4a2a      	ldr	r2, [pc, #168]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e64:	f7fe fa5c 	bl	8002320 <HAL_GetTick>
 8003e68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e6c:	f7fe fa58 	bl	8002320 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e21a      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003e7e:	4b22      	ldr	r3, [pc, #136]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d0f0      	beq.n	8003e6c <HAL_RCC_OscConfig+0x45c>
 8003e8a:	e018      	b.n	8003ebe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e8c:	4b1e      	ldr	r3, [pc, #120]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e90:	4a1d      	ldr	r2, [pc, #116]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003e92:	f023 0301 	bic.w	r3, r3, #1
 8003e96:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e98:	f7fe fa42 	bl	8002320 <HAL_GetTick>
 8003e9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ea0:	f7fe fa3e 	bl	8002320 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e200      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003eb2:	4b15      	ldr	r3, [pc, #84]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003eb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1f0      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0320 	and.w	r3, r3, #32
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d039      	beq.n	8003f3e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d01c      	beq.n	8003f0c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a0c      	ldr	r2, [pc, #48]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003ed8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003edc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003ede:	f7fe fa1f 	bl	8002320 <HAL_GetTick>
 8003ee2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ee6:	f7fe fa1b 	bl	8002320 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e1dd      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003ef8:	4b03      	ldr	r3, [pc, #12]	@ (8003f08 <HAL_RCC_OscConfig+0x4f8>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0f0      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x4d6>
 8003f04:	e01b      	b.n	8003f3e <HAL_RCC_OscConfig+0x52e>
 8003f06:	bf00      	nop
 8003f08:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f0c:	4b9b      	ldr	r3, [pc, #620]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a9a      	ldr	r2, [pc, #616]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003f12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f16:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f18:	f7fe fa02 	bl	8002320 <HAL_GetTick>
 8003f1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f20:	f7fe f9fe 	bl	8002320 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e1c0      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f32:	4b92      	ldr	r3, [pc, #584]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1f0      	bne.n	8003f20 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0304 	and.w	r3, r3, #4
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f000 8081 	beq.w	800404e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003f4c:	4b8c      	ldr	r3, [pc, #560]	@ (8004180 <HAL_RCC_OscConfig+0x770>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a8b      	ldr	r2, [pc, #556]	@ (8004180 <HAL_RCC_OscConfig+0x770>)
 8003f52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f56:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f58:	f7fe f9e2 	bl	8002320 <HAL_GetTick>
 8003f5c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f60:	f7fe f9de 	bl	8002320 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b64      	cmp	r3, #100	@ 0x64
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e1a0      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f72:	4b83      	ldr	r3, [pc, #524]	@ (8004180 <HAL_RCC_OscConfig+0x770>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f0      	beq.n	8003f60 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d106      	bne.n	8003f94 <HAL_RCC_OscConfig+0x584>
 8003f86:	4b7d      	ldr	r3, [pc, #500]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8a:	4a7c      	ldr	r2, [pc, #496]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003f8c:	f043 0301 	orr.w	r3, r3, #1
 8003f90:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f92:	e02d      	b.n	8003ff0 <HAL_RCC_OscConfig+0x5e0>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10c      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x5a6>
 8003f9c:	4b77      	ldr	r3, [pc, #476]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa0:	4a76      	ldr	r2, [pc, #472]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fa2:	f023 0301 	bic.w	r3, r3, #1
 8003fa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fa8:	4b74      	ldr	r3, [pc, #464]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fac:	4a73      	ldr	r2, [pc, #460]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fae:	f023 0304 	bic.w	r3, r3, #4
 8003fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fb4:	e01c      	b.n	8003ff0 <HAL_RCC_OscConfig+0x5e0>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b05      	cmp	r3, #5
 8003fbc:	d10c      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x5c8>
 8003fbe:	4b6f      	ldr	r3, [pc, #444]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc2:	4a6e      	ldr	r2, [pc, #440]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fc4:	f043 0304 	orr.w	r3, r3, #4
 8003fc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fca:	4b6c      	ldr	r3, [pc, #432]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fce:	4a6b      	ldr	r2, [pc, #428]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fd0:	f043 0301 	orr.w	r3, r3, #1
 8003fd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd6:	e00b      	b.n	8003ff0 <HAL_RCC_OscConfig+0x5e0>
 8003fd8:	4b68      	ldr	r3, [pc, #416]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fdc:	4a67      	ldr	r2, [pc, #412]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fde:	f023 0301 	bic.w	r3, r3, #1
 8003fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe4:	4b65      	ldr	r3, [pc, #404]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe8:	4a64      	ldr	r2, [pc, #400]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8003fea:	f023 0304 	bic.w	r3, r3, #4
 8003fee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d015      	beq.n	8004024 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff8:	f7fe f992 	bl	8002320 <HAL_GetTick>
 8003ffc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ffe:	e00a      	b.n	8004016 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004000:	f7fe f98e 	bl	8002320 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400e:	4293      	cmp	r3, r2
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e14e      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004016:	4b59      	ldr	r3, [pc, #356]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0ee      	beq.n	8004000 <HAL_RCC_OscConfig+0x5f0>
 8004022:	e014      	b.n	800404e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004024:	f7fe f97c 	bl	8002320 <HAL_GetTick>
 8004028:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800402a:	e00a      	b.n	8004042 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800402c:	f7fe f978 	bl	8002320 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e138      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004042:	4b4e      	ldr	r3, [pc, #312]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1ee      	bne.n	800402c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004052:	2b00      	cmp	r3, #0
 8004054:	f000 812d 	beq.w	80042b2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004058:	4b48      	ldr	r3, [pc, #288]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004060:	2b18      	cmp	r3, #24
 8004062:	f000 80bd 	beq.w	80041e0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406a:	2b02      	cmp	r3, #2
 800406c:	f040 809e 	bne.w	80041ac <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004070:	4b42      	ldr	r3, [pc, #264]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a41      	ldr	r2, [pc, #260]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004076:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800407a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407c:	f7fe f950 	bl	8002320 <HAL_GetTick>
 8004080:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004084:	f7fe f94c 	bl	8002320 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e10e      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004096:	4b39      	ldr	r3, [pc, #228]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f0      	bne.n	8004084 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040a2:	4b36      	ldr	r3, [pc, #216]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 80040a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80040a6:	4b37      	ldr	r3, [pc, #220]	@ (8004184 <HAL_RCC_OscConfig+0x774>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80040b2:	0112      	lsls	r2, r2, #4
 80040b4:	430a      	orrs	r2, r1
 80040b6:	4931      	ldr	r1, [pc, #196]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c0:	3b01      	subs	r3, #1
 80040c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ca:	3b01      	subs	r3, #1
 80040cc:	025b      	lsls	r3, r3, #9
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	431a      	orrs	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d6:	3b01      	subs	r3, #1
 80040d8:	041b      	lsls	r3, r3, #16
 80040da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e4:	3b01      	subs	r3, #1
 80040e6:	061b      	lsls	r3, r3, #24
 80040e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80040ec:	4923      	ldr	r1, [pc, #140]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80040f2:	4b22      	ldr	r3, [pc, #136]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 80040f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f6:	4a21      	ldr	r2, [pc, #132]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 80040f8:	f023 0301 	bic.w	r3, r3, #1
 80040fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80040fe:	4b1f      	ldr	r3, [pc, #124]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004100:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004102:	4b21      	ldr	r3, [pc, #132]	@ (8004188 <HAL_RCC_OscConfig+0x778>)
 8004104:	4013      	ands	r3, r2
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800410a:	00d2      	lsls	r2, r2, #3
 800410c:	491b      	ldr	r1, [pc, #108]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 800410e:	4313      	orrs	r3, r2
 8004110:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004112:	4b1a      	ldr	r3, [pc, #104]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004116:	f023 020c 	bic.w	r2, r3, #12
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411e:	4917      	ldr	r1, [pc, #92]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004120:	4313      	orrs	r3, r2
 8004122:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004124:	4b15      	ldr	r3, [pc, #84]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004128:	f023 0202 	bic.w	r2, r3, #2
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004130:	4912      	ldr	r1, [pc, #72]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004132:	4313      	orrs	r3, r2
 8004134:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004136:	4b11      	ldr	r3, [pc, #68]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413a:	4a10      	ldr	r2, [pc, #64]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 800413c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004140:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004142:	4b0e      	ldr	r3, [pc, #56]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004146:	4a0d      	ldr	r2, [pc, #52]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004148:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800414c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800414e:	4b0b      	ldr	r3, [pc, #44]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004152:	4a0a      	ldr	r2, [pc, #40]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004154:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004158:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800415a:	4b08      	ldr	r3, [pc, #32]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 800415c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415e:	4a07      	ldr	r2, [pc, #28]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004160:	f043 0301 	orr.w	r3, r3, #1
 8004164:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004166:	4b05      	ldr	r3, [pc, #20]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a04      	ldr	r2, [pc, #16]	@ (800417c <HAL_RCC_OscConfig+0x76c>)
 800416c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004170:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004172:	f7fe f8d5 	bl	8002320 <HAL_GetTick>
 8004176:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004178:	e011      	b.n	800419e <HAL_RCC_OscConfig+0x78e>
 800417a:	bf00      	nop
 800417c:	58024400 	.word	0x58024400
 8004180:	58024800 	.word	0x58024800
 8004184:	fffffc0c 	.word	0xfffffc0c
 8004188:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800418c:	f7fe f8c8 	bl	8002320 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b02      	cmp	r3, #2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e08a      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800419e:	4b47      	ldr	r3, [pc, #284]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0f0      	beq.n	800418c <HAL_RCC_OscConfig+0x77c>
 80041aa:	e082      	b.n	80042b2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ac:	4b43      	ldr	r3, [pc, #268]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a42      	ldr	r2, [pc, #264]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80041b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b8:	f7fe f8b2 	bl	8002320 <HAL_GetTick>
 80041bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041be:	e008      	b.n	80041d2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c0:	f7fe f8ae 	bl	8002320 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e070      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041d2:	4b3a      	ldr	r3, [pc, #232]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1f0      	bne.n	80041c0 <HAL_RCC_OscConfig+0x7b0>
 80041de:	e068      	b.n	80042b2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80041e0:	4b36      	ldr	r3, [pc, #216]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80041e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80041e6:	4b35      	ldr	r3, [pc, #212]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d031      	beq.n	8004258 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	f003 0203 	and.w	r2, r3, #3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041fe:	429a      	cmp	r2, r3
 8004200:	d12a      	bne.n	8004258 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800420e:	429a      	cmp	r2, r3
 8004210:	d122      	bne.n	8004258 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800421c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800421e:	429a      	cmp	r2, r3
 8004220:	d11a      	bne.n	8004258 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	0a5b      	lsrs	r3, r3, #9
 8004226:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800422e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004230:	429a      	cmp	r2, r3
 8004232:	d111      	bne.n	8004258 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	0c1b      	lsrs	r3, r3, #16
 8004238:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004240:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004242:	429a      	cmp	r2, r3
 8004244:	d108      	bne.n	8004258 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	0e1b      	lsrs	r3, r3, #24
 800424a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004252:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004254:	429a      	cmp	r2, r3
 8004256:	d001      	beq.n	800425c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e02b      	b.n	80042b4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800425c:	4b17      	ldr	r3, [pc, #92]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 800425e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004260:	08db      	lsrs	r3, r3, #3
 8004262:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004266:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	429a      	cmp	r2, r3
 8004270:	d01f      	beq.n	80042b2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004272:	4b12      	ldr	r3, [pc, #72]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 8004274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004276:	4a11      	ldr	r2, [pc, #68]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 8004278:	f023 0301 	bic.w	r3, r3, #1
 800427c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800427e:	f7fe f84f 	bl	8002320 <HAL_GetTick>
 8004282:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004284:	bf00      	nop
 8004286:	f7fe f84b 	bl	8002320 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428e:	4293      	cmp	r3, r2
 8004290:	d0f9      	beq.n	8004286 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004292:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 8004294:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004296:	4b0a      	ldr	r3, [pc, #40]	@ (80042c0 <HAL_RCC_OscConfig+0x8b0>)
 8004298:	4013      	ands	r3, r2
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800429e:	00d2      	lsls	r2, r2, #3
 80042a0:	4906      	ldr	r1, [pc, #24]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80042a6:	4b05      	ldr	r3, [pc, #20]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80042a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042aa:	4a04      	ldr	r2, [pc, #16]	@ (80042bc <HAL_RCC_OscConfig+0x8ac>)
 80042ac:	f043 0301 	orr.w	r3, r3, #1
 80042b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3730      	adds	r7, #48	@ 0x30
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	58024400 	.word	0x58024400
 80042c0:	ffff0007 	.word	0xffff0007

080042c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e19c      	b.n	8004612 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042d8:	4b8a      	ldr	r3, [pc, #552]	@ (8004504 <HAL_RCC_ClockConfig+0x240>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 030f 	and.w	r3, r3, #15
 80042e0:	683a      	ldr	r2, [r7, #0]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d910      	bls.n	8004308 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e6:	4b87      	ldr	r3, [pc, #540]	@ (8004504 <HAL_RCC_ClockConfig+0x240>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f023 020f 	bic.w	r2, r3, #15
 80042ee:	4985      	ldr	r1, [pc, #532]	@ (8004504 <HAL_RCC_ClockConfig+0x240>)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042f6:	4b83      	ldr	r3, [pc, #524]	@ (8004504 <HAL_RCC_ClockConfig+0x240>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 030f 	and.w	r3, r3, #15
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	429a      	cmp	r2, r3
 8004302:	d001      	beq.n	8004308 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e184      	b.n	8004612 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0304 	and.w	r3, r3, #4
 8004310:	2b00      	cmp	r3, #0
 8004312:	d010      	beq.n	8004336 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	691a      	ldr	r2, [r3, #16]
 8004318:	4b7b      	ldr	r3, [pc, #492]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004320:	429a      	cmp	r2, r3
 8004322:	d908      	bls.n	8004336 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004324:	4b78      	ldr	r3, [pc, #480]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	4975      	ldr	r1, [pc, #468]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004332:	4313      	orrs	r3, r2
 8004334:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d010      	beq.n	8004364 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	695a      	ldr	r2, [r3, #20]
 8004346:	4b70      	ldr	r3, [pc, #448]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800434e:	429a      	cmp	r2, r3
 8004350:	d908      	bls.n	8004364 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004352:	4b6d      	ldr	r3, [pc, #436]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	496a      	ldr	r1, [pc, #424]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004360:	4313      	orrs	r3, r2
 8004362:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0310 	and.w	r3, r3, #16
 800436c:	2b00      	cmp	r3, #0
 800436e:	d010      	beq.n	8004392 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699a      	ldr	r2, [r3, #24]
 8004374:	4b64      	ldr	r3, [pc, #400]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004376:	69db      	ldr	r3, [r3, #28]
 8004378:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800437c:	429a      	cmp	r2, r3
 800437e:	d908      	bls.n	8004392 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004380:	4b61      	ldr	r3, [pc, #388]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004382:	69db      	ldr	r3, [r3, #28]
 8004384:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	495e      	ldr	r1, [pc, #376]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 800438e:	4313      	orrs	r3, r2
 8004390:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0320 	and.w	r3, r3, #32
 800439a:	2b00      	cmp	r3, #0
 800439c:	d010      	beq.n	80043c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	69da      	ldr	r2, [r3, #28]
 80043a2:	4b59      	ldr	r3, [pc, #356]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d908      	bls.n	80043c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80043ae:	4b56      	ldr	r3, [pc, #344]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	4953      	ldr	r1, [pc, #332]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d010      	beq.n	80043ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68da      	ldr	r2, [r3, #12]
 80043d0:	4b4d      	ldr	r3, [pc, #308]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	f003 030f 	and.w	r3, r3, #15
 80043d8:	429a      	cmp	r2, r3
 80043da:	d908      	bls.n	80043ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043dc:	4b4a      	ldr	r3, [pc, #296]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	f023 020f 	bic.w	r2, r3, #15
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	4947      	ldr	r1, [pc, #284]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d055      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80043fa:	4b43      	ldr	r3, [pc, #268]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	4940      	ldr	r1, [pc, #256]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004408:	4313      	orrs	r3, r2
 800440a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	2b02      	cmp	r3, #2
 8004412:	d107      	bne.n	8004424 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004414:	4b3c      	ldr	r3, [pc, #240]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d121      	bne.n	8004464 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e0f6      	b.n	8004612 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	2b03      	cmp	r3, #3
 800442a:	d107      	bne.n	800443c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800442c:	4b36      	ldr	r3, [pc, #216]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d115      	bne.n	8004464 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e0ea      	b.n	8004612 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d107      	bne.n	8004454 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004444:	4b30      	ldr	r3, [pc, #192]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800444c:	2b00      	cmp	r3, #0
 800444e:	d109      	bne.n	8004464 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e0de      	b.n	8004612 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004454:	4b2c      	ldr	r3, [pc, #176]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0304 	and.w	r3, r3, #4
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e0d6      	b.n	8004612 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004464:	4b28      	ldr	r3, [pc, #160]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004466:	691b      	ldr	r3, [r3, #16]
 8004468:	f023 0207 	bic.w	r2, r3, #7
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	4925      	ldr	r1, [pc, #148]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004472:	4313      	orrs	r3, r2
 8004474:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004476:	f7fd ff53 	bl	8002320 <HAL_GetTick>
 800447a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800447c:	e00a      	b.n	8004494 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800447e:	f7fd ff4f 	bl	8002320 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	f241 3288 	movw	r2, #5000	@ 0x1388
 800448c:	4293      	cmp	r3, r2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e0be      	b.n	8004612 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004494:	4b1c      	ldr	r3, [pc, #112]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	00db      	lsls	r3, r3, #3
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d1eb      	bne.n	800447e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0302 	and.w	r3, r3, #2
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d010      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	68da      	ldr	r2, [r3, #12]
 80044b6:	4b14      	ldr	r3, [pc, #80]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	f003 030f 	and.w	r3, r3, #15
 80044be:	429a      	cmp	r2, r3
 80044c0:	d208      	bcs.n	80044d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044c2:	4b11      	ldr	r3, [pc, #68]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80044c4:	699b      	ldr	r3, [r3, #24]
 80044c6:	f023 020f 	bic.w	r2, r3, #15
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	490e      	ldr	r1, [pc, #56]	@ (8004508 <HAL_RCC_ClockConfig+0x244>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004504 <HAL_RCC_ClockConfig+0x240>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 030f 	and.w	r3, r3, #15
 80044dc:	683a      	ldr	r2, [r7, #0]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d214      	bcs.n	800450c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044e2:	4b08      	ldr	r3, [pc, #32]	@ (8004504 <HAL_RCC_ClockConfig+0x240>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f023 020f 	bic.w	r2, r3, #15
 80044ea:	4906      	ldr	r1, [pc, #24]	@ (8004504 <HAL_RCC_ClockConfig+0x240>)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044f2:	4b04      	ldr	r3, [pc, #16]	@ (8004504 <HAL_RCC_ClockConfig+0x240>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 030f 	and.w	r3, r3, #15
 80044fa:	683a      	ldr	r2, [r7, #0]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d005      	beq.n	800450c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e086      	b.n	8004612 <HAL_RCC_ClockConfig+0x34e>
 8004504:	52002000 	.word	0x52002000
 8004508:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0304 	and.w	r3, r3, #4
 8004514:	2b00      	cmp	r3, #0
 8004516:	d010      	beq.n	800453a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	4b3f      	ldr	r3, [pc, #252]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004524:	429a      	cmp	r2, r3
 8004526:	d208      	bcs.n	800453a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004528:	4b3c      	ldr	r3, [pc, #240]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	4939      	ldr	r1, [pc, #228]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 8004536:	4313      	orrs	r3, r2
 8004538:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0308 	and.w	r3, r3, #8
 8004542:	2b00      	cmp	r3, #0
 8004544:	d010      	beq.n	8004568 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	695a      	ldr	r2, [r3, #20]
 800454a:	4b34      	ldr	r3, [pc, #208]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004552:	429a      	cmp	r2, r3
 8004554:	d208      	bcs.n	8004568 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004556:	4b31      	ldr	r3, [pc, #196]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 8004558:	69db      	ldr	r3, [r3, #28]
 800455a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	492e      	ldr	r1, [pc, #184]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 8004564:	4313      	orrs	r3, r2
 8004566:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0310 	and.w	r3, r3, #16
 8004570:	2b00      	cmp	r3, #0
 8004572:	d010      	beq.n	8004596 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	699a      	ldr	r2, [r3, #24]
 8004578:	4b28      	ldr	r3, [pc, #160]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 800457a:	69db      	ldr	r3, [r3, #28]
 800457c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004580:	429a      	cmp	r2, r3
 8004582:	d208      	bcs.n	8004596 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004584:	4b25      	ldr	r3, [pc, #148]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	4922      	ldr	r1, [pc, #136]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 8004592:	4313      	orrs	r3, r2
 8004594:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0320 	and.w	r3, r3, #32
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d010      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69da      	ldr	r2, [r3, #28]
 80045a6:	4b1d      	ldr	r3, [pc, #116]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d208      	bcs.n	80045c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80045b2:	4b1a      	ldr	r3, [pc, #104]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	69db      	ldr	r3, [r3, #28]
 80045be:	4917      	ldr	r1, [pc, #92]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80045c4:	f000 f834 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 80045c8:	4602      	mov	r2, r0
 80045ca:	4b14      	ldr	r3, [pc, #80]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	0a1b      	lsrs	r3, r3, #8
 80045d0:	f003 030f 	and.w	r3, r3, #15
 80045d4:	4912      	ldr	r1, [pc, #72]	@ (8004620 <HAL_RCC_ClockConfig+0x35c>)
 80045d6:	5ccb      	ldrb	r3, [r1, r3]
 80045d8:	f003 031f 	and.w	r3, r3, #31
 80045dc:	fa22 f303 	lsr.w	r3, r2, r3
 80045e0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80045e2:	4b0e      	ldr	r3, [pc, #56]	@ (800461c <HAL_RCC_ClockConfig+0x358>)
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	f003 030f 	and.w	r3, r3, #15
 80045ea:	4a0d      	ldr	r2, [pc, #52]	@ (8004620 <HAL_RCC_ClockConfig+0x35c>)
 80045ec:	5cd3      	ldrb	r3, [r2, r3]
 80045ee:	f003 031f 	and.w	r3, r3, #31
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	fa22 f303 	lsr.w	r3, r2, r3
 80045f8:	4a0a      	ldr	r2, [pc, #40]	@ (8004624 <HAL_RCC_ClockConfig+0x360>)
 80045fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80045fc:	4a0a      	ldr	r2, [pc, #40]	@ (8004628 <HAL_RCC_ClockConfig+0x364>)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004602:	4b0a      	ldr	r3, [pc, #40]	@ (800462c <HAL_RCC_ClockConfig+0x368>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4618      	mov	r0, r3
 8004608:	f7fd fe40 	bl	800228c <HAL_InitTick>
 800460c:	4603      	mov	r3, r0
 800460e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004610:	7bfb      	ldrb	r3, [r7, #15]
}
 8004612:	4618      	mov	r0, r3
 8004614:	3718      	adds	r7, #24
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	58024400 	.word	0x58024400
 8004620:	0800cc24 	.word	0x0800cc24
 8004624:	20000040 	.word	0x20000040
 8004628:	2000003c 	.word	0x2000003c
 800462c:	20000044 	.word	0x20000044

08004630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004630:	b480      	push	{r7}
 8004632:	b089      	sub	sp, #36	@ 0x24
 8004634:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004636:	4bb3      	ldr	r3, [pc, #716]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800463e:	2b18      	cmp	r3, #24
 8004640:	f200 8155 	bhi.w	80048ee <HAL_RCC_GetSysClockFreq+0x2be>
 8004644:	a201      	add	r2, pc, #4	@ (adr r2, 800464c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464a:	bf00      	nop
 800464c:	080046b1 	.word	0x080046b1
 8004650:	080048ef 	.word	0x080048ef
 8004654:	080048ef 	.word	0x080048ef
 8004658:	080048ef 	.word	0x080048ef
 800465c:	080048ef 	.word	0x080048ef
 8004660:	080048ef 	.word	0x080048ef
 8004664:	080048ef 	.word	0x080048ef
 8004668:	080048ef 	.word	0x080048ef
 800466c:	080046d7 	.word	0x080046d7
 8004670:	080048ef 	.word	0x080048ef
 8004674:	080048ef 	.word	0x080048ef
 8004678:	080048ef 	.word	0x080048ef
 800467c:	080048ef 	.word	0x080048ef
 8004680:	080048ef 	.word	0x080048ef
 8004684:	080048ef 	.word	0x080048ef
 8004688:	080048ef 	.word	0x080048ef
 800468c:	080046dd 	.word	0x080046dd
 8004690:	080048ef 	.word	0x080048ef
 8004694:	080048ef 	.word	0x080048ef
 8004698:	080048ef 	.word	0x080048ef
 800469c:	080048ef 	.word	0x080048ef
 80046a0:	080048ef 	.word	0x080048ef
 80046a4:	080048ef 	.word	0x080048ef
 80046a8:	080048ef 	.word	0x080048ef
 80046ac:	080046e3 	.word	0x080046e3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046b0:	4b94      	ldr	r3, [pc, #592]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0320 	and.w	r3, r3, #32
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d009      	beq.n	80046d0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80046bc:	4b91      	ldr	r3, [pc, #580]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	08db      	lsrs	r3, r3, #3
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	4a90      	ldr	r2, [pc, #576]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80046c8:	fa22 f303 	lsr.w	r3, r2, r3
 80046cc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80046ce:	e111      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80046d0:	4b8d      	ldr	r3, [pc, #564]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80046d2:	61bb      	str	r3, [r7, #24]
      break;
 80046d4:	e10e      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80046d6:	4b8d      	ldr	r3, [pc, #564]	@ (800490c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80046d8:	61bb      	str	r3, [r7, #24]
      break;
 80046da:	e10b      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80046dc:	4b8c      	ldr	r3, [pc, #560]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80046de:	61bb      	str	r3, [r7, #24]
      break;
 80046e0:	e108      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80046e2:	4b88      	ldr	r3, [pc, #544]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e6:	f003 0303 	and.w	r3, r3, #3
 80046ea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80046ec:	4b85      	ldr	r3, [pc, #532]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f0:	091b      	lsrs	r3, r3, #4
 80046f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046f6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80046f8:	4b82      	ldr	r3, [pc, #520]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004702:	4b80      	ldr	r3, [pc, #512]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004706:	08db      	lsrs	r3, r3, #3
 8004708:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	fb02 f303 	mul.w	r3, r2, r3
 8004712:	ee07 3a90 	vmov	s15, r3
 8004716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800471a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	2b00      	cmp	r3, #0
 8004722:	f000 80e1 	beq.w	80048e8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	2b02      	cmp	r3, #2
 800472a:	f000 8083 	beq.w	8004834 <HAL_RCC_GetSysClockFreq+0x204>
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2b02      	cmp	r3, #2
 8004732:	f200 80a1 	bhi.w	8004878 <HAL_RCC_GetSysClockFreq+0x248>
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d003      	beq.n	8004744 <HAL_RCC_GetSysClockFreq+0x114>
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d056      	beq.n	80047f0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004742:	e099      	b.n	8004878 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004744:	4b6f      	ldr	r3, [pc, #444]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0320 	and.w	r3, r3, #32
 800474c:	2b00      	cmp	r3, #0
 800474e:	d02d      	beq.n	80047ac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004750:	4b6c      	ldr	r3, [pc, #432]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	08db      	lsrs	r3, r3, #3
 8004756:	f003 0303 	and.w	r3, r3, #3
 800475a:	4a6b      	ldr	r2, [pc, #428]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800475c:	fa22 f303 	lsr.w	r3, r2, r3
 8004760:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	ee07 3a90 	vmov	s15, r3
 8004768:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	ee07 3a90 	vmov	s15, r3
 8004772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800477a:	4b62      	ldr	r3, [pc, #392]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800477c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004782:	ee07 3a90 	vmov	s15, r3
 8004786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800478a:	ed97 6a02 	vldr	s12, [r7, #8]
 800478e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004914 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004792:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004796:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800479a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800479e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047a6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80047aa:	e087      	b.n	80048bc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	ee07 3a90 	vmov	s15, r3
 80047b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047b6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004918 <HAL_RCC_GetSysClockFreq+0x2e8>
 80047ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047be:	4b51      	ldr	r3, [pc, #324]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047c6:	ee07 3a90 	vmov	s15, r3
 80047ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80047d2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004914 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80047ee:	e065      	b.n	80048bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	ee07 3a90 	vmov	s15, r3
 80047f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047fa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800491c <HAL_RCC_GetSysClockFreq+0x2ec>
 80047fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004802:	4b40      	ldr	r3, [pc, #256]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004812:	ed97 6a02 	vldr	s12, [r7, #8]
 8004816:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004914 <HAL_RCC_GetSysClockFreq+0x2e4>
 800481a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800481e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004822:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800482a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800482e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004832:	e043      	b.n	80048bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	ee07 3a90 	vmov	s15, r3
 800483a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800483e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004920 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004846:	4b2f      	ldr	r3, [pc, #188]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800484e:	ee07 3a90 	vmov	s15, r3
 8004852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004856:	ed97 6a02 	vldr	s12, [r7, #8]
 800485a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004914 <HAL_RCC_GetSysClockFreq+0x2e4>
 800485e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004866:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800486a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800486e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004872:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004876:	e021      	b.n	80048bc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	ee07 3a90 	vmov	s15, r3
 800487e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004882:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800491c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800488a:	4b1e      	ldr	r3, [pc, #120]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800488c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800489a:	ed97 6a02 	vldr	s12, [r7, #8]
 800489e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004914 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80048ba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80048bc:	4b11      	ldr	r3, [pc, #68]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c0:	0a5b      	lsrs	r3, r3, #9
 80048c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048c6:	3301      	adds	r3, #1
 80048c8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	ee07 3a90 	vmov	s15, r3
 80048d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80048d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80048d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048e0:	ee17 3a90 	vmov	r3, s15
 80048e4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80048e6:	e005      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	61bb      	str	r3, [r7, #24]
      break;
 80048ec:	e002      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80048ee:	4b07      	ldr	r3, [pc, #28]	@ (800490c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80048f0:	61bb      	str	r3, [r7, #24]
      break;
 80048f2:	bf00      	nop
  }

  return sysclockfreq;
 80048f4:	69bb      	ldr	r3, [r7, #24]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3724      	adds	r7, #36	@ 0x24
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	58024400 	.word	0x58024400
 8004908:	03d09000 	.word	0x03d09000
 800490c:	003d0900 	.word	0x003d0900
 8004910:	017d7840 	.word	0x017d7840
 8004914:	46000000 	.word	0x46000000
 8004918:	4c742400 	.word	0x4c742400
 800491c:	4a742400 	.word	0x4a742400
 8004920:	4bbebc20 	.word	0x4bbebc20

08004924 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800492a:	f7ff fe81 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 800492e:	4602      	mov	r2, r0
 8004930:	4b10      	ldr	r3, [pc, #64]	@ (8004974 <HAL_RCC_GetHCLKFreq+0x50>)
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	0a1b      	lsrs	r3, r3, #8
 8004936:	f003 030f 	and.w	r3, r3, #15
 800493a:	490f      	ldr	r1, [pc, #60]	@ (8004978 <HAL_RCC_GetHCLKFreq+0x54>)
 800493c:	5ccb      	ldrb	r3, [r1, r3]
 800493e:	f003 031f 	and.w	r3, r3, #31
 8004942:	fa22 f303 	lsr.w	r3, r2, r3
 8004946:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004948:	4b0a      	ldr	r3, [pc, #40]	@ (8004974 <HAL_RCC_GetHCLKFreq+0x50>)
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	4a09      	ldr	r2, [pc, #36]	@ (8004978 <HAL_RCC_GetHCLKFreq+0x54>)
 8004952:	5cd3      	ldrb	r3, [r2, r3]
 8004954:	f003 031f 	and.w	r3, r3, #31
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	fa22 f303 	lsr.w	r3, r2, r3
 800495e:	4a07      	ldr	r2, [pc, #28]	@ (800497c <HAL_RCC_GetHCLKFreq+0x58>)
 8004960:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004962:	4a07      	ldr	r2, [pc, #28]	@ (8004980 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004968:	4b04      	ldr	r3, [pc, #16]	@ (800497c <HAL_RCC_GetHCLKFreq+0x58>)
 800496a:	681b      	ldr	r3, [r3, #0]
}
 800496c:	4618      	mov	r0, r3
 800496e:	3708      	adds	r7, #8
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	58024400 	.word	0x58024400
 8004978:	0800cc24 	.word	0x0800cc24
 800497c:	20000040 	.word	0x20000040
 8004980:	2000003c 	.word	0x2000003c

08004984 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004988:	f7ff ffcc 	bl	8004924 <HAL_RCC_GetHCLKFreq>
 800498c:	4602      	mov	r2, r0
 800498e:	4b06      	ldr	r3, [pc, #24]	@ (80049a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	091b      	lsrs	r3, r3, #4
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	4904      	ldr	r1, [pc, #16]	@ (80049ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800499a:	5ccb      	ldrb	r3, [r1, r3]
 800499c:	f003 031f 	and.w	r3, r3, #31
 80049a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	58024400 	.word	0x58024400
 80049ac:	0800cc24 	.word	0x0800cc24

080049b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80049b4:	f7ff ffb6 	bl	8004924 <HAL_RCC_GetHCLKFreq>
 80049b8:	4602      	mov	r2, r0
 80049ba:	4b06      	ldr	r3, [pc, #24]	@ (80049d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	0a1b      	lsrs	r3, r3, #8
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	4904      	ldr	r1, [pc, #16]	@ (80049d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80049c6:	5ccb      	ldrb	r3, [r1, r3]
 80049c8:	f003 031f 	and.w	r3, r3, #31
 80049cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	58024400 	.word	0x58024400
 80049d8:	0800cc24 	.word	0x0800cc24

080049dc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049e0:	b0ca      	sub	sp, #296	@ 0x128
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049e8:	2300      	movs	r3, #0
 80049ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049ee:	2300      	movs	r3, #0
 80049f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80049f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049fc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004a00:	2500      	movs	r5, #0
 8004a02:	ea54 0305 	orrs.w	r3, r4, r5
 8004a06:	d049      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a0e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a12:	d02f      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004a14:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a18:	d828      	bhi.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a1e:	d01a      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a24:	d822      	bhi.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004a2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a2e:	d007      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004a30:	e01c      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a32:	4bb8      	ldr	r3, [pc, #736]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a36:	4ab7      	ldr	r2, [pc, #732]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a3e:	e01a      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a44:	3308      	adds	r3, #8
 8004a46:	2102      	movs	r1, #2
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f002 fb61 	bl	8007110 <RCCEx_PLL2_Config>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a54:	e00f      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5a:	3328      	adds	r3, #40	@ 0x28
 8004a5c:	2102      	movs	r1, #2
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f002 fc08 	bl	8007274 <RCCEx_PLL3_Config>
 8004a64:	4603      	mov	r3, r0
 8004a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a6a:	e004      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a72:	e000      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004a74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10a      	bne.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004a7e:	4ba5      	ldr	r3, [pc, #660]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a82:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a8c:	4aa1      	ldr	r2, [pc, #644]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a8e:	430b      	orrs	r3, r1
 8004a90:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a92:	e003      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004aa8:	f04f 0900 	mov.w	r9, #0
 8004aac:	ea58 0309 	orrs.w	r3, r8, r9
 8004ab0:	d047      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab8:	2b04      	cmp	r3, #4
 8004aba:	d82a      	bhi.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004abc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac2:	bf00      	nop
 8004ac4:	08004ad9 	.word	0x08004ad9
 8004ac8:	08004ae7 	.word	0x08004ae7
 8004acc:	08004afd 	.word	0x08004afd
 8004ad0:	08004b1b 	.word	0x08004b1b
 8004ad4:	08004b1b 	.word	0x08004b1b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ad8:	4b8e      	ldr	r3, [pc, #568]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004adc:	4a8d      	ldr	r2, [pc, #564]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ade:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ae2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ae4:	e01a      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aea:	3308      	adds	r3, #8
 8004aec:	2100      	movs	r1, #0
 8004aee:	4618      	mov	r0, r3
 8004af0:	f002 fb0e 	bl	8007110 <RCCEx_PLL2_Config>
 8004af4:	4603      	mov	r3, r0
 8004af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004afa:	e00f      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b00:	3328      	adds	r3, #40	@ 0x28
 8004b02:	2100      	movs	r1, #0
 8004b04:	4618      	mov	r0, r3
 8004b06:	f002 fbb5 	bl	8007274 <RCCEx_PLL3_Config>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b10:	e004      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b18:	e000      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004b1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10a      	bne.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b24:	4b7b      	ldr	r3, [pc, #492]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b28:	f023 0107 	bic.w	r1, r3, #7
 8004b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b32:	4a78      	ldr	r2, [pc, #480]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b34:	430b      	orrs	r3, r1
 8004b36:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b38:	e003      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004b4e:	f04f 0b00 	mov.w	fp, #0
 8004b52:	ea5a 030b 	orrs.w	r3, sl, fp
 8004b56:	d04c      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b62:	d030      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b68:	d829      	bhi.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004b6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b6c:	d02d      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004b6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b70:	d825      	bhi.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004b72:	2b80      	cmp	r3, #128	@ 0x80
 8004b74:	d018      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004b76:	2b80      	cmp	r3, #128	@ 0x80
 8004b78:	d821      	bhi.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004b7e:	2b40      	cmp	r3, #64	@ 0x40
 8004b80:	d007      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004b82:	e01c      	b.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b84:	4b63      	ldr	r3, [pc, #396]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b88:	4a62      	ldr	r2, [pc, #392]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004b90:	e01c      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b96:	3308      	adds	r3, #8
 8004b98:	2100      	movs	r1, #0
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f002 fab8 	bl	8007110 <RCCEx_PLL2_Config>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004ba6:	e011      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bac:	3328      	adds	r3, #40	@ 0x28
 8004bae:	2100      	movs	r1, #0
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f002 fb5f 	bl	8007274 <RCCEx_PLL3_Config>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004bbc:	e006      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bc4:	e002      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004bc6:	bf00      	nop
 8004bc8:	e000      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004bca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10a      	bne.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004bd4:	4b4f      	ldr	r3, [pc, #316]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bd8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be2:	4a4c      	ldr	r2, [pc, #304]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004be4:	430b      	orrs	r3, r1
 8004be6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004be8:	e003      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004bfe:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004c02:	2300      	movs	r3, #0
 8004c04:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004c08:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	d053      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c1e:	d035      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004c20:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c24:	d82e      	bhi.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c26:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c2a:	d031      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004c2c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c30:	d828      	bhi.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c36:	d01a      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004c38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c3c:	d822      	bhi.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004c42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c46:	d007      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004c48:	e01c      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c4a:	4b32      	ldr	r3, [pc, #200]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4e:	4a31      	ldr	r2, [pc, #196]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c56:	e01c      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c5c:	3308      	adds	r3, #8
 8004c5e:	2100      	movs	r1, #0
 8004c60:	4618      	mov	r0, r3
 8004c62:	f002 fa55 	bl	8007110 <RCCEx_PLL2_Config>
 8004c66:	4603      	mov	r3, r0
 8004c68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004c6c:	e011      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c72:	3328      	adds	r3, #40	@ 0x28
 8004c74:	2100      	movs	r1, #0
 8004c76:	4618      	mov	r0, r3
 8004c78:	f002 fafc 	bl	8007274 <RCCEx_PLL3_Config>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c82:	e006      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c8a:	e002      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004c8c:	bf00      	nop
 8004c8e:	e000      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004c90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10b      	bne.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c9e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004caa:	4a1a      	ldr	r2, [pc, #104]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cac:	430b      	orrs	r3, r1
 8004cae:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cb0:	e003      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004cc6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004cca:	2300      	movs	r3, #0
 8004ccc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004cd0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	d056      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cde:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ce2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ce6:	d038      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004ce8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cec:	d831      	bhi.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004cee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004cf2:	d034      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004cf4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004cf8:	d82b      	bhi.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004cfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004cfe:	d01d      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004d00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d04:	d825      	bhi.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d006      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004d0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d0e:	d00a      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004d10:	e01f      	b.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d12:	bf00      	nop
 8004d14:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d18:	4ba2      	ldr	r3, [pc, #648]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1c:	4aa1      	ldr	r2, [pc, #644]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d24:	e01c      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2a:	3308      	adds	r3, #8
 8004d2c:	2100      	movs	r1, #0
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f002 f9ee 	bl	8007110 <RCCEx_PLL2_Config>
 8004d34:	4603      	mov	r3, r0
 8004d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004d3a:	e011      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d40:	3328      	adds	r3, #40	@ 0x28
 8004d42:	2100      	movs	r1, #0
 8004d44:	4618      	mov	r0, r3
 8004d46:	f002 fa95 	bl	8007274 <RCCEx_PLL3_Config>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d50:	e006      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d58:	e002      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004d5a:	bf00      	nop
 8004d5c:	e000      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004d5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d10b      	bne.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004d68:	4b8e      	ldr	r3, [pc, #568]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d6c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d74:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d78:	4a8a      	ldr	r2, [pc, #552]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d7e:	e003      	b.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d90:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004d94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004d98:	2300      	movs	r3, #0
 8004d9a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004d9e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004da2:	460b      	mov	r3, r1
 8004da4:	4313      	orrs	r3, r2
 8004da6:	d03a      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dae:	2b30      	cmp	r3, #48	@ 0x30
 8004db0:	d01f      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004db2:	2b30      	cmp	r3, #48	@ 0x30
 8004db4:	d819      	bhi.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004db6:	2b20      	cmp	r3, #32
 8004db8:	d00c      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004dba:	2b20      	cmp	r3, #32
 8004dbc:	d815      	bhi.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d019      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004dc2:	2b10      	cmp	r3, #16
 8004dc4:	d111      	bne.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc6:	4b77      	ldr	r3, [pc, #476]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dca:	4a76      	ldr	r2, [pc, #472]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004dd2:	e011      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd8:	3308      	adds	r3, #8
 8004dda:	2102      	movs	r1, #2
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f002 f997 	bl	8007110 <RCCEx_PLL2_Config>
 8004de2:	4603      	mov	r3, r0
 8004de4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004de8:	e006      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004df0:	e002      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004df2:	bf00      	nop
 8004df4:	e000      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004df6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004df8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10a      	bne.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004e00:	4b68      	ldr	r3, [pc, #416]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e04:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e0e:	4a65      	ldr	r2, [pc, #404]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e10:	430b      	orrs	r3, r1
 8004e12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e14:	e003      	b.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e26:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004e2a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004e34:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004e38:	460b      	mov	r3, r1
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	d051      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e48:	d035      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004e4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e4e:	d82e      	bhi.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e54:	d031      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004e56:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e5a:	d828      	bhi.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e60:	d01a      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004e62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e66:	d822      	bhi.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d003      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004e6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e70:	d007      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004e72:	e01c      	b.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e74:	4b4b      	ldr	r3, [pc, #300]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e78:	4a4a      	ldr	r2, [pc, #296]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e80:	e01c      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e86:	3308      	adds	r3, #8
 8004e88:	2100      	movs	r1, #0
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f002 f940 	bl	8007110 <RCCEx_PLL2_Config>
 8004e90:	4603      	mov	r3, r0
 8004e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e96:	e011      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9c:	3328      	adds	r3, #40	@ 0x28
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f002 f9e7 	bl	8007274 <RCCEx_PLL3_Config>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004eac:	e006      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eb4:	e002      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004eb6:	bf00      	nop
 8004eb8:	e000      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004eba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ebc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d10a      	bne.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004ec4:	4b37      	ldr	r3, [pc, #220]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ec8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ed2:	4a34      	ldr	r2, [pc, #208]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ed4:	430b      	orrs	r3, r1
 8004ed6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ed8:	e003      	b.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ede:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004eee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004ef8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004efc:	460b      	mov	r3, r1
 8004efe:	4313      	orrs	r3, r2
 8004f00:	d056      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f0c:	d033      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004f0e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f12:	d82c      	bhi.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f18:	d02f      	beq.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004f1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f1e:	d826      	bhi.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f24:	d02b      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004f26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f2a:	d820      	bhi.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f30:	d012      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f36:	d81a      	bhi.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d022      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f40:	d115      	bne.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f46:	3308      	adds	r3, #8
 8004f48:	2101      	movs	r1, #1
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f002 f8e0 	bl	8007110 <RCCEx_PLL2_Config>
 8004f50:	4603      	mov	r3, r0
 8004f52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004f56:	e015      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5c:	3328      	adds	r3, #40	@ 0x28
 8004f5e:	2101      	movs	r1, #1
 8004f60:	4618      	mov	r0, r3
 8004f62:	f002 f987 	bl	8007274 <RCCEx_PLL3_Config>
 8004f66:	4603      	mov	r3, r0
 8004f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004f6c:	e00a      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f74:	e006      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004f76:	bf00      	nop
 8004f78:	e004      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004f7a:	bf00      	nop
 8004f7c:	e002      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004f7e:	bf00      	nop
 8004f80:	e000      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004f82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10d      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004f8c:	4b05      	ldr	r3, [pc, #20]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f90:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f9a:	4a02      	ldr	r2, [pc, #8]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fa0:	e006      	b.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004fa2:	bf00      	nop
 8004fa4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004fbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004fc6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	d055      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004fd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fdc:	d033      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004fde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fe2:	d82c      	bhi.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fe8:	d02f      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004fea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fee:	d826      	bhi.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004ff0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ff4:	d02b      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004ff6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ffa:	d820      	bhi.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004ffc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005000:	d012      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005002:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005006:	d81a      	bhi.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005008:	2b00      	cmp	r3, #0
 800500a:	d022      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800500c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005010:	d115      	bne.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005016:	3308      	adds	r3, #8
 8005018:	2101      	movs	r1, #1
 800501a:	4618      	mov	r0, r3
 800501c:	f002 f878 	bl	8007110 <RCCEx_PLL2_Config>
 8005020:	4603      	mov	r3, r0
 8005022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005026:	e015      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502c:	3328      	adds	r3, #40	@ 0x28
 800502e:	2101      	movs	r1, #1
 8005030:	4618      	mov	r0, r3
 8005032:	f002 f91f 	bl	8007274 <RCCEx_PLL3_Config>
 8005036:	4603      	mov	r3, r0
 8005038:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800503c:	e00a      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005044:	e006      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005046:	bf00      	nop
 8005048:	e004      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800504a:	bf00      	nop
 800504c:	e002      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800504e:	bf00      	nop
 8005050:	e000      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005052:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10b      	bne.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800505c:	4ba3      	ldr	r3, [pc, #652]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800505e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005060:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005068:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800506c:	4a9f      	ldr	r2, [pc, #636]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800506e:	430b      	orrs	r3, r1
 8005070:	6593      	str	r3, [r2, #88]	@ 0x58
 8005072:	e003      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005078:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800507c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005084:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005088:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800508c:	2300      	movs	r3, #0
 800508e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005092:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005096:	460b      	mov	r3, r1
 8005098:	4313      	orrs	r3, r2
 800509a:	d037      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800509c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050a6:	d00e      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80050a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050ac:	d816      	bhi.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x700>
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d018      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80050b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050b6:	d111      	bne.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050b8:	4b8c      	ldr	r3, [pc, #560]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050bc:	4a8b      	ldr	r2, [pc, #556]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80050c4:	e00f      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ca:	3308      	adds	r3, #8
 80050cc:	2101      	movs	r1, #1
 80050ce:	4618      	mov	r0, r3
 80050d0:	f002 f81e 	bl	8007110 <RCCEx_PLL2_Config>
 80050d4:	4603      	mov	r3, r0
 80050d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80050da:	e004      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050e2:	e000      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80050e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10a      	bne.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80050ee:	4b7f      	ldr	r3, [pc, #508]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050f2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80050f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fc:	4a7b      	ldr	r2, [pc, #492]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050fe:	430b      	orrs	r3, r1
 8005100:	6513      	str	r3, [r2, #80]	@ 0x50
 8005102:	e003      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005104:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005108:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800510c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005114:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005118:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800511c:	2300      	movs	r3, #0
 800511e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005122:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005126:	460b      	mov	r3, r1
 8005128:	4313      	orrs	r3, r2
 800512a:	d039      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800512c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005132:	2b03      	cmp	r3, #3
 8005134:	d81c      	bhi.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005136:	a201      	add	r2, pc, #4	@ (adr r2, 800513c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800513c:	08005179 	.word	0x08005179
 8005140:	0800514d 	.word	0x0800514d
 8005144:	0800515b 	.word	0x0800515b
 8005148:	08005179 	.word	0x08005179
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800514c:	4b67      	ldr	r3, [pc, #412]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800514e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005150:	4a66      	ldr	r2, [pc, #408]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005152:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005156:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005158:	e00f      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800515a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515e:	3308      	adds	r3, #8
 8005160:	2102      	movs	r1, #2
 8005162:	4618      	mov	r0, r3
 8005164:	f001 ffd4 	bl	8007110 <RCCEx_PLL2_Config>
 8005168:	4603      	mov	r3, r0
 800516a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800516e:	e004      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005176:	e000      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005178:	bf00      	nop
    }

    if (ret == HAL_OK)
 800517a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10a      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005182:	4b5a      	ldr	r3, [pc, #360]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005186:	f023 0103 	bic.w	r1, r3, #3
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005190:	4a56      	ldr	r2, [pc, #344]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005192:	430b      	orrs	r3, r1
 8005194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005196:	e003      	b.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005198:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800519c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80051ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051b0:	2300      	movs	r3, #0
 80051b2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80051ba:	460b      	mov	r3, r1
 80051bc:	4313      	orrs	r3, r2
 80051be:	f000 809f 	beq.w	8005300 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051c2:	4b4b      	ldr	r3, [pc, #300]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a4a      	ldr	r2, [pc, #296]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80051c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051ce:	f7fd f8a7 	bl	8002320 <HAL_GetTick>
 80051d2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051d6:	e00b      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051d8:	f7fd f8a2 	bl	8002320 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	2b64      	cmp	r3, #100	@ 0x64
 80051e6:	d903      	bls.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051ee:	e005      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051f0:	4b3f      	ldr	r3, [pc, #252]	@ (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0ed      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80051fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005200:	2b00      	cmp	r3, #0
 8005202:	d179      	bne.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005204:	4b39      	ldr	r3, [pc, #228]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005206:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005210:	4053      	eors	r3, r2
 8005212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005216:	2b00      	cmp	r3, #0
 8005218:	d015      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800521a:	4b34      	ldr	r3, [pc, #208]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800521c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005222:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005226:	4b31      	ldr	r3, [pc, #196]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800522a:	4a30      	ldr	r2, [pc, #192]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800522c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005230:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005232:	4b2e      	ldr	r3, [pc, #184]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005236:	4a2d      	ldr	r2, [pc, #180]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005238:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800523c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800523e:	4a2b      	ldr	r2, [pc, #172]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005240:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005244:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800524e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005252:	d118      	bne.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005254:	f7fd f864 	bl	8002320 <HAL_GetTick>
 8005258:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800525c:	e00d      	b.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800525e:	f7fd f85f 	bl	8002320 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005268:	1ad2      	subs	r2, r2, r3
 800526a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800526e:	429a      	cmp	r2, r3
 8005270:	d903      	bls.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005278:	e005      	b.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800527a:	4b1c      	ldr	r3, [pc, #112]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800527c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0eb      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800528a:	2b00      	cmp	r3, #0
 800528c:	d129      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800528e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005292:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005296:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800529a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800529e:	d10e      	bne.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80052a0:	4b12      	ldr	r3, [pc, #72]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80052a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052b0:	091a      	lsrs	r2, r3, #4
 80052b2:	4b10      	ldr	r3, [pc, #64]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80052b4:	4013      	ands	r3, r2
 80052b6:	4a0d      	ldr	r2, [pc, #52]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052b8:	430b      	orrs	r3, r1
 80052ba:	6113      	str	r3, [r2, #16]
 80052bc:	e005      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80052be:	4b0b      	ldr	r3, [pc, #44]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	4a0a      	ldr	r2, [pc, #40]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80052c8:	6113      	str	r3, [r2, #16]
 80052ca:	4b08      	ldr	r3, [pc, #32]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052cc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80052ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052da:	4a04      	ldr	r2, [pc, #16]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052dc:	430b      	orrs	r3, r1
 80052de:	6713      	str	r3, [r2, #112]	@ 0x70
 80052e0:	e00e      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80052ea:	e009      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80052ec:	58024400 	.word	0x58024400
 80052f0:	58024800 	.word	0x58024800
 80052f4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	f002 0301 	and.w	r3, r2, #1
 800530c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005310:	2300      	movs	r3, #0
 8005312:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005316:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800531a:	460b      	mov	r3, r1
 800531c:	4313      	orrs	r3, r2
 800531e:	f000 8089 	beq.w	8005434 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005326:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005328:	2b28      	cmp	r3, #40	@ 0x28
 800532a:	d86b      	bhi.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800532c:	a201      	add	r2, pc, #4	@ (adr r2, 8005334 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800532e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005332:	bf00      	nop
 8005334:	0800540d 	.word	0x0800540d
 8005338:	08005405 	.word	0x08005405
 800533c:	08005405 	.word	0x08005405
 8005340:	08005405 	.word	0x08005405
 8005344:	08005405 	.word	0x08005405
 8005348:	08005405 	.word	0x08005405
 800534c:	08005405 	.word	0x08005405
 8005350:	08005405 	.word	0x08005405
 8005354:	080053d9 	.word	0x080053d9
 8005358:	08005405 	.word	0x08005405
 800535c:	08005405 	.word	0x08005405
 8005360:	08005405 	.word	0x08005405
 8005364:	08005405 	.word	0x08005405
 8005368:	08005405 	.word	0x08005405
 800536c:	08005405 	.word	0x08005405
 8005370:	08005405 	.word	0x08005405
 8005374:	080053ef 	.word	0x080053ef
 8005378:	08005405 	.word	0x08005405
 800537c:	08005405 	.word	0x08005405
 8005380:	08005405 	.word	0x08005405
 8005384:	08005405 	.word	0x08005405
 8005388:	08005405 	.word	0x08005405
 800538c:	08005405 	.word	0x08005405
 8005390:	08005405 	.word	0x08005405
 8005394:	0800540d 	.word	0x0800540d
 8005398:	08005405 	.word	0x08005405
 800539c:	08005405 	.word	0x08005405
 80053a0:	08005405 	.word	0x08005405
 80053a4:	08005405 	.word	0x08005405
 80053a8:	08005405 	.word	0x08005405
 80053ac:	08005405 	.word	0x08005405
 80053b0:	08005405 	.word	0x08005405
 80053b4:	0800540d 	.word	0x0800540d
 80053b8:	08005405 	.word	0x08005405
 80053bc:	08005405 	.word	0x08005405
 80053c0:	08005405 	.word	0x08005405
 80053c4:	08005405 	.word	0x08005405
 80053c8:	08005405 	.word	0x08005405
 80053cc:	08005405 	.word	0x08005405
 80053d0:	08005405 	.word	0x08005405
 80053d4:	0800540d 	.word	0x0800540d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053dc:	3308      	adds	r3, #8
 80053de:	2101      	movs	r1, #1
 80053e0:	4618      	mov	r0, r3
 80053e2:	f001 fe95 	bl	8007110 <RCCEx_PLL2_Config>
 80053e6:	4603      	mov	r3, r0
 80053e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80053ec:	e00f      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f2:	3328      	adds	r3, #40	@ 0x28
 80053f4:	2101      	movs	r1, #1
 80053f6:	4618      	mov	r0, r3
 80053f8:	f001 ff3c 	bl	8007274 <RCCEx_PLL3_Config>
 80053fc:	4603      	mov	r3, r0
 80053fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005402:	e004      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800540a:	e000      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800540c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800540e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10a      	bne.n	800542c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005416:	4bbf      	ldr	r3, [pc, #764]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800541a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800541e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005422:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005424:	4abb      	ldr	r2, [pc, #748]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005426:	430b      	orrs	r3, r1
 8005428:	6553      	str	r3, [r2, #84]	@ 0x54
 800542a:	e003      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800542c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005430:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543c:	f002 0302 	and.w	r3, r2, #2
 8005440:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005444:	2300      	movs	r3, #0
 8005446:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800544a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800544e:	460b      	mov	r3, r1
 8005450:	4313      	orrs	r3, r2
 8005452:	d041      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005458:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800545a:	2b05      	cmp	r3, #5
 800545c:	d824      	bhi.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800545e:	a201      	add	r2, pc, #4	@ (adr r2, 8005464 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005464:	080054b1 	.word	0x080054b1
 8005468:	0800547d 	.word	0x0800547d
 800546c:	08005493 	.word	0x08005493
 8005470:	080054b1 	.word	0x080054b1
 8005474:	080054b1 	.word	0x080054b1
 8005478:	080054b1 	.word	0x080054b1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800547c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005480:	3308      	adds	r3, #8
 8005482:	2101      	movs	r1, #1
 8005484:	4618      	mov	r0, r3
 8005486:	f001 fe43 	bl	8007110 <RCCEx_PLL2_Config>
 800548a:	4603      	mov	r3, r0
 800548c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005490:	e00f      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005496:	3328      	adds	r3, #40	@ 0x28
 8005498:	2101      	movs	r1, #1
 800549a:	4618      	mov	r0, r3
 800549c:	f001 feea 	bl	8007274 <RCCEx_PLL3_Config>
 80054a0:	4603      	mov	r3, r0
 80054a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80054a6:	e004      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054ae:	e000      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80054b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10a      	bne.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80054ba:	4b96      	ldr	r3, [pc, #600]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054be:	f023 0107 	bic.w	r1, r3, #7
 80054c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054c8:	4a92      	ldr	r2, [pc, #584]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054ca:	430b      	orrs	r3, r1
 80054cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80054ce:	e003      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80054d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e0:	f002 0304 	and.w	r3, r2, #4
 80054e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054e8:	2300      	movs	r3, #0
 80054ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054ee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4313      	orrs	r3, r2
 80054f6:	d044      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80054f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005500:	2b05      	cmp	r3, #5
 8005502:	d825      	bhi.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005504:	a201      	add	r2, pc, #4	@ (adr r2, 800550c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800550a:	bf00      	nop
 800550c:	08005559 	.word	0x08005559
 8005510:	08005525 	.word	0x08005525
 8005514:	0800553b 	.word	0x0800553b
 8005518:	08005559 	.word	0x08005559
 800551c:	08005559 	.word	0x08005559
 8005520:	08005559 	.word	0x08005559
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005528:	3308      	adds	r3, #8
 800552a:	2101      	movs	r1, #1
 800552c:	4618      	mov	r0, r3
 800552e:	f001 fdef 	bl	8007110 <RCCEx_PLL2_Config>
 8005532:	4603      	mov	r3, r0
 8005534:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005538:	e00f      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800553a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553e:	3328      	adds	r3, #40	@ 0x28
 8005540:	2101      	movs	r1, #1
 8005542:	4618      	mov	r0, r3
 8005544:	f001 fe96 	bl	8007274 <RCCEx_PLL3_Config>
 8005548:	4603      	mov	r3, r0
 800554a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800554e:	e004      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005556:	e000      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005558:	bf00      	nop
    }

    if (ret == HAL_OK)
 800555a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10b      	bne.n	800557a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005562:	4b6c      	ldr	r3, [pc, #432]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005566:	f023 0107 	bic.w	r1, r3, #7
 800556a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005572:	4a68      	ldr	r2, [pc, #416]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005574:	430b      	orrs	r3, r1
 8005576:	6593      	str	r3, [r2, #88]	@ 0x58
 8005578:	e003      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800557a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800557e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558a:	f002 0320 	and.w	r3, r2, #32
 800558e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005592:	2300      	movs	r3, #0
 8005594:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005598:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800559c:	460b      	mov	r3, r1
 800559e:	4313      	orrs	r3, r2
 80055a0:	d055      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80055a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055ae:	d033      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80055b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055b4:	d82c      	bhi.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ba:	d02f      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80055bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055c0:	d826      	bhi.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80055c6:	d02b      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80055c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80055cc:	d820      	bhi.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055d2:	d012      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80055d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055d8:	d81a      	bhi.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d022      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80055de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055e2:	d115      	bne.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80055e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e8:	3308      	adds	r3, #8
 80055ea:	2100      	movs	r1, #0
 80055ec:	4618      	mov	r0, r3
 80055ee:	f001 fd8f 	bl	8007110 <RCCEx_PLL2_Config>
 80055f2:	4603      	mov	r3, r0
 80055f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80055f8:	e015      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80055fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055fe:	3328      	adds	r3, #40	@ 0x28
 8005600:	2102      	movs	r1, #2
 8005602:	4618      	mov	r0, r3
 8005604:	f001 fe36 	bl	8007274 <RCCEx_PLL3_Config>
 8005608:	4603      	mov	r3, r0
 800560a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800560e:	e00a      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005616:	e006      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005618:	bf00      	nop
 800561a:	e004      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800561c:	bf00      	nop
 800561e:	e002      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005620:	bf00      	nop
 8005622:	e000      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005624:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800562a:	2b00      	cmp	r3, #0
 800562c:	d10b      	bne.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800562e:	4b39      	ldr	r3, [pc, #228]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005632:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800563a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800563e:	4a35      	ldr	r2, [pc, #212]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005640:	430b      	orrs	r3, r1
 8005642:	6553      	str	r3, [r2, #84]	@ 0x54
 8005644:	e003      	b.n	800564e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800564a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800564e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005656:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800565a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800565e:	2300      	movs	r3, #0
 8005660:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005664:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005668:	460b      	mov	r3, r1
 800566a:	4313      	orrs	r3, r2
 800566c:	d058      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800566e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005672:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005676:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800567a:	d033      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800567c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005680:	d82c      	bhi.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005686:	d02f      	beq.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800568c:	d826      	bhi.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800568e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005692:	d02b      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005694:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005698:	d820      	bhi.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800569a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800569e:	d012      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80056a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056a4:	d81a      	bhi.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d022      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80056aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ae:	d115      	bne.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b4:	3308      	adds	r3, #8
 80056b6:	2100      	movs	r1, #0
 80056b8:	4618      	mov	r0, r3
 80056ba:	f001 fd29 	bl	8007110 <RCCEx_PLL2_Config>
 80056be:	4603      	mov	r3, r0
 80056c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80056c4:	e015      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ca:	3328      	adds	r3, #40	@ 0x28
 80056cc:	2102      	movs	r1, #2
 80056ce:	4618      	mov	r0, r3
 80056d0:	f001 fdd0 	bl	8007274 <RCCEx_PLL3_Config>
 80056d4:	4603      	mov	r3, r0
 80056d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80056da:	e00a      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056e2:	e006      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80056e4:	bf00      	nop
 80056e6:	e004      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80056e8:	bf00      	nop
 80056ea:	e002      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80056ec:	bf00      	nop
 80056ee:	e000      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80056f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d10e      	bne.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056fa:	4b06      	ldr	r3, [pc, #24]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056fe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005706:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800570a:	4a02      	ldr	r2, [pc, #8]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800570c:	430b      	orrs	r3, r1
 800570e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005710:	e006      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005712:	bf00      	nop
 8005714:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005718:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800571c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005728:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800572c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005730:	2300      	movs	r3, #0
 8005732:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005736:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800573a:	460b      	mov	r3, r1
 800573c:	4313      	orrs	r3, r2
 800573e:	d055      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005744:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005748:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800574c:	d033      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800574e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005752:	d82c      	bhi.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005758:	d02f      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800575a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800575e:	d826      	bhi.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005760:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005764:	d02b      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005766:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800576a:	d820      	bhi.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800576c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005770:	d012      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005772:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005776:	d81a      	bhi.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005778:	2b00      	cmp	r3, #0
 800577a:	d022      	beq.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800577c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005780:	d115      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005786:	3308      	adds	r3, #8
 8005788:	2100      	movs	r1, #0
 800578a:	4618      	mov	r0, r3
 800578c:	f001 fcc0 	bl	8007110 <RCCEx_PLL2_Config>
 8005790:	4603      	mov	r3, r0
 8005792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005796:	e015      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579c:	3328      	adds	r3, #40	@ 0x28
 800579e:	2102      	movs	r1, #2
 80057a0:	4618      	mov	r0, r3
 80057a2:	f001 fd67 	bl	8007274 <RCCEx_PLL3_Config>
 80057a6:	4603      	mov	r3, r0
 80057a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80057ac:	e00a      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057b4:	e006      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057b6:	bf00      	nop
 80057b8:	e004      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057ba:	bf00      	nop
 80057bc:	e002      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057be:	bf00      	nop
 80057c0:	e000      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10b      	bne.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80057cc:	4ba1      	ldr	r3, [pc, #644]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80057d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80057dc:	4a9d      	ldr	r2, [pc, #628]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057de:	430b      	orrs	r3, r1
 80057e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80057e2:	e003      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80057ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f4:	f002 0308 	and.w	r3, r2, #8
 80057f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80057fc:	2300      	movs	r3, #0
 80057fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005802:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005806:	460b      	mov	r3, r1
 8005808:	4313      	orrs	r3, r2
 800580a:	d01e      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005814:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005818:	d10c      	bne.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800581a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800581e:	3328      	adds	r3, #40	@ 0x28
 8005820:	2102      	movs	r1, #2
 8005822:	4618      	mov	r0, r3
 8005824:	f001 fd26 	bl	8007274 <RCCEx_PLL3_Config>
 8005828:	4603      	mov	r3, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005834:	4b87      	ldr	r3, [pc, #540]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005838:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800583c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005840:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005844:	4a83      	ldr	r2, [pc, #524]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005846:	430b      	orrs	r3, r1
 8005848:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800584a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800584e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005852:	f002 0310 	and.w	r3, r2, #16
 8005856:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800585a:	2300      	movs	r3, #0
 800585c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005860:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005864:	460b      	mov	r3, r1
 8005866:	4313      	orrs	r3, r2
 8005868:	d01e      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800586a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800586e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005876:	d10c      	bne.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800587c:	3328      	adds	r3, #40	@ 0x28
 800587e:	2102      	movs	r1, #2
 8005880:	4618      	mov	r0, r3
 8005882:	f001 fcf7 	bl	8007274 <RCCEx_PLL3_Config>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d002      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005892:	4b70      	ldr	r3, [pc, #448]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005896:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800589a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80058a2:	4a6c      	ldr	r2, [pc, #432]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058a4:	430b      	orrs	r3, r1
 80058a6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80058b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058b8:	2300      	movs	r3, #0
 80058ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058be:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80058c2:	460b      	mov	r3, r1
 80058c4:	4313      	orrs	r3, r2
 80058c6:	d03e      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80058c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80058d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058d4:	d022      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80058d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058da:	d81b      	bhi.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80058e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058e4:	d00b      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80058e6:	e015      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80058e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ec:	3308      	adds	r3, #8
 80058ee:	2100      	movs	r1, #0
 80058f0:	4618      	mov	r0, r3
 80058f2:	f001 fc0d 	bl	8007110 <RCCEx_PLL2_Config>
 80058f6:	4603      	mov	r3, r0
 80058f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80058fc:	e00f      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005902:	3328      	adds	r3, #40	@ 0x28
 8005904:	2102      	movs	r1, #2
 8005906:	4618      	mov	r0, r3
 8005908:	f001 fcb4 	bl	8007274 <RCCEx_PLL3_Config>
 800590c:	4603      	mov	r3, r0
 800590e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005912:	e004      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800591a:	e000      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800591c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800591e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10b      	bne.n	800593e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005926:	4b4b      	ldr	r3, [pc, #300]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800592a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800592e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005932:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005936:	4a47      	ldr	r2, [pc, #284]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005938:	430b      	orrs	r3, r1
 800593a:	6593      	str	r3, [r2, #88]	@ 0x58
 800593c:	e003      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800593e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005942:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005952:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005954:	2300      	movs	r3, #0
 8005956:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005958:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800595c:	460b      	mov	r3, r1
 800595e:	4313      	orrs	r3, r2
 8005960:	d03b      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800596a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800596e:	d01f      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005970:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005974:	d818      	bhi.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005976:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800597a:	d003      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800597c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005980:	d007      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005982:	e011      	b.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005984:	4b33      	ldr	r3, [pc, #204]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005988:	4a32      	ldr	r2, [pc, #200]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800598a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800598e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005990:	e00f      	b.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005996:	3328      	adds	r3, #40	@ 0x28
 8005998:	2101      	movs	r1, #1
 800599a:	4618      	mov	r0, r3
 800599c:	f001 fc6a 	bl	8007274 <RCCEx_PLL3_Config>
 80059a0:	4603      	mov	r3, r0
 80059a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80059a6:	e004      	b.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ae:	e000      	b.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80059b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d10b      	bne.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059ba:	4b26      	ldr	r3, [pc, #152]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80059c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ca:	4a22      	ldr	r2, [pc, #136]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059cc:	430b      	orrs	r3, r1
 80059ce:	6553      	str	r3, [r2, #84]	@ 0x54
 80059d0:	e003      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80059da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80059e6:	673b      	str	r3, [r7, #112]	@ 0x70
 80059e8:	2300      	movs	r3, #0
 80059ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80059ec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80059f0:	460b      	mov	r3, r1
 80059f2:	4313      	orrs	r3, r2
 80059f4:	d034      	beq.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80059f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a04:	d007      	beq.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005a06:	e011      	b.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a08:	4b12      	ldr	r3, [pc, #72]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0c:	4a11      	ldr	r2, [pc, #68]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005a14:	e00e      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1a:	3308      	adds	r3, #8
 8005a1c:	2102      	movs	r1, #2
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f001 fb76 	bl	8007110 <RCCEx_PLL2_Config>
 8005a24:	4603      	mov	r3, r0
 8005a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005a2a:	e003      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10d      	bne.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005a3c:	4b05      	ldr	r3, [pc, #20]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a40:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a4a:	4a02      	ldr	r2, [pc, #8]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a4c:	430b      	orrs	r3, r1
 8005a4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a50:	e006      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005a52:	bf00      	nop
 8005a54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a68:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a6e:	2300      	movs	r3, #0
 8005a70:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a72:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005a76:	460b      	mov	r3, r1
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	d00c      	beq.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a80:	3328      	adds	r3, #40	@ 0x28
 8005a82:	2102      	movs	r1, #2
 8005a84:	4618      	mov	r0, r3
 8005a86:	f001 fbf5 	bl	8007274 <RCCEx_PLL3_Config>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005aa2:	663b      	str	r3, [r7, #96]	@ 0x60
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	667b      	str	r3, [r7, #100]	@ 0x64
 8005aa8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005aac:	460b      	mov	r3, r1
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	d038      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005abe:	d018      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005ac0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ac4:	d811      	bhi.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005ac6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aca:	d014      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ad0:	d80b      	bhi.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d011      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ada:	d106      	bne.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005adc:	4bc3      	ldr	r3, [pc, #780]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae0:	4ac2      	ldr	r2, [pc, #776]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ae2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ae6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005ae8:	e008      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005af0:	e004      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005af2:	bf00      	nop
 8005af4:	e002      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005af6:	bf00      	nop
 8005af8:	e000      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005afa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005afc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10b      	bne.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b04:	4bb9      	ldr	r3, [pc, #740]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b08:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b14:	4ab5      	ldr	r2, [pc, #724]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b16:	430b      	orrs	r3, r1
 8005b18:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b1a:	e003      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005b30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b32:	2300      	movs	r3, #0
 8005b34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b36:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	d009      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b40:	4baa      	ldr	r3, [pc, #680]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b44:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b4e:	4aa7      	ldr	r2, [pc, #668]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b50:	430b      	orrs	r3, r1
 8005b52:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005b60:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b62:	2300      	movs	r3, #0
 8005b64:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b66:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	d00a      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005b70:	4b9e      	ldr	r3, [pc, #632]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005b80:	4a9a      	ldr	r2, [pc, #616]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b82:	430b      	orrs	r3, r1
 8005b84:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005b92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b94:	2300      	movs	r3, #0
 8005b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b98:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	d009      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005ba2:	4b92      	ldr	r3, [pc, #584]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ba6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bb0:	4a8e      	ldr	r2, [pc, #568]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bb2:	430b      	orrs	r3, r1
 8005bb4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbe:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005bc2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bc8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005bcc:	460b      	mov	r3, r1
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	d00e      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005bd2:	4b86      	ldr	r3, [pc, #536]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	4a85      	ldr	r2, [pc, #532]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bd8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005bdc:	6113      	str	r3, [r2, #16]
 8005bde:	4b83      	ldr	r3, [pc, #524]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005be0:	6919      	ldr	r1, [r3, #16]
 8005be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005bea:	4a80      	ldr	r2, [pc, #512]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bec:	430b      	orrs	r3, r1
 8005bee:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bfe:	2300      	movs	r3, #0
 8005c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c02:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005c06:	460b      	mov	r3, r1
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	d009      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005c0c:	4b77      	ldr	r3, [pc, #476]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c10:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c1a:	4a74      	ldr	r2, [pc, #464]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c1c:	430b      	orrs	r3, r1
 8005c1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c28:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005c2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c2e:	2300      	movs	r3, #0
 8005c30:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c32:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005c36:	460b      	mov	r3, r1
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	d00a      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005c3c:	4b6b      	ldr	r3, [pc, #428]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c40:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c4c:	4a67      	ldr	r2, [pc, #412]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c4e:	430b      	orrs	r3, r1
 8005c50:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5a:	2100      	movs	r1, #0
 8005c5c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c64:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005c68:	460b      	mov	r3, r1
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	d011      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c72:	3308      	adds	r3, #8
 8005c74:	2100      	movs	r1, #0
 8005c76:	4618      	mov	r0, r3
 8005c78:	f001 fa4a 	bl	8007110 <RCCEx_PLL2_Config>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d003      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c9a:	2100      	movs	r1, #0
 8005c9c:	6239      	str	r1, [r7, #32]
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ca4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005ca8:	460b      	mov	r3, r1
 8005caa:	4313      	orrs	r3, r2
 8005cac:	d011      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cb2:	3308      	adds	r3, #8
 8005cb4:	2101      	movs	r1, #1
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f001 fa2a 	bl	8007110 <RCCEx_PLL2_Config>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cda:	2100      	movs	r1, #0
 8005cdc:	61b9      	str	r1, [r7, #24]
 8005cde:	f003 0304 	and.w	r3, r3, #4
 8005ce2:	61fb      	str	r3, [r7, #28]
 8005ce4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005ce8:	460b      	mov	r3, r1
 8005cea:	4313      	orrs	r3, r2
 8005cec:	d011      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf2:	3308      	adds	r3, #8
 8005cf4:	2102      	movs	r1, #2
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f001 fa0a 	bl	8007110 <RCCEx_PLL2_Config>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d003      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	6139      	str	r1, [r7, #16]
 8005d1e:	f003 0308 	and.w	r3, r3, #8
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005d28:	460b      	mov	r3, r1
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	d011      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d32:	3328      	adds	r3, #40	@ 0x28
 8005d34:	2100      	movs	r1, #0
 8005d36:	4618      	mov	r0, r3
 8005d38:	f001 fa9c 	bl	8007274 <RCCEx_PLL3_Config>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d003      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	2100      	movs	r1, #0
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	f003 0310 	and.w	r3, r3, #16
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005d68:	460b      	mov	r3, r1
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	d011      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d72:	3328      	adds	r3, #40	@ 0x28
 8005d74:	2101      	movs	r1, #1
 8005d76:	4618      	mov	r0, r3
 8005d78:	f001 fa7c 	bl	8007274 <RCCEx_PLL3_Config>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9a:	2100      	movs	r1, #0
 8005d9c:	6039      	str	r1, [r7, #0]
 8005d9e:	f003 0320 	and.w	r3, r3, #32
 8005da2:	607b      	str	r3, [r7, #4]
 8005da4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005da8:	460b      	mov	r3, r1
 8005daa:	4313      	orrs	r3, r2
 8005dac:	d011      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db2:	3328      	adds	r3, #40	@ 0x28
 8005db4:	2102      	movs	r1, #2
 8005db6:	4618      	mov	r0, r3
 8005db8:	f001 fa5c 	bl	8007274 <RCCEx_PLL3_Config>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005dd2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d101      	bne.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	e000      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005de6:	46bd      	mov	sp, r7
 8005de8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dec:	58024400 	.word	0x58024400

08005df0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b090      	sub	sp, #64	@ 0x40
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005dfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dfe:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005e02:	430b      	orrs	r3, r1
 8005e04:	f040 8094 	bne.w	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005e08:	4b9e      	ldr	r3, [pc, #632]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e0c:	f003 0307 	and.w	r3, r3, #7
 8005e10:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e14:	2b04      	cmp	r3, #4
 8005e16:	f200 8087 	bhi.w	8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e20:	08005e35 	.word	0x08005e35
 8005e24:	08005e5d 	.word	0x08005e5d
 8005e28:	08005e85 	.word	0x08005e85
 8005e2c:	08005f21 	.word	0x08005f21
 8005e30:	08005ead 	.word	0x08005ead
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e34:	4b93      	ldr	r3, [pc, #588]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e40:	d108      	bne.n	8005e54 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e46:	4618      	mov	r0, r3
 8005e48:	f001 f810 	bl	8006e6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e50:	f000 bd45 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e54:	2300      	movs	r3, #0
 8005e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e58:	f000 bd41 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e5c:	4b89      	ldr	r3, [pc, #548]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e68:	d108      	bne.n	8005e7c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e6a:	f107 0318 	add.w	r3, r7, #24
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 fd54 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e78:	f000 bd31 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e80:	f000 bd2d 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005e84:	4b7f      	ldr	r3, [pc, #508]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e90:	d108      	bne.n	8005ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e92:	f107 030c 	add.w	r3, r7, #12
 8005e96:	4618      	mov	r0, r3
 8005e98:	f000 fe94 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ea0:	f000 bd1d 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ea8:	f000 bd19 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005eac:	4b75      	ldr	r3, [pc, #468]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005eb4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005eb6:	4b73      	ldr	r3, [pc, #460]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0304 	and.w	r3, r3, #4
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d10c      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d109      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ec8:	4b6e      	ldr	r3, [pc, #440]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	08db      	lsrs	r3, r3, #3
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	4a6d      	ldr	r2, [pc, #436]	@ (8006088 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005eda:	e01f      	b.n	8005f1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005edc:	4b69      	ldr	r3, [pc, #420]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ee4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ee8:	d106      	bne.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ef0:	d102      	bne.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005ef2:	4b66      	ldr	r3, [pc, #408]	@ (800608c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ef6:	e011      	b.n	8005f1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005ef8:	4b62      	ldr	r3, [pc, #392]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f04:	d106      	bne.n	8005f14 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f0c:	d102      	bne.n	8005f14 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005f0e:	4b60      	ldr	r3, [pc, #384]	@ (8006090 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f12:	e003      	b.n	8005f1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005f14:	2300      	movs	r3, #0
 8005f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005f18:	f000 bce1 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005f1c:	f000 bcdf 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005f20:	4b5c      	ldr	r3, [pc, #368]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f24:	f000 bcdb 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f2c:	f000 bcd7 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8005f30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f34:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005f38:	430b      	orrs	r3, r1
 8005f3a:	f040 80ad 	bne.w	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8005f3e:	4b51      	ldr	r3, [pc, #324]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f42:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005f46:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f4e:	d056      	beq.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f56:	f200 8090 	bhi.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f5c:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f5e:	f000 8088 	beq.w	8006072 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8005f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f64:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f66:	f200 8088 	bhi.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6c:	2b80      	cmp	r3, #128	@ 0x80
 8005f6e:	d032      	beq.n	8005fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f72:	2b80      	cmp	r3, #128	@ 0x80
 8005f74:	f200 8081 	bhi.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f80:	2b40      	cmp	r3, #64	@ 0x40
 8005f82:	d014      	beq.n	8005fae <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8005f84:	e079      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f86:	4b3f      	ldr	r3, [pc, #252]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f92:	d108      	bne.n	8005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f000 ff67 	bl	8006e6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fa2:	f000 bc9c 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005faa:	f000 bc98 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005fae:	4b35      	ldr	r3, [pc, #212]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fba:	d108      	bne.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fbc:	f107 0318 	add.w	r3, r7, #24
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f000 fcab 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fca:	f000 bc88 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fd2:	f000 bc84 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fe2:	d108      	bne.n	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fe4:	f107 030c 	add.w	r3, r7, #12
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f000 fdeb 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ff2:	f000 bc74 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ffa:	f000 bc70 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005ffe:	4b21      	ldr	r3, [pc, #132]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006002:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006006:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006008:	4b1e      	ldr	r3, [pc, #120]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 0304 	and.w	r3, r3, #4
 8006010:	2b04      	cmp	r3, #4
 8006012:	d10c      	bne.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006016:	2b00      	cmp	r3, #0
 8006018:	d109      	bne.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800601a:	4b1a      	ldr	r3, [pc, #104]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	08db      	lsrs	r3, r3, #3
 8006020:	f003 0303 	and.w	r3, r3, #3
 8006024:	4a18      	ldr	r2, [pc, #96]	@ (8006088 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006026:	fa22 f303 	lsr.w	r3, r2, r3
 800602a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800602c:	e01f      	b.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800602e:	4b15      	ldr	r3, [pc, #84]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006036:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800603a:	d106      	bne.n	800604a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800603c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800603e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006042:	d102      	bne.n	800604a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006044:	4b11      	ldr	r3, [pc, #68]	@ (800608c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006046:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006048:	e011      	b.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800604a:	4b0e      	ldr	r3, [pc, #56]	@ (8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006052:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006056:	d106      	bne.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800605a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800605e:	d102      	bne.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006060:	4b0b      	ldr	r3, [pc, #44]	@ (8006090 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006062:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006064:	e003      	b.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006066:	2300      	movs	r3, #0
 8006068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800606a:	f000 bc38 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800606e:	f000 bc36 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006072:	4b08      	ldr	r3, [pc, #32]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006076:	f000 bc32 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800607a:	2300      	movs	r3, #0
 800607c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800607e:	f000 bc2e 	b.w	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006082:	bf00      	nop
 8006084:	58024400 	.word	0x58024400
 8006088:	03d09000 	.word	0x03d09000
 800608c:	003d0900 	.word	0x003d0900
 8006090:	017d7840 	.word	0x017d7840
 8006094:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006098:	e9d7 2300 	ldrd	r2, r3, [r7]
 800609c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80060a0:	430b      	orrs	r3, r1
 80060a2:	f040 809c 	bne.w	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80060a6:	4b9e      	ldr	r3, [pc, #632]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80060a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060aa:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80060ae:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80060b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060b6:	d054      	beq.n	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80060b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060be:	f200 808b 	bhi.w	80061d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80060c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80060c8:	f000 8083 	beq.w	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80060cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80060d2:	f200 8081 	bhi.w	80061d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80060d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060dc:	d02f      	beq.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80060de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060e4:	d878      	bhi.n	80061d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80060e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d004      	beq.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80060ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060f2:	d012      	beq.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80060f4:	e070      	b.n	80061d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80060f6:	4b8a      	ldr	r3, [pc, #552]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006102:	d107      	bne.n	8006114 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006104:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006108:	4618      	mov	r0, r3
 800610a:	f000 feaf 	bl	8006e6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800610e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006112:	e3e4      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006114:	2300      	movs	r3, #0
 8006116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006118:	e3e1      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800611a:	4b81      	ldr	r3, [pc, #516]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006122:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006126:	d107      	bne.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006128:	f107 0318 	add.w	r3, r7, #24
 800612c:	4618      	mov	r0, r3
 800612e:	f000 fbf5 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006136:	e3d2      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006138:	2300      	movs	r3, #0
 800613a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800613c:	e3cf      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800613e:	4b78      	ldr	r3, [pc, #480]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006146:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800614a:	d107      	bne.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800614c:	f107 030c 	add.w	r3, r7, #12
 8006150:	4618      	mov	r0, r3
 8006152:	f000 fd37 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800615a:	e3c0      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800615c:	2300      	movs	r3, #0
 800615e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006160:	e3bd      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006162:	4b6f      	ldr	r3, [pc, #444]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006166:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800616a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800616c:	4b6c      	ldr	r3, [pc, #432]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0304 	and.w	r3, r3, #4
 8006174:	2b04      	cmp	r3, #4
 8006176:	d10c      	bne.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800617a:	2b00      	cmp	r3, #0
 800617c:	d109      	bne.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800617e:	4b68      	ldr	r3, [pc, #416]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	08db      	lsrs	r3, r3, #3
 8006184:	f003 0303 	and.w	r3, r3, #3
 8006188:	4a66      	ldr	r2, [pc, #408]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800618a:	fa22 f303 	lsr.w	r3, r2, r3
 800618e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006190:	e01e      	b.n	80061d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006192:	4b63      	ldr	r3, [pc, #396]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800619a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800619e:	d106      	bne.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80061a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061a6:	d102      	bne.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80061a8:	4b5f      	ldr	r3, [pc, #380]	@ (8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80061aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061ac:	e010      	b.n	80061d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80061ae:	4b5c      	ldr	r3, [pc, #368]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061ba:	d106      	bne.n	80061ca <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80061bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061c2:	d102      	bne.n	80061ca <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80061c4:	4b59      	ldr	r3, [pc, #356]	@ (800632c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80061c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061c8:	e002      	b.n	80061d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80061ca:	2300      	movs	r3, #0
 80061cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80061ce:	e386      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80061d0:	e385      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80061d2:	4b57      	ldr	r3, [pc, #348]	@ (8006330 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80061d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061d6:	e382      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80061d8:	2300      	movs	r3, #0
 80061da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061dc:	e37f      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80061de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061e2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80061e6:	430b      	orrs	r3, r1
 80061e8:	f040 80a7 	bne.w	800633a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80061ec:	4b4c      	ldr	r3, [pc, #304]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80061ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061f0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80061f4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80061f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061fc:	d055      	beq.n	80062aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80061fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006200:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006204:	f200 8096 	bhi.w	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800620e:	f000 8084 	beq.w	800631a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006214:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006218:	f200 808c 	bhi.w	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800621c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006222:	d030      	beq.n	8006286 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006226:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800622a:	f200 8083 	bhi.w	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	2b00      	cmp	r3, #0
 8006232:	d004      	beq.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006236:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800623a:	d012      	beq.n	8006262 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800623c:	e07a      	b.n	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800623e:	4b38      	ldr	r3, [pc, #224]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006246:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800624a:	d107      	bne.n	800625c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800624c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006250:	4618      	mov	r0, r3
 8006252:	f000 fe0b 	bl	8006e6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006258:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800625a:	e340      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800625c:	2300      	movs	r3, #0
 800625e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006260:	e33d      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006262:	4b2f      	ldr	r3, [pc, #188]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800626a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800626e:	d107      	bne.n	8006280 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006270:	f107 0318 	add.w	r3, r7, #24
 8006274:	4618      	mov	r0, r3
 8006276:	f000 fb51 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800627e:	e32e      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006280:	2300      	movs	r3, #0
 8006282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006284:	e32b      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006286:	4b26      	ldr	r3, [pc, #152]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800628e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006292:	d107      	bne.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006294:	f107 030c 	add.w	r3, r7, #12
 8006298:	4618      	mov	r0, r3
 800629a:	f000 fc93 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062a2:	e31c      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80062a4:	2300      	movs	r3, #0
 80062a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062a8:	e319      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80062aa:	4b1d      	ldr	r3, [pc, #116]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80062b2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80062b4:	4b1a      	ldr	r3, [pc, #104]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 0304 	and.w	r3, r3, #4
 80062bc:	2b04      	cmp	r3, #4
 80062be:	d10c      	bne.n	80062da <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80062c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d109      	bne.n	80062da <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80062c6:	4b16      	ldr	r3, [pc, #88]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	08db      	lsrs	r3, r3, #3
 80062cc:	f003 0303 	and.w	r3, r3, #3
 80062d0:	4a14      	ldr	r2, [pc, #80]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80062d2:	fa22 f303 	lsr.w	r3, r2, r3
 80062d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062d8:	e01e      	b.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80062da:	4b11      	ldr	r3, [pc, #68]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062e6:	d106      	bne.n	80062f6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80062e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062ee:	d102      	bne.n	80062f6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80062f0:	4b0d      	ldr	r3, [pc, #52]	@ (8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80062f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062f4:	e010      	b.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80062f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006302:	d106      	bne.n	8006312 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006306:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800630a:	d102      	bne.n	8006312 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800630c:	4b07      	ldr	r3, [pc, #28]	@ (800632c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800630e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006310:	e002      	b.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006312:	2300      	movs	r3, #0
 8006314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006316:	e2e2      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006318:	e2e1      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800631a:	4b05      	ldr	r3, [pc, #20]	@ (8006330 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800631c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800631e:	e2de      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006320:	58024400 	.word	0x58024400
 8006324:	03d09000 	.word	0x03d09000
 8006328:	003d0900 	.word	0x003d0900
 800632c:	017d7840 	.word	0x017d7840
 8006330:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8006334:	2300      	movs	r3, #0
 8006336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006338:	e2d1      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800633a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800633e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006342:	430b      	orrs	r3, r1
 8006344:	f040 809c 	bne.w	8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006348:	4b93      	ldr	r3, [pc, #588]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800634a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800634c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006350:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006354:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006358:	d054      	beq.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800635a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006360:	f200 808b 	bhi.w	800647a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006366:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800636a:	f000 8083 	beq.w	8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800636e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006370:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006374:	f200 8081 	bhi.w	800647a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800637a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800637e:	d02f      	beq.n	80063e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8006380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006382:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006386:	d878      	bhi.n	800647a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800638a:	2b00      	cmp	r3, #0
 800638c:	d004      	beq.n	8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800638e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006390:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006394:	d012      	beq.n	80063bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006396:	e070      	b.n	800647a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006398:	4b7f      	ldr	r3, [pc, #508]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063a4:	d107      	bne.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80063a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063aa:	4618      	mov	r0, r3
 80063ac:	f000 fd5e 	bl	8006e6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80063b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063b4:	e293      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063b6:	2300      	movs	r3, #0
 80063b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063ba:	e290      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80063bc:	4b76      	ldr	r3, [pc, #472]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063c8:	d107      	bne.n	80063da <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063ca:	f107 0318 	add.w	r3, r7, #24
 80063ce:	4618      	mov	r0, r3
 80063d0:	f000 faa4 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063d8:	e281      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063da:	2300      	movs	r3, #0
 80063dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063de:	e27e      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80063e0:	4b6d      	ldr	r3, [pc, #436]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063ec:	d107      	bne.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ee:	f107 030c 	add.w	r3, r7, #12
 80063f2:	4618      	mov	r0, r3
 80063f4:	f000 fbe6 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063fc:	e26f      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063fe:	2300      	movs	r3, #0
 8006400:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006402:	e26c      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006404:	4b64      	ldr	r3, [pc, #400]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006408:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800640c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800640e:	4b62      	ldr	r3, [pc, #392]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0304 	and.w	r3, r3, #4
 8006416:	2b04      	cmp	r3, #4
 8006418:	d10c      	bne.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800641a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800641c:	2b00      	cmp	r3, #0
 800641e:	d109      	bne.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006420:	4b5d      	ldr	r3, [pc, #372]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	08db      	lsrs	r3, r3, #3
 8006426:	f003 0303 	and.w	r3, r3, #3
 800642a:	4a5c      	ldr	r2, [pc, #368]	@ (800659c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800642c:	fa22 f303 	lsr.w	r3, r2, r3
 8006430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006432:	e01e      	b.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006434:	4b58      	ldr	r3, [pc, #352]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800643c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006440:	d106      	bne.n	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8006442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006444:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006448:	d102      	bne.n	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800644a:	4b55      	ldr	r3, [pc, #340]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800644c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800644e:	e010      	b.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006450:	4b51      	ldr	r3, [pc, #324]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006458:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800645c:	d106      	bne.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800645e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006460:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006464:	d102      	bne.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006466:	4b4f      	ldr	r3, [pc, #316]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800646a:	e002      	b.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800646c:	2300      	movs	r3, #0
 800646e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006470:	e235      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006472:	e234      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006474:	4b4c      	ldr	r3, [pc, #304]	@ (80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006476:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006478:	e231      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800647a:	2300      	movs	r3, #0
 800647c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800647e:	e22e      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006480:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006484:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006488:	430b      	orrs	r3, r1
 800648a:	f040 808f 	bne.w	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800648e:	4b42      	ldr	r3, [pc, #264]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006492:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006496:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800649a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800649e:	d06b      	beq.n	8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80064a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064a6:	d874      	bhi.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80064a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064ae:	d056      	beq.n	800655e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80064b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064b6:	d86c      	bhi.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80064b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80064be:	d03b      	beq.n	8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80064c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80064c6:	d864      	bhi.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80064c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064ce:	d021      	beq.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80064d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064d6:	d85c      	bhi.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80064d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d004      	beq.n	80064e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80064de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064e4:	d004      	beq.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80064e6:	e054      	b.n	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80064e8:	f7fe fa4c 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 80064ec:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80064ee:	e1f6      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064f0:	4b29      	ldr	r3, [pc, #164]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064fc:	d107      	bne.n	800650e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064fe:	f107 0318 	add.w	r3, r7, #24
 8006502:	4618      	mov	r0, r3
 8006504:	f000 fa0a 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800650c:	e1e7      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800650e:	2300      	movs	r3, #0
 8006510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006512:	e1e4      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006514:	4b20      	ldr	r3, [pc, #128]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800651c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006520:	d107      	bne.n	8006532 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006522:	f107 030c 	add.w	r3, r7, #12
 8006526:	4618      	mov	r0, r3
 8006528:	f000 fb4c 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006530:	e1d5      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006532:	2300      	movs	r3, #0
 8006534:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006536:	e1d2      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006538:	4b17      	ldr	r3, [pc, #92]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	2b04      	cmp	r3, #4
 8006542:	d109      	bne.n	8006558 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006544:	4b14      	ldr	r3, [pc, #80]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	08db      	lsrs	r3, r3, #3
 800654a:	f003 0303 	and.w	r3, r3, #3
 800654e:	4a13      	ldr	r2, [pc, #76]	@ (800659c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006550:	fa22 f303 	lsr.w	r3, r2, r3
 8006554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006556:	e1c2      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006558:	2300      	movs	r3, #0
 800655a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800655c:	e1bf      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800655e:	4b0e      	ldr	r3, [pc, #56]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006566:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800656a:	d102      	bne.n	8006572 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800656c:	4b0c      	ldr	r3, [pc, #48]	@ (80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800656e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006570:	e1b5      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006572:	2300      	movs	r3, #0
 8006574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006576:	e1b2      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006578:	4b07      	ldr	r3, [pc, #28]	@ (8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006580:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006584:	d102      	bne.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8006586:	4b07      	ldr	r3, [pc, #28]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800658a:	e1a8      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800658c:	2300      	movs	r3, #0
 800658e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006590:	e1a5      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006592:	2300      	movs	r3, #0
 8006594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006596:	e1a2      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006598:	58024400 	.word	0x58024400
 800659c:	03d09000 	.word	0x03d09000
 80065a0:	003d0900 	.word	0x003d0900
 80065a4:	017d7840 	.word	0x017d7840
 80065a8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80065ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065b0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80065b4:	430b      	orrs	r3, r1
 80065b6:	d173      	bne.n	80066a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80065b8:	4b9c      	ldr	r3, [pc, #624]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80065ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80065c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80065c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065c8:	d02f      	beq.n	800662a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80065ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065d0:	d863      	bhi.n	800669a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80065d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d004      	beq.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80065d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065de:	d012      	beq.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80065e0:	e05b      	b.n	800669a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80065e2:	4b92      	ldr	r3, [pc, #584]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065ee:	d107      	bne.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065f0:	f107 0318 	add.w	r3, r7, #24
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 f991 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065fe:	e16e      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006600:	2300      	movs	r3, #0
 8006602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006604:	e16b      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006606:	4b89      	ldr	r3, [pc, #548]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800660e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006612:	d107      	bne.n	8006624 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006614:	f107 030c 	add.w	r3, r7, #12
 8006618:	4618      	mov	r0, r3
 800661a:	f000 fad3 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006622:	e15c      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006624:	2300      	movs	r3, #0
 8006626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006628:	e159      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800662a:	4b80      	ldr	r3, [pc, #512]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800662c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800662e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006632:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006634:	4b7d      	ldr	r3, [pc, #500]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0304 	and.w	r3, r3, #4
 800663c:	2b04      	cmp	r3, #4
 800663e:	d10c      	bne.n	800665a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006642:	2b00      	cmp	r3, #0
 8006644:	d109      	bne.n	800665a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006646:	4b79      	ldr	r3, [pc, #484]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	08db      	lsrs	r3, r3, #3
 800664c:	f003 0303 	and.w	r3, r3, #3
 8006650:	4a77      	ldr	r2, [pc, #476]	@ (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006652:	fa22 f303 	lsr.w	r3, r2, r3
 8006656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006658:	e01e      	b.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800665a:	4b74      	ldr	r3, [pc, #464]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006666:	d106      	bne.n	8006676 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800666a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800666e:	d102      	bne.n	8006676 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006670:	4b70      	ldr	r3, [pc, #448]	@ (8006834 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006672:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006674:	e010      	b.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006676:	4b6d      	ldr	r3, [pc, #436]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800667e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006682:	d106      	bne.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800668a:	d102      	bne.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800668c:	4b6a      	ldr	r3, [pc, #424]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800668e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006690:	e002      	b.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006692:	2300      	movs	r3, #0
 8006694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006696:	e122      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006698:	e121      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800669a:	2300      	movs	r3, #0
 800669c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800669e:	e11e      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80066a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066a4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80066a8:	430b      	orrs	r3, r1
 80066aa:	d133      	bne.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80066ac:	4b5f      	ldr	r3, [pc, #380]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066b4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80066b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d004      	beq.n	80066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80066bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c2:	d012      	beq.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80066c4:	e023      	b.n	800670e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80066c6:	4b59      	ldr	r3, [pc, #356]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066d2:	d107      	bne.n	80066e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80066d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066d8:	4618      	mov	r0, r3
 80066da:	f000 fbc7 	bl	8006e6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80066de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066e2:	e0fc      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066e4:	2300      	movs	r3, #0
 80066e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066e8:	e0f9      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066ea:	4b50      	ldr	r3, [pc, #320]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066f6:	d107      	bne.n	8006708 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066f8:	f107 0318 	add.w	r3, r7, #24
 80066fc:	4618      	mov	r0, r3
 80066fe:	f000 f90d 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006702:	6a3b      	ldr	r3, [r7, #32]
 8006704:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006706:	e0ea      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006708:	2300      	movs	r3, #0
 800670a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800670c:	e0e7      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800670e:	2300      	movs	r3, #0
 8006710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006712:	e0e4      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006714:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006718:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800671c:	430b      	orrs	r3, r1
 800671e:	f040 808d 	bne.w	800683c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006722:	4b42      	ldr	r3, [pc, #264]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006726:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800672a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800672c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006732:	d06b      	beq.n	800680c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006736:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800673a:	d874      	bhi.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800673c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800673e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006742:	d056      	beq.n	80067f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800674a:	d86c      	bhi.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800674c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800674e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006752:	d03b      	beq.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006756:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800675a:	d864      	bhi.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800675c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006762:	d021      	beq.n	80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006766:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800676a:	d85c      	bhi.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800676c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676e:	2b00      	cmp	r3, #0
 8006770:	d004      	beq.n	800677c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006774:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006778:	d004      	beq.n	8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800677a:	e054      	b.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800677c:	f000 f8b8 	bl	80068f0 <HAL_RCCEx_GetD3PCLK1Freq>
 8006780:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006782:	e0ac      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006784:	4b29      	ldr	r3, [pc, #164]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800678c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006790:	d107      	bne.n	80067a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006792:	f107 0318 	add.w	r3, r7, #24
 8006796:	4618      	mov	r0, r3
 8006798:	f000 f8c0 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067a0:	e09d      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067a2:	2300      	movs	r3, #0
 80067a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067a6:	e09a      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067a8:	4b20      	ldr	r3, [pc, #128]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067b4:	d107      	bne.n	80067c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067b6:	f107 030c 	add.w	r3, r7, #12
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 fa02 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067c4:	e08b      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067c6:	2300      	movs	r3, #0
 80067c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067ca:	e088      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067cc:	4b17      	ldr	r3, [pc, #92]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0304 	and.w	r3, r3, #4
 80067d4:	2b04      	cmp	r3, #4
 80067d6:	d109      	bne.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067d8:	4b14      	ldr	r3, [pc, #80]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	08db      	lsrs	r3, r3, #3
 80067de:	f003 0303 	and.w	r3, r3, #3
 80067e2:	4a13      	ldr	r2, [pc, #76]	@ (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80067e4:	fa22 f303 	lsr.w	r3, r2, r3
 80067e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067ea:	e078      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067ec:	2300      	movs	r3, #0
 80067ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067f0:	e075      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80067f2:	4b0e      	ldr	r3, [pc, #56]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067fe:	d102      	bne.n	8006806 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006800:	4b0c      	ldr	r3, [pc, #48]	@ (8006834 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006802:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006804:	e06b      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006806:	2300      	movs	r3, #0
 8006808:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800680a:	e068      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800680c:	4b07      	ldr	r3, [pc, #28]	@ (800682c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006814:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006818:	d102      	bne.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800681a:	4b07      	ldr	r3, [pc, #28]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800681c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800681e:	e05e      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006820:	2300      	movs	r3, #0
 8006822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006824:	e05b      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006826:	2300      	movs	r3, #0
 8006828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800682a:	e058      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800682c:	58024400 	.word	0x58024400
 8006830:	03d09000 	.word	0x03d09000
 8006834:	003d0900 	.word	0x003d0900
 8006838:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800683c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006840:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006844:	430b      	orrs	r3, r1
 8006846:	d148      	bne.n	80068da <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006848:	4b27      	ldr	r3, [pc, #156]	@ (80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800684a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800684c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006850:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006854:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006858:	d02a      	beq.n	80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800685a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006860:	d838      	bhi.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006864:	2b00      	cmp	r3, #0
 8006866:	d004      	beq.n	8006872 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800686e:	d00d      	beq.n	800688c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006870:	e030      	b.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006872:	4b1d      	ldr	r3, [pc, #116]	@ (80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800687a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800687e:	d102      	bne.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006880:	4b1a      	ldr	r3, [pc, #104]	@ (80068ec <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006884:	e02b      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006886:	2300      	movs	r3, #0
 8006888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800688a:	e028      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800688c:	4b16      	ldr	r3, [pc, #88]	@ (80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006894:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006898:	d107      	bne.n	80068aa <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800689a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800689e:	4618      	mov	r0, r3
 80068a0:	f000 fae4 	bl	8006e6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80068a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068a8:	e019      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068aa:	2300      	movs	r3, #0
 80068ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ae:	e016      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068b0:	4b0d      	ldr	r3, [pc, #52]	@ (80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068bc:	d107      	bne.n	80068ce <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068be:	f107 0318 	add.w	r3, r7, #24
 80068c2:	4618      	mov	r0, r3
 80068c4:	f000 f82a 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068cc:	e007      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068ce:	2300      	movs	r3, #0
 80068d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d2:	e004      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80068d4:	2300      	movs	r3, #0
 80068d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d8:	e001      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80068da:	2300      	movs	r3, #0
 80068dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80068de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3740      	adds	r7, #64	@ 0x40
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	58024400 	.word	0x58024400
 80068ec:	017d7840 	.word	0x017d7840

080068f0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80068f4:	f7fe f816 	bl	8004924 <HAL_RCC_GetHCLKFreq>
 80068f8:	4602      	mov	r2, r0
 80068fa:	4b06      	ldr	r3, [pc, #24]	@ (8006914 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	091b      	lsrs	r3, r3, #4
 8006900:	f003 0307 	and.w	r3, r3, #7
 8006904:	4904      	ldr	r1, [pc, #16]	@ (8006918 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006906:	5ccb      	ldrb	r3, [r1, r3]
 8006908:	f003 031f 	and.w	r3, r3, #31
 800690c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006910:	4618      	mov	r0, r3
 8006912:	bd80      	pop	{r7, pc}
 8006914:	58024400 	.word	0x58024400
 8006918:	0800cc24 	.word	0x0800cc24

0800691c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800691c:	b480      	push	{r7}
 800691e:	b089      	sub	sp, #36	@ 0x24
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006924:	4ba1      	ldr	r3, [pc, #644]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006928:	f003 0303 	and.w	r3, r3, #3
 800692c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800692e:	4b9f      	ldr	r3, [pc, #636]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006932:	0b1b      	lsrs	r3, r3, #12
 8006934:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006938:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800693a:	4b9c      	ldr	r3, [pc, #624]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800693c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693e:	091b      	lsrs	r3, r3, #4
 8006940:	f003 0301 	and.w	r3, r3, #1
 8006944:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006946:	4b99      	ldr	r3, [pc, #612]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800694a:	08db      	lsrs	r3, r3, #3
 800694c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	fb02 f303 	mul.w	r3, r2, r3
 8006956:	ee07 3a90 	vmov	s15, r3
 800695a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800695e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	2b00      	cmp	r3, #0
 8006966:	f000 8111 	beq.w	8006b8c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	2b02      	cmp	r3, #2
 800696e:	f000 8083 	beq.w	8006a78 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	2b02      	cmp	r3, #2
 8006976:	f200 80a1 	bhi.w	8006abc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d003      	beq.n	8006988 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	2b01      	cmp	r3, #1
 8006984:	d056      	beq.n	8006a34 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006986:	e099      	b.n	8006abc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006988:	4b88      	ldr	r3, [pc, #544]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0320 	and.w	r3, r3, #32
 8006990:	2b00      	cmp	r3, #0
 8006992:	d02d      	beq.n	80069f0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006994:	4b85      	ldr	r3, [pc, #532]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	08db      	lsrs	r3, r3, #3
 800699a:	f003 0303 	and.w	r3, r3, #3
 800699e:	4a84      	ldr	r2, [pc, #528]	@ (8006bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80069a0:	fa22 f303 	lsr.w	r3, r2, r3
 80069a4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	ee07 3a90 	vmov	s15, r3
 80069ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	ee07 3a90 	vmov	s15, r3
 80069b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069be:	4b7b      	ldr	r3, [pc, #492]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069c6:	ee07 3a90 	vmov	s15, r3
 80069ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80069d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80069d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80069ee:	e087      	b.n	8006b00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	ee07 3a90 	vmov	s15, r3
 80069f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80069fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a02:	4b6a      	ldr	r3, [pc, #424]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a0a:	ee07 3a90 	vmov	s15, r3
 8006a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a32:	e065      	b.n	8006b00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	ee07 3a90 	vmov	s15, r3
 8006a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006bbc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a46:	4b59      	ldr	r3, [pc, #356]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a4e:	ee07 3a90 	vmov	s15, r3
 8006a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a76:	e043      	b.n	8006b00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	ee07 3a90 	vmov	s15, r3
 8006a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a8a:	4b48      	ldr	r3, [pc, #288]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a92:	ee07 3a90 	vmov	s15, r3
 8006a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006aba:	e021      	b.n	8006b00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	ee07 3a90 	vmov	s15, r3
 8006ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ac6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006bbc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ace:	4b37      	ldr	r3, [pc, #220]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ad6:	ee07 3a90 	vmov	s15, r3
 8006ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ae2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006afe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006b00:	4b2a      	ldr	r3, [pc, #168]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b04:	0a5b      	lsrs	r3, r3, #9
 8006b06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b0a:	ee07 3a90 	vmov	s15, r3
 8006b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b26:	ee17 2a90 	vmov	r2, s15
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b32:	0c1b      	lsrs	r3, r3, #16
 8006b34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b38:	ee07 3a90 	vmov	s15, r3
 8006b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b48:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b54:	ee17 2a90 	vmov	r2, s15
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006b5c:	4b13      	ldr	r3, [pc, #76]	@ (8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b60:	0e1b      	lsrs	r3, r3, #24
 8006b62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b66:	ee07 3a90 	vmov	s15, r3
 8006b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b76:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b82:	ee17 2a90 	vmov	r2, s15
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006b8a:	e008      	b.n	8006b9e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	609a      	str	r2, [r3, #8]
}
 8006b9e:	bf00      	nop
 8006ba0:	3724      	adds	r7, #36	@ 0x24
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	58024400 	.word	0x58024400
 8006bb0:	03d09000 	.word	0x03d09000
 8006bb4:	46000000 	.word	0x46000000
 8006bb8:	4c742400 	.word	0x4c742400
 8006bbc:	4a742400 	.word	0x4a742400
 8006bc0:	4bbebc20 	.word	0x4bbebc20

08006bc4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b089      	sub	sp, #36	@ 0x24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006bcc:	4ba1      	ldr	r3, [pc, #644]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd0:	f003 0303 	and.w	r3, r3, #3
 8006bd4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006bd6:	4b9f      	ldr	r3, [pc, #636]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bda:	0d1b      	lsrs	r3, r3, #20
 8006bdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006be0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006be2:	4b9c      	ldr	r3, [pc, #624]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be6:	0a1b      	lsrs	r3, r3, #8
 8006be8:	f003 0301 	and.w	r3, r3, #1
 8006bec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006bee:	4b99      	ldr	r3, [pc, #612]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf2:	08db      	lsrs	r3, r3, #3
 8006bf4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006bf8:	693a      	ldr	r2, [r7, #16]
 8006bfa:	fb02 f303 	mul.w	r3, r2, r3
 8006bfe:	ee07 3a90 	vmov	s15, r3
 8006c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c06:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f000 8111 	beq.w	8006e34 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	f000 8083 	beq.w	8006d20 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	f200 80a1 	bhi.w	8006d64 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d003      	beq.n	8006c30 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006c28:	69bb      	ldr	r3, [r7, #24]
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d056      	beq.n	8006cdc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006c2e:	e099      	b.n	8006d64 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c30:	4b88      	ldr	r3, [pc, #544]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f003 0320 	and.w	r3, r3, #32
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d02d      	beq.n	8006c98 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c3c:	4b85      	ldr	r3, [pc, #532]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	08db      	lsrs	r3, r3, #3
 8006c42:	f003 0303 	and.w	r3, r3, #3
 8006c46:	4a84      	ldr	r2, [pc, #528]	@ (8006e58 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006c48:	fa22 f303 	lsr.w	r3, r2, r3
 8006c4c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	ee07 3a90 	vmov	s15, r3
 8006c54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	ee07 3a90 	vmov	s15, r3
 8006c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c66:	4b7b      	ldr	r3, [pc, #492]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c6e:	ee07 3a90 	vmov	s15, r3
 8006c72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c76:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c7a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006e5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006c7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c92:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006c96:	e087      	b.n	8006da8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	ee07 3a90 	vmov	s15, r3
 8006c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ca2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006e60 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006ca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006caa:	4b6a      	ldr	r3, [pc, #424]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb2:	ee07 3a90 	vmov	s15, r3
 8006cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cba:	ed97 6a03 	vldr	s12, [r7, #12]
 8006cbe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006e5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cda:	e065      	b.n	8006da8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	ee07 3a90 	vmov	s15, r3
 8006ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ce6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006e64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006cea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cee:	4b59      	ldr	r3, [pc, #356]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cf6:	ee07 3a90 	vmov	s15, r3
 8006cfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d02:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006e5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d1e:	e043      	b.n	8006da8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	ee07 3a90 	vmov	s15, r3
 8006d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d2a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006d2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d32:	4b48      	ldr	r3, [pc, #288]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d3a:	ee07 3a90 	vmov	s15, r3
 8006d3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d42:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d46:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006e5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d62:	e021      	b.n	8006da8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	ee07 3a90 	vmov	s15, r3
 8006d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d6e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006e64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006d72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d76:	4b37      	ldr	r3, [pc, #220]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d7e:	ee07 3a90 	vmov	s15, r3
 8006d82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d86:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d8a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006e5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006da2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006da6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006da8:	4b2a      	ldr	r3, [pc, #168]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dac:	0a5b      	lsrs	r3, r3, #9
 8006dae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006db2:	ee07 3a90 	vmov	s15, r3
 8006db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006dbe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006dc2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006dc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dce:	ee17 2a90 	vmov	r2, s15
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dda:	0c1b      	lsrs	r3, r3, #16
 8006ddc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006de0:	ee07 3a90 	vmov	s15, r3
 8006de4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006de8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006dec:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006df0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006df4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006df8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dfc:	ee17 2a90 	vmov	r2, s15
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006e04:	4b13      	ldr	r3, [pc, #76]	@ (8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e08:	0e1b      	lsrs	r3, r3, #24
 8006e0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e0e:	ee07 3a90 	vmov	s15, r3
 8006e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e2a:	ee17 2a90 	vmov	r2, s15
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006e32:	e008      	b.n	8006e46 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	609a      	str	r2, [r3, #8]
}
 8006e46:	bf00      	nop
 8006e48:	3724      	adds	r7, #36	@ 0x24
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	58024400 	.word	0x58024400
 8006e58:	03d09000 	.word	0x03d09000
 8006e5c:	46000000 	.word	0x46000000
 8006e60:	4c742400 	.word	0x4c742400
 8006e64:	4a742400 	.word	0x4a742400
 8006e68:	4bbebc20 	.word	0x4bbebc20

08006e6c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b089      	sub	sp, #36	@ 0x24
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e74:	4ba0      	ldr	r3, [pc, #640]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e78:	f003 0303 	and.w	r3, r3, #3
 8006e7c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006e7e:	4b9e      	ldr	r3, [pc, #632]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e82:	091b      	lsrs	r3, r3, #4
 8006e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e88:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006e8a:	4b9b      	ldr	r3, [pc, #620]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006e94:	4b98      	ldr	r3, [pc, #608]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e98:	08db      	lsrs	r3, r3, #3
 8006e9a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e9e:	693a      	ldr	r2, [r7, #16]
 8006ea0:	fb02 f303 	mul.w	r3, r2, r3
 8006ea4:	ee07 3a90 	vmov	s15, r3
 8006ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eac:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f000 8111 	beq.w	80070da <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006eb8:	69bb      	ldr	r3, [r7, #24]
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	f000 8083 	beq.w	8006fc6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	2b02      	cmp	r3, #2
 8006ec4:	f200 80a1 	bhi.w	800700a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d003      	beq.n	8006ed6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d056      	beq.n	8006f82 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006ed4:	e099      	b.n	800700a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ed6:	4b88      	ldr	r3, [pc, #544]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 0320 	and.w	r3, r3, #32
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d02d      	beq.n	8006f3e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ee2:	4b85      	ldr	r3, [pc, #532]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	08db      	lsrs	r3, r3, #3
 8006ee8:	f003 0303 	and.w	r3, r3, #3
 8006eec:	4a83      	ldr	r2, [pc, #524]	@ (80070fc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006eee:	fa22 f303 	lsr.w	r3, r2, r3
 8006ef2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	ee07 3a90 	vmov	s15, r3
 8006efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	ee07 3a90 	vmov	s15, r3
 8006f04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f0c:	4b7a      	ldr	r3, [pc, #488]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f14:	ee07 3a90 	vmov	s15, r3
 8006f18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f1c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f20:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007100 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006f24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f38:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006f3c:	e087      	b.n	800704e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	ee07 3a90 	vmov	s15, r3
 8006f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f48:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007104 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006f4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f50:	4b69      	ldr	r3, [pc, #420]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f58:	ee07 3a90 	vmov	s15, r3
 8006f5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f60:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f64:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007100 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006f68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f7c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f80:	e065      	b.n	800704e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	ee07 3a90 	vmov	s15, r3
 8006f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f8c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007108 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006f90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f94:	4b58      	ldr	r3, [pc, #352]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f9c:	ee07 3a90 	vmov	s15, r3
 8006fa0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fa4:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fa8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007100 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006fac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fb0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fb4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fc0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fc4:	e043      	b.n	800704e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	ee07 3a90 	vmov	s15, r3
 8006fcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fd0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800710c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006fd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fd8:	4b47      	ldr	r3, [pc, #284]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fe0:	ee07 3a90 	vmov	s15, r3
 8006fe4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fe8:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fec:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007100 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006ff0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ff4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ff8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ffc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007000:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007004:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007008:	e021      	b.n	800704e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	ee07 3a90 	vmov	s15, r3
 8007010:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007014:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007104 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007018:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800701c:	4b36      	ldr	r3, [pc, #216]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800701e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007020:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007024:	ee07 3a90 	vmov	s15, r3
 8007028:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800702c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007030:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007100 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007034:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007038:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800703c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007040:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007048:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800704c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800704e:	4b2a      	ldr	r3, [pc, #168]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007052:	0a5b      	lsrs	r3, r3, #9
 8007054:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007058:	ee07 3a90 	vmov	s15, r3
 800705c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007060:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007064:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007068:	edd7 6a07 	vldr	s13, [r7, #28]
 800706c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007070:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007074:	ee17 2a90 	vmov	r2, s15
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800707c:	4b1e      	ldr	r3, [pc, #120]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800707e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007080:	0c1b      	lsrs	r3, r3, #16
 8007082:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007086:	ee07 3a90 	vmov	s15, r3
 800708a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800708e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007092:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007096:	edd7 6a07 	vldr	s13, [r7, #28]
 800709a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800709e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070a2:	ee17 2a90 	vmov	r2, s15
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80070aa:	4b13      	ldr	r3, [pc, #76]	@ (80070f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ae:	0e1b      	lsrs	r3, r3, #24
 80070b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070b4:	ee07 3a90 	vmov	s15, r3
 80070b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80070c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80070c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070d0:	ee17 2a90 	vmov	r2, s15
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80070d8:	e008      	b.n	80070ec <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	609a      	str	r2, [r3, #8]
}
 80070ec:	bf00      	nop
 80070ee:	3724      	adds	r7, #36	@ 0x24
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr
 80070f8:	58024400 	.word	0x58024400
 80070fc:	03d09000 	.word	0x03d09000
 8007100:	46000000 	.word	0x46000000
 8007104:	4c742400 	.word	0x4c742400
 8007108:	4a742400 	.word	0x4a742400
 800710c:	4bbebc20 	.word	0x4bbebc20

08007110 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800711a:	2300      	movs	r3, #0
 800711c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800711e:	4b53      	ldr	r3, [pc, #332]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007122:	f003 0303 	and.w	r3, r3, #3
 8007126:	2b03      	cmp	r3, #3
 8007128:	d101      	bne.n	800712e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e099      	b.n	8007262 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800712e:	4b4f      	ldr	r3, [pc, #316]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a4e      	ldr	r2, [pc, #312]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007134:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007138:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800713a:	f7fb f8f1 	bl	8002320 <HAL_GetTick>
 800713e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007140:	e008      	b.n	8007154 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007142:	f7fb f8ed 	bl	8002320 <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	2b02      	cmp	r3, #2
 800714e:	d901      	bls.n	8007154 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	e086      	b.n	8007262 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007154:	4b45      	ldr	r3, [pc, #276]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1f0      	bne.n	8007142 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007160:	4b42      	ldr	r3, [pc, #264]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007164:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	031b      	lsls	r3, r3, #12
 800716e:	493f      	ldr	r1, [pc, #252]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007170:	4313      	orrs	r3, r2
 8007172:	628b      	str	r3, [r1, #40]	@ 0x28
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	3b01      	subs	r3, #1
 800717a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	3b01      	subs	r3, #1
 8007184:	025b      	lsls	r3, r3, #9
 8007186:	b29b      	uxth	r3, r3
 8007188:	431a      	orrs	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	3b01      	subs	r3, #1
 8007190:	041b      	lsls	r3, r3, #16
 8007192:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007196:	431a      	orrs	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	691b      	ldr	r3, [r3, #16]
 800719c:	3b01      	subs	r3, #1
 800719e:	061b      	lsls	r3, r3, #24
 80071a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80071a4:	4931      	ldr	r1, [pc, #196]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071a6:	4313      	orrs	r3, r2
 80071a8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80071aa:	4b30      	ldr	r3, [pc, #192]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	492d      	ldr	r1, [pc, #180]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071b8:	4313      	orrs	r3, r2
 80071ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80071bc:	4b2b      	ldr	r3, [pc, #172]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c0:	f023 0220 	bic.w	r2, r3, #32
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	699b      	ldr	r3, [r3, #24]
 80071c8:	4928      	ldr	r1, [pc, #160]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071ca:	4313      	orrs	r3, r2
 80071cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80071ce:	4b27      	ldr	r3, [pc, #156]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d2:	4a26      	ldr	r2, [pc, #152]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071d4:	f023 0310 	bic.w	r3, r3, #16
 80071d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80071da:	4b24      	ldr	r3, [pc, #144]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071de:	4b24      	ldr	r3, [pc, #144]	@ (8007270 <RCCEx_PLL2_Config+0x160>)
 80071e0:	4013      	ands	r3, r2
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	69d2      	ldr	r2, [r2, #28]
 80071e6:	00d2      	lsls	r2, r2, #3
 80071e8:	4920      	ldr	r1, [pc, #128]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071ea:	4313      	orrs	r3, r2
 80071ec:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80071ee:	4b1f      	ldr	r3, [pc, #124]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f2:	4a1e      	ldr	r2, [pc, #120]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 80071f4:	f043 0310 	orr.w	r3, r3, #16
 80071f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d106      	bne.n	800720e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007200:	4b1a      	ldr	r3, [pc, #104]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007204:	4a19      	ldr	r2, [pc, #100]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007206:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800720a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800720c:	e00f      	b.n	800722e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d106      	bne.n	8007222 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007214:	4b15      	ldr	r3, [pc, #84]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007218:	4a14      	ldr	r2, [pc, #80]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 800721a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800721e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007220:	e005      	b.n	800722e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007222:	4b12      	ldr	r3, [pc, #72]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007226:	4a11      	ldr	r2, [pc, #68]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007228:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800722c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800722e:	4b0f      	ldr	r3, [pc, #60]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a0e      	ldr	r2, [pc, #56]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007234:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007238:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800723a:	f7fb f871 	bl	8002320 <HAL_GetTick>
 800723e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007240:	e008      	b.n	8007254 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007242:	f7fb f86d 	bl	8002320 <HAL_GetTick>
 8007246:	4602      	mov	r2, r0
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	2b02      	cmp	r3, #2
 800724e:	d901      	bls.n	8007254 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007250:	2303      	movs	r3, #3
 8007252:	e006      	b.n	8007262 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007254:	4b05      	ldr	r3, [pc, #20]	@ (800726c <RCCEx_PLL2_Config+0x15c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800725c:	2b00      	cmp	r3, #0
 800725e:	d0f0      	beq.n	8007242 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007260:	7bfb      	ldrb	r3, [r7, #15]
}
 8007262:	4618      	mov	r0, r3
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
 800726a:	bf00      	nop
 800726c:	58024400 	.word	0x58024400
 8007270:	ffff0007 	.word	0xffff0007

08007274 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800727e:	2300      	movs	r3, #0
 8007280:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007282:	4b53      	ldr	r3, [pc, #332]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007286:	f003 0303 	and.w	r3, r3, #3
 800728a:	2b03      	cmp	r3, #3
 800728c:	d101      	bne.n	8007292 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e099      	b.n	80073c6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007292:	4b4f      	ldr	r3, [pc, #316]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a4e      	ldr	r2, [pc, #312]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007298:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800729c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800729e:	f7fb f83f 	bl	8002320 <HAL_GetTick>
 80072a2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80072a4:	e008      	b.n	80072b8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80072a6:	f7fb f83b 	bl	8002320 <HAL_GetTick>
 80072aa:	4602      	mov	r2, r0
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	1ad3      	subs	r3, r2, r3
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d901      	bls.n	80072b8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80072b4:	2303      	movs	r3, #3
 80072b6:	e086      	b.n	80073c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80072b8:	4b45      	ldr	r3, [pc, #276]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1f0      	bne.n	80072a6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80072c4:	4b42      	ldr	r3, [pc, #264]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 80072c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	051b      	lsls	r3, r3, #20
 80072d2:	493f      	ldr	r1, [pc, #252]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 80072d4:	4313      	orrs	r3, r2
 80072d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	3b01      	subs	r3, #1
 80072de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	025b      	lsls	r3, r3, #9
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	431a      	orrs	r2, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	3b01      	subs	r3, #1
 80072f4:	041b      	lsls	r3, r3, #16
 80072f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80072fa:	431a      	orrs	r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	691b      	ldr	r3, [r3, #16]
 8007300:	3b01      	subs	r3, #1
 8007302:	061b      	lsls	r3, r3, #24
 8007304:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007308:	4931      	ldr	r1, [pc, #196]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 800730a:	4313      	orrs	r3, r2
 800730c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800730e:	4b30      	ldr	r3, [pc, #192]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007312:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	695b      	ldr	r3, [r3, #20]
 800731a:	492d      	ldr	r1, [pc, #180]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 800731c:	4313      	orrs	r3, r2
 800731e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007320:	4b2b      	ldr	r3, [pc, #172]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007324:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	699b      	ldr	r3, [r3, #24]
 800732c:	4928      	ldr	r1, [pc, #160]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 800732e:	4313      	orrs	r3, r2
 8007330:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007332:	4b27      	ldr	r3, [pc, #156]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007336:	4a26      	ldr	r2, [pc, #152]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800733c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800733e:	4b24      	ldr	r3, [pc, #144]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007340:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007342:	4b24      	ldr	r3, [pc, #144]	@ (80073d4 <RCCEx_PLL3_Config+0x160>)
 8007344:	4013      	ands	r3, r2
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	69d2      	ldr	r2, [r2, #28]
 800734a:	00d2      	lsls	r2, r2, #3
 800734c:	4920      	ldr	r1, [pc, #128]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 800734e:	4313      	orrs	r3, r2
 8007350:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007352:	4b1f      	ldr	r3, [pc, #124]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007356:	4a1e      	ldr	r2, [pc, #120]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800735c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d106      	bne.n	8007372 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007364:	4b1a      	ldr	r3, [pc, #104]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007368:	4a19      	ldr	r2, [pc, #100]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 800736a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800736e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007370:	e00f      	b.n	8007392 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b01      	cmp	r3, #1
 8007376:	d106      	bne.n	8007386 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007378:	4b15      	ldr	r3, [pc, #84]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 800737a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800737c:	4a14      	ldr	r2, [pc, #80]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 800737e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007382:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007384:	e005      	b.n	8007392 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007386:	4b12      	ldr	r3, [pc, #72]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800738a:	4a11      	ldr	r2, [pc, #68]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 800738c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007390:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007392:	4b0f      	ldr	r3, [pc, #60]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a0e      	ldr	r2, [pc, #56]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 8007398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800739c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800739e:	f7fa ffbf 	bl	8002320 <HAL_GetTick>
 80073a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80073a4:	e008      	b.n	80073b8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80073a6:	f7fa ffbb 	bl	8002320 <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d901      	bls.n	80073b8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80073b4:	2303      	movs	r3, #3
 80073b6:	e006      	b.n	80073c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80073b8:	4b05      	ldr	r3, [pc, #20]	@ (80073d0 <RCCEx_PLL3_Config+0x15c>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d0f0      	beq.n	80073a6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80073c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3710      	adds	r7, #16
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}
 80073ce:	bf00      	nop
 80073d0:	58024400 	.word	0x58024400
 80073d4:	ffff0007 	.word	0xffff0007

080073d8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b08a      	sub	sp, #40	@ 0x28
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d101      	bne.n	80073ea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	e07c      	b.n	80074e4 <HAL_SD_Init+0x10c>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10c      	bne.n	8007410 <HAL_SD_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	771a      	strb	r2, [r3, #28]

#if (USE_SD_TRANSCEIVER != 0U)
    /* Force  SDMMC_TRANSCEIVER_PRESENT for Legacy usage */
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	699b      	ldr	r3, [r3, #24]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d102      	bne.n	800740a <HAL_SD_Init+0x32>
    {
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2202      	movs	r2, #2
 8007408:	619a      	str	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f004 f8e8 	bl	800b5e0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2204      	movs	r2, #4
 8007414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f000 f867 	bl	80074ec <HAL_SD_InitCard>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d001      	beq.n	8007428 <HAL_SD_Init+0x50>
  {
    return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e05d      	b.n	80074e4 <HAL_SD_Init+0x10c>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8007428:	f107 0308 	add.w	r3, r7, #8
 800742c:	4619      	mov	r1, r3
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 fee8 	bl	8008204 <HAL_SD_GetCardStatus>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <HAL_SD_Init+0x66>
  {
    return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e052      	b.n	80074e4 <HAL_SD_Init+0x10c>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800743e:	7e3b      	ldrb	r3, [r7, #24]
 8007440:	b2db      	uxtb	r3, r3
 8007442:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8007444:	7e7b      	ldrb	r3, [r7, #25]
 8007446:	b2db      	uxtb	r3, r3
 8007448:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800744e:	2b01      	cmp	r3, #1
 8007450:	d10a      	bne.n	8007468 <HAL_SD_Init+0x90>
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	2b00      	cmp	r3, #0
 8007456:	d102      	bne.n	800745e <HAL_SD_Init+0x86>
 8007458:	6a3b      	ldr	r3, [r7, #32]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d004      	beq.n	8007468 <HAL_SD_Init+0x90>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007464:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007466:	e00b      	b.n	8007480 <HAL_SD_Init+0xa8>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800746c:	2b01      	cmp	r3, #1
 800746e:	d104      	bne.n	800747a <HAL_SD_Init+0xa2>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007476:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007478:	e002      	b.n	8007480 <HAL_SD_Init+0xa8>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	4619      	mov	r1, r3
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 ff7a 	bl	8008380 <HAL_SD_ConfigWideBusOperation>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d001      	beq.n	8007496 <HAL_SD_Init+0xbe>
  {
    return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e026      	b.n	80074e4 <HAL_SD_Init+0x10c>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8007496:	f7fa ff43 	bl	8002320 <HAL_GetTick>
 800749a:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800749c:	e011      	b.n	80074c2 <HAL_SD_Init+0xea>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800749e:	f7fa ff3f 	bl	8002320 <HAL_GetTick>
 80074a2:	4602      	mov	r2, r0
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	1ad3      	subs	r3, r2, r3
 80074a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ac:	d109      	bne.n	80074c2 <HAL_SD_Init+0xea>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80074b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e010      	b.n	80074e4 <HAL_SD_Init+0x10c>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f001 f872 	bl	80085ac <HAL_SD_GetCardState>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b04      	cmp	r3, #4
 80074cc:	d1e7      	bne.n	800749e <HAL_SD_Init+0xc6>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2201      	movs	r2, #1
 80074de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80074e2:	2300      	movs	r3, #0
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3728      	adds	r7, #40	@ 0x28
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80074ec:	b5b0      	push	{r4, r5, r7, lr}
 80074ee:	b08e      	sub	sp, #56	@ 0x38
 80074f0:	af04      	add	r7, sp, #16
 80074f2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80074f4:	2300      	movs	r3, #0
 80074f6:	60bb      	str	r3, [r7, #8]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80074f8:	2300      	movs	r3, #0
 80074fa:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80074fc:	2300      	movs	r3, #0
 80074fe:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007500:	2300      	movs	r3, #0
 8007502:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8007504:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8007508:	f04f 0100 	mov.w	r1, #0
 800750c:	f7fe fc70 	bl	8005df0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007510:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8007512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007514:	2b00      	cmp	r3, #0
 8007516:	d109      	bne.n	800752c <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007526:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e07f      	b.n	800762c <HAL_SD_InitCard+0x140>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800752c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752e:	0a1b      	lsrs	r3, r3, #8
 8007530:	4a40      	ldr	r2, [pc, #256]	@ (8007634 <HAL_SD_InitCard+0x148>)
 8007532:	fba2 2303 	umull	r2, r3, r2, r3
 8007536:	091b      	lsrs	r3, r3, #4
 8007538:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
  Init.TranceiverPresent = hsd->Init.TranceiverPresent;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	61fb      	str	r3, [r7, #28]

  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	699b      	ldr	r3, [r3, #24]
 8007544:	2b02      	cmp	r3, #2
 8007546:	d107      	bne.n	8007558 <HAL_SD_InitCard+0x6c>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f042 0210 	orr.w	r2, r2, #16
 8007556:	601a      	str	r2, [r3, #0]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681d      	ldr	r5, [r3, #0]
 800755c:	466c      	mov	r4, sp
 800755e:	f107 0314 	add.w	r3, r7, #20
 8007562:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007566:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800756a:	f107 0308 	add.w	r3, r7, #8
 800756e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007570:	4628      	mov	r0, r5
 8007572:	f002 fd9f 	bl	800a0b4 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4618      	mov	r0, r3
 800757c:	f002 fde2 	bl	800a144 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d005      	beq.n	8007592 <HAL_SD_InitCard+0xa6>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	005b      	lsls	r3, r3, #1
 800758a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800758c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007590:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8007592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007594:	2b00      	cmp	r3, #0
 8007596:	d007      	beq.n	80075a8 <HAL_SD_InitCard+0xbc>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8007598:	4a27      	ldr	r2, [pc, #156]	@ (8007638 <HAL_SD_InitCard+0x14c>)
 800759a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759c:	fbb2 f3f3 	udiv	r3, r2, r3
 80075a0:	3301      	adds	r3, #1
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fa fec8 	bl	8002338 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f001 f8ed 	bl	8008788 <SD_PowerON>
 80075ae:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80075b0:	6a3b      	ldr	r3, [r7, #32]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00b      	beq.n	80075ce <HAL_SD_InitCard+0xe2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2201      	movs	r2, #1
 80075ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	431a      	orrs	r2, r3
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e02e      	b.n	800762c <HAL_SD_InitCard+0x140>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f001 f80c 	bl	80085ec <SD_InitCard>
 80075d4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80075d6:	6a3b      	ldr	r3, [r7, #32]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00b      	beq.n	80075f4 <HAL_SD_InitCard+0x108>
  {
    hsd->State = HAL_SD_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075e8:	6a3b      	ldr	r3, [r7, #32]
 80075ea:	431a      	orrs	r2, r3
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e01b      	b.n	800762c <HAL_SD_InitCard+0x140>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80075fc:	4618      	mov	r0, r3
 80075fe:	f002 fe47 	bl	800a290 <SDMMC_CmdBlockLength>
 8007602:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007604:	6a3b      	ldr	r3, [r7, #32]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00f      	beq.n	800762a <HAL_SD_InitCard+0x13e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a0b      	ldr	r2, [pc, #44]	@ (800763c <HAL_SD_InitCard+0x150>)
 8007610:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	431a      	orrs	r2, r3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2201      	movs	r2, #1
 8007622:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e000      	b.n	800762c <HAL_SD_InitCard+0x140>
  }

  return HAL_OK;
 800762a:	2300      	movs	r3, #0
}
 800762c:	4618      	mov	r0, r3
 800762e:	3728      	adds	r7, #40	@ 0x28
 8007630:	46bd      	mov	sp, r7
 8007632:	bdb0      	pop	{r4, r5, r7, pc}
 8007634:	014f8b59 	.word	0x014f8b59
 8007638:	00012110 	.word	0x00012110
 800763c:	1fe00fff 	.word	0x1fe00fff

08007640 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd: Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if (hsd == NULL)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d101      	bne.n	8007652 <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e018      	b.n	8007684 <HAL_SD_DeInit+0x44>
  }

  /* Check the parameters */
  assert_param(IS_SDMMC_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2203      	movs	r2, #3
 8007656:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

#if (USE_SD_TRANSCEIVER != 0U)
  /* Deactivate the 1.8V Mode */
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	2b02      	cmp	r3, #2
 8007660:	d102      	bne.n	8007668 <HAL_SD_DeInit+0x28>
    {
      hsd->DriveTransceiver_1_8V_Callback = HAL_SD_DriveTransceiver_1_8V_Callback;
    }
    hsd->DriveTransceiver_1_8V_Callback(RESET);
#else
    HAL_SD_DriveTransceiver_1_8V_Callback(RESET);
 8007662:	2000      	movs	r0, #0
 8007664:	f003 fe6a 	bl	800b33c <HAL_SD_DriveTransceiver_1_8V_Callback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }
#endif /* USE_SD_TRANSCEIVER   */

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f001 f999 	bl	80089a0 <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f004 f844 	bl	800b6fc <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	639a      	str	r2, [r3, #56]	@ 0x38
  hsd->State = HAL_SD_STATE_RESET;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3708      	adds	r7, #8
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <HAL_SD_ReadBlocks_IT>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_IT(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                       uint32_t NumberOfBlocks)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b08c      	sub	sp, #48	@ 0x30
 8007690:	af00      	add	r7, sp, #0
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	607a      	str	r2, [r7, #4]
 8007698:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d107      	bne.n	80076b4 <HAL_SD_ReadBlocks_IT+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076a8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e085      	b.n	80077c0 <HAL_SD_ReadBlocks_IT+0x134>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d17e      	bne.n	80077be <HAL_SD_ReadBlocks_IT+0x132>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2200      	movs	r2, #0
 80076c4:	639a      	str	r2, [r3, #56]	@ 0x38

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80076c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	441a      	add	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d907      	bls.n	80076e4 <HAL_SD_ReadBlocks_IT+0x58>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	e06d      	b.n	80077c0 <HAL_SD_ReadBlocks_IT+0x134>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2203      	movs	r2, #3
 80076e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2200      	movs	r2, #0
 80076f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	68ba      	ldr	r2, [r7, #8]
 80076f8:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	025a      	lsls	r2, r3, #9
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007706:	2b01      	cmp	r3, #1
 8007708:	d002      	beq.n	8007710 <HAL_SD_ReadBlocks_IT+0x84>
    {
      add *= BLOCKSIZE;
 800770a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770c:	025b      	lsls	r3, r3, #9
 800770e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007710:	f04f 33ff 	mov.w	r3, #4294967295
 8007714:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	025b      	lsls	r3, r3, #9
 800771a:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800771c:	2390      	movs	r3, #144	@ 0x90
 800771e:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007720:	2302      	movs	r3, #2
 8007722:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007724:	2300      	movs	r3, #0
 8007726:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8007728:	2300      	movs	r3, #0
 800772a:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f107 0210 	add.w	r2, r7, #16
 8007734:	4611      	mov	r1, r2
 8007736:	4618      	mov	r0, r3
 8007738:	f002 fd7e 	bl	800a238 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	68da      	ldr	r2, [r3, #12]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800774a:	60da      	str	r2, [r3, #12]

    /* Read Blocks in IT mode */
    if (NumberOfBlocks > 1U)
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d90a      	bls.n	8007768 <HAL_SD_ReadBlocks_IT+0xdc>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_IT);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	220a      	movs	r2, #10
 8007756:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800775e:	4618      	mov	r0, r3
 8007760:	f002 fddc 	bl	800a31c <SDMMC_CmdReadMultiBlock>
 8007764:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007766:	e009      	b.n	800777c <HAL_SD_ReadBlocks_IT+0xf0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_IT);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2209      	movs	r2, #9
 800776c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007774:	4618      	mov	r0, r3
 8007776:	f002 fdae 	bl	800a2d6 <SDMMC_CmdReadSingleBlock>
 800777a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800777c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800777e:	2b00      	cmp	r3, #0
 8007780:	d012      	beq.n	80077a8 <HAL_SD_ReadBlocks_IT+0x11c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a10      	ldr	r2, [pc, #64]	@ (80077c8 <HAL_SD_ReadBlocks_IT+0x13c>)
 8007788:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800778e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007790:	431a      	orrs	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e00b      	b.n	80077c0 <HAL_SD_ReadBlocks_IT+0x134>
    }

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND |
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	f248 132a 	movw	r3, #33066	@ 0x812a
 80077b6:	430b      	orrs	r3, r1
 80077b8:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_FLAG_RXFIFOHF));

    return HAL_OK;
 80077ba:	2300      	movs	r3, #0
 80077bc:	e000      	b.n	80077c0 <HAL_SD_ReadBlocks_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 80077be:	2302      	movs	r3, #2
  }
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3730      	adds	r7, #48	@ 0x30
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	1fe00fff 	.word	0x1fe00fff

080077cc <HAL_SD_WriteBlocks_IT>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_IT(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b08c      	sub	sp, #48	@ 0x30
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	607a      	str	r2, [r7, #4]
 80077d8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d107      	bne.n	80077f4 <HAL_SD_WriteBlocks_IT+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e085      	b.n	8007900 <HAL_SD_WriteBlocks_IT+0x134>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d17e      	bne.n	80078fe <HAL_SD_WriteBlocks_IT+0x132>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2200      	movs	r2, #0
 8007804:	639a      	str	r2, [r3, #56]	@ 0x38

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007806:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	441a      	add	r2, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007810:	429a      	cmp	r2, r3
 8007812:	d907      	bls.n	8007824 <HAL_SD_WriteBlocks_IT+0x58>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007818:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e06d      	b.n	8007900 <HAL_SD_WriteBlocks_IT+0x134>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2203      	movs	r2, #3
 8007828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2200      	movs	r2, #0
 8007832:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	68ba      	ldr	r2, [r7, #8]
 8007838:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	025a      	lsls	r2, r3, #9
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007846:	2b01      	cmp	r3, #1
 8007848:	d002      	beq.n	8007850 <HAL_SD_WriteBlocks_IT+0x84>
    {
      add *= BLOCKSIZE;
 800784a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784c:	025b      	lsls	r3, r3, #9
 800784e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007850:	f04f 33ff 	mov.w	r3, #4294967295
 8007854:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	025b      	lsls	r3, r3, #9
 800785a:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800785c:	2390      	movs	r3, #144	@ 0x90
 800785e:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007860:	2300      	movs	r3, #0
 8007862:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007864:	2300      	movs	r3, #0
 8007866:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8007868:	2300      	movs	r3, #0
 800786a:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f107 0210 	add.w	r2, r7, #16
 8007874:	4611      	mov	r1, r2
 8007876:	4618      	mov	r0, r3
 8007878:	f002 fcde 	bl	800a238 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68da      	ldr	r2, [r3, #12]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800788a:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	2b01      	cmp	r3, #1
 8007890:	d90a      	bls.n	80078a8 <HAL_SD_WriteBlocks_IT+0xdc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_IT);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2228      	movs	r2, #40	@ 0x28
 8007896:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800789e:	4618      	mov	r0, r3
 80078a0:	f002 fd82 	bl	800a3a8 <SDMMC_CmdWriteMultiBlock>
 80078a4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80078a6:	e009      	b.n	80078bc <HAL_SD_WriteBlocks_IT+0xf0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_IT);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2218      	movs	r2, #24
 80078ac:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078b4:	4618      	mov	r0, r3
 80078b6:	f002 fd54 	bl	800a362 <SDMMC_CmdWriteSingleBlock>
 80078ba:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 80078bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d012      	beq.n	80078e8 <HAL_SD_WriteBlocks_IT+0x11c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a10      	ldr	r2, [pc, #64]	@ (8007908 <HAL_SD_WriteBlocks_IT+0x13c>)
 80078c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078d0:	431a      	orrs	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2200      	movs	r2, #0
 80078e2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e00b      	b.n	8007900 <HAL_SD_WriteBlocks_IT+0x134>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND |
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	f244 131a 	movw	r3, #16666	@ 0x411a
 80078f6:	430b      	orrs	r3, r1
 80078f8:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_FLAG_TXFIFOHE));

    return HAL_OK;
 80078fa:	2300      	movs	r3, #0
 80078fc:	e000      	b.n	8007900 <HAL_SD_WriteBlocks_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 80078fe:	2302      	movs	r3, #2
  }
}
 8007900:	4618      	mov	r0, r3
 8007902:	3730      	adds	r7, #48	@ 0x30
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	1fe00fff 	.word	0x1fe00fff

0800790c <HAL_SD_Erase>:
  * @param  BlockStartAdd: Start Block address
  * @param  BlockEndAdd: End Block address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Erase(SD_HandleTypeDef *hsd, uint32_t BlockStartAdd, uint32_t BlockEndAdd)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b088      	sub	sp, #32
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
  uint32_t errorstate;
  uint32_t start_add = BlockStartAdd;
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	61fb      	str	r3, [r7, #28]
  uint32_t end_add = BlockEndAdd;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	61bb      	str	r3, [r7, #24]

  if (hsd->State == HAL_SD_STATE_READY)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b01      	cmp	r3, #1
 800792a:	f040 80b4 	bne.w	8007a96 <HAL_SD_Erase+0x18a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2200      	movs	r2, #0
 8007932:	639a      	str	r2, [r3, #56]	@ 0x38

    if (end_add < start_add)
 8007934:	69ba      	ldr	r2, [r7, #24]
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	429a      	cmp	r2, r3
 800793a:	d207      	bcs.n	800794c <HAL_SD_Erase+0x40>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007940:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e0a5      	b.n	8007a98 <HAL_SD_Erase+0x18c>
    }

    if (end_add > (hsd->SdCard.LogBlockNbr))
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007950:	69ba      	ldr	r2, [r7, #24]
 8007952:	429a      	cmp	r2, r3
 8007954:	d907      	bls.n	8007966 <HAL_SD_Erase+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e098      	b.n	8007a98 <HAL_SD_Erase+0x18c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2203      	movs	r2, #3
 800796a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Check if the card command class supports erase command */
    if (((hsd->SdCard.Class) & SDMMC_CCCC_ERASE) == 0U)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007972:	f003 0320 	and.w	r3, r3, #32
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10f      	bne.n	800799a <HAL_SD_Erase+0x8e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a48      	ldr	r2, [pc, #288]	@ (8007aa0 <HAL_SD_Erase+0x194>)
 8007980:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007986:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	e07e      	b.n	8007a98 <HAL_SD_Erase+0x18c>
    }

    if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2100      	movs	r1, #0
 80079a0:	4618      	mov	r0, r3
 80079a2:	f002 fc36 	bl	800a212 <SDMMC_GetResponse>
 80079a6:	4603      	mov	r3, r0
 80079a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80079b0:	d10f      	bne.n	80079d2 <HAL_SD_Erase+0xc6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a3a      	ldr	r2, [pc, #232]	@ (8007aa0 <HAL_SD_Erase+0x194>)
 80079b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079be:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e062      	b.n	8007a98 <HAL_SD_Erase+0x18c>
    }

    /* Get start and end block for high capacity cards */
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d005      	beq.n	80079e6 <HAL_SD_Erase+0xda>
    {
      start_add *= BLOCKSIZE;
 80079da:	69fb      	ldr	r3, [r7, #28]
 80079dc:	025b      	lsls	r3, r3, #9
 80079de:	61fb      	str	r3, [r7, #28]
      end_add   *= BLOCKSIZE;
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	025b      	lsls	r3, r3, #9
 80079e4:	61bb      	str	r3, [r7, #24]
    }

    /* According to sd-card spec 1.0 ERASE_GROUP_START (CMD32) and erase_group_end(CMD33) */
    if (hsd->SdCard.CardType != CARD_SECURED)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ea:	2b03      	cmp	r3, #3
 80079ec:	d033      	beq.n	8007a56 <HAL_SD_Erase+0x14a>
    {
      /* Send CMD32 SD_ERASE_GRP_START with argument as addr  */
      errorstate = SDMMC_CmdSDEraseStartAdd(hsd->Instance, start_add);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	69f9      	ldr	r1, [r7, #28]
 80079f4:	4618      	mov	r0, r3
 80079f6:	f002 fcfa 	bl	800a3ee <SDMMC_CmdSDEraseStartAdd>
 80079fa:	6178      	str	r0, [r7, #20]
      if (errorstate != HAL_SD_ERROR_NONE)
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00f      	beq.n	8007a22 <HAL_SD_Erase+0x116>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a26      	ldr	r2, [pc, #152]	@ (8007aa0 <HAL_SD_Erase+0x194>)
 8007a08:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	431a      	orrs	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	e03a      	b.n	8007a98 <HAL_SD_Erase+0x18c>
      }

      /* Send CMD33 SD_ERASE_GRP_END with argument as addr  */
      errorstate = SDMMC_CmdSDEraseEndAdd(hsd->Instance, end_add);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	69b9      	ldr	r1, [r7, #24]
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f002 fd03 	bl	800a434 <SDMMC_CmdSDEraseEndAdd>
 8007a2e:	6178      	str	r0, [r7, #20]
      if (errorstate != HAL_SD_ERROR_NONE)
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d00f      	beq.n	8007a56 <HAL_SD_Erase+0x14a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a19      	ldr	r2, [pc, #100]	@ (8007aa0 <HAL_SD_Erase+0x194>)
 8007a3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	431a      	orrs	r2, r3
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e020      	b.n	8007a98 <HAL_SD_Erase+0x18c>
      }
    }

    /* Send CMD38 ERASE */
    errorstate = SDMMC_CmdErase(hsd->Instance, 0UL);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f002 fd0c 	bl	800a47a <SDMMC_CmdErase>
 8007a62:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d00f      	beq.n	8007a8a <HAL_SD_Erase+0x17e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8007aa0 <HAL_SD_Erase+0x194>)
 8007a70:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	431a      	orrs	r2, r3
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	e006      	b.n	8007a98 <HAL_SD_Erase+0x18c>
    }

    hsd->State = HAL_SD_STATE_READY;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8007a92:	2300      	movs	r3, #0
 8007a94:	e000      	b.n	8007a98 <HAL_SD_Erase+0x18c>
  }
  else
  {
    return HAL_BUSY;
 8007a96:	2302      	movs	r3, #2
  }
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3720      	adds	r7, #32
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}
 8007aa0:	1fe00fff 	.word	0x1fe00fff

08007aa4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ab0:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ab8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d008      	beq.n	8007ad2 <HAL_SD_IRQHandler+0x2e>
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f003 0308 	and.w	r3, r3, #8
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f001 f9d4 	bl	8008e78 <SD_Read_IT>
 8007ad0:	e19a      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f000 80ac 	beq.w	8007c3a <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007aea:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	4b59      	ldr	r3, [pc, #356]	@ (8007c5c <HAL_SD_IRQHandler+0x1b8>)
 8007af8:	400b      	ands	r3, r1
 8007afa:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8007b0a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	68da      	ldr	r2, [r3, #12]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b1a:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f003 0308 	and.w	r3, r3, #8
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d038      	beq.n	8007b98 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f003 0302 	and.w	r3, r3, #2
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d104      	bne.n	8007b3a <HAL_SD_IRQHandler+0x96>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f003 0320 	and.w	r3, r3, #32
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d011      	beq.n	8007b5e <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f002 fcbe 	bl	800a4c0 <SDMMC_CmdStopTransfer>
 8007b44:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d008      	beq.n	8007b5e <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	431a      	orrs	r2, r3
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f003 fc29 	bl	800b3b0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a3f      	ldr	r2, [pc, #252]	@ (8007c60 <HAL_SD_IRQHandler+0x1bc>)
 8007b64:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	631a      	str	r2, [r3, #48]	@ 0x30
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f003 0301 	and.w	r3, r3, #1
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d104      	bne.n	8007b88 <HAL_SD_IRQHandler+0xe4>
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f003 0302 	and.w	r3, r3, #2
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d003      	beq.n	8007b90 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f003 fbf1 	bl	800b370 <HAL_SD_RxCpltCallback>
 8007b8e:	e13b      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f003 fbfd 	bl	800b390 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007b96:	e137      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f000 8132 	beq.w	8007e08 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f003 0302 	and.w	r3, r3, #2
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d104      	bne.n	8007bd0 <HAL_SD_IRQHandler+0x12c>
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f003 0320 	and.w	r3, r3, #32
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d011      	beq.n	8007bf4 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f002 fc73 	bl	800a4c0 <SDMMC_CmdStopTransfer>
 8007bda:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d008      	beq.n	8007bf4 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	431a      	orrs	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f003 fbde 	bl	800b3b0 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	631a      	str	r2, [r3, #48]	@ 0x30
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f003 0310 	and.w	r3, r3, #16
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d104      	bne.n	8007c16 <HAL_SD_IRQHandler+0x172>
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f003 0320 	and.w	r3, r3, #32
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d002      	beq.n	8007c1c <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f003 fbba 	bl	800b390 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f003 0301 	and.w	r3, r3, #1
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d105      	bne.n	8007c32 <HAL_SD_IRQHandler+0x18e>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	f003 0302 	and.w	r3, r3, #2
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f000 80eb 	beq.w	8007e08 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f003 fb9c 	bl	800b370 <HAL_SD_RxCpltCallback>
}
 8007c38:	e0e6      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d00d      	beq.n	8007c64 <HAL_SD_IRQHandler+0x1c0>
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f003 0308 	and.w	r3, r3, #8
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d008      	beq.n	8007c64 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f001 f956 	bl	8008f04 <SD_Write_IT>
 8007c58:	e0d6      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
 8007c5a:	bf00      	nop
 8007c5c:	ffff3ec5 	.word	0xffff3ec5
 8007c60:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c6a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	f000 809d 	beq.w	8007dae <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c7a:	f003 0302 	and.w	r3, r3, #2
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d005      	beq.n	8007c8e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c86:	f043 0202 	orr.w	r2, r3, #2
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	639a      	str	r2, [r3, #56]	@ 0x38
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c94:	f003 0308 	and.w	r3, r3, #8
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d005      	beq.n	8007ca8 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca0:	f043 0208 	orr.w	r2, r3, #8
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	639a      	str	r2, [r3, #56]	@ 0x38
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cae:	f003 0320 	and.w	r3, r3, #32
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d005      	beq.n	8007cc2 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cba:	f043 0220 	orr.w	r2, r3, #32
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	639a      	str	r2, [r3, #56]	@ 0x38
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc8:	f003 0310 	and.w	r3, r3, #16
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d005      	beq.n	8007cdc <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd4:	f043 0210 	orr.w	r2, r3, #16
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a4b      	ldr	r2, [pc, #300]	@ (8007e10 <HAL_SD_IRQHandler+0x36c>)
 8007ce2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007cf2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68da      	ldr	r2, [r3, #12]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d02:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d12:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68da      	ldr	r2, [r3, #12]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d22:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f002 fbc9 	bl	800a4c0 <SDMMC_CmdStopTransfer>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d34:	431a      	orrs	r2, r3
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68da      	ldr	r2, [r3, #12]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007d48:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d52:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f003 0308 	and.w	r3, r3, #8
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d00a      	beq.n	8007d74 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2201      	movs	r2, #1
 8007d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f003 fb1f 	bl	800b3b0 <HAL_SD_ErrorCallback>
}
 8007d72:	e049      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d044      	beq.n	8007e08 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d040      	beq.n	8007e08 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8007d94:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2201      	movs	r2, #1
 8007da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_ErrorCallback(hsd);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f003 fb02 	bl	800b3b0 <HAL_SD_ErrorCallback>
}
 8007dac:	e02c      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007db4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d025      	beq.n	8007e08 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dc4:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dcc:	f003 0304 	and.w	r3, r3, #4
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10c      	bne.n	8007dee <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f003 0320 	and.w	r3, r3, #32
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d003      	beq.n	8007de6 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f001 f8f8 	bl	8008fd4 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8007de4:	e010      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f001 f8e0 	bl	8008fac <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8007dec:	e00c      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f003 0320 	and.w	r3, r3, #32
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f001 f8e1 	bl	8008fc0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8007dfe:	e003      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f001 f8c9 	bl	8008f98 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8007e06:	e7ff      	b.n	8007e08 <HAL_SD_IRQHandler+0x364>
 8007e08:	bf00      	nop
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	18000f3a 	.word	0x18000f3a

08007e14 <HAL_SD_GetCardCID>:
  * @param  pCID: Pointer to a HAL_SD_CardCIDTypeDef structure that
  *         contains all CID register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCID(const SD_HandleTypeDef *hsd, HAL_SD_CardCIDTypeDef *pCID)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  pCID->ManufacturerID = (uint8_t)((hsd->CID[0] & 0xFF000000U) >> 24U);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e22:	0e1b      	lsrs	r3, r3, #24
 8007e24:	b2da      	uxtb	r2, r3
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	701a      	strb	r2, [r3, #0]

  pCID->OEM_AppliID = (uint16_t)((hsd->CID[0] & 0x00FFFF00U) >> 8U);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e2e:	0a1b      	lsrs	r3, r3, #8
 8007e30:	b29a      	uxth	r2, r3
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	805a      	strh	r2, [r3, #2]

  pCID->ProdName1 = (((hsd->CID[0] & 0x000000FFU) << 24U) | ((hsd->CID[1] & 0xFFFFFF00U) >> 8U));
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e3a:	061a      	lsls	r2, r3, #24
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e40:	0a1b      	lsrs	r3, r3, #8
 8007e42:	431a      	orrs	r2, r3
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	605a      	str	r2, [r3, #4]

  pCID->ProdName2 = (uint8_t)(hsd->CID[1] & 0x000000FFU);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e4c:	b2da      	uxtb	r2, r3
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	721a      	strb	r2, [r3, #8]

  pCID->ProdRev = (uint8_t)((hsd->CID[2] & 0xFF000000U) >> 24U);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007e56:	0e1b      	lsrs	r3, r3, #24
 8007e58:	b2da      	uxtb	r2, r3
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	725a      	strb	r2, [r3, #9]

  pCID->ProdSN = (((hsd->CID[2] & 0x00FFFFFFU) << 8U) | ((hsd->CID[3] & 0xFF000000U) >> 24U));
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007e62:	021a      	lsls	r2, r3, #8
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e68:	0e1b      	lsrs	r3, r3, #24
 8007e6a:	431a      	orrs	r2, r3
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	60da      	str	r2, [r3, #12]

  pCID->Reserved1 = (uint8_t)((hsd->CID[3] & 0x00F00000U) >> 20U);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e74:	0d1b      	lsrs	r3, r3, #20
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	f003 030f 	and.w	r3, r3, #15
 8007e7c:	b2da      	uxtb	r2, r3
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	741a      	strb	r2, [r3, #16]

  pCID->ManufactDate = (uint16_t)((hsd->CID[3] & 0x000FFF00U) >> 8U);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e86:	0a1b      	lsrs	r3, r3, #8
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	825a      	strh	r2, [r3, #18]

  pCID->CID_CRC = (uint8_t)((hsd->CID[3] & 0x000000FEU) >> 1U);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e98:	085b      	lsrs	r3, r3, #1
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ea0:	b2da      	uxtb	r2, r3
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	751a      	strb	r2, [r3, #20]

  pCID->Reserved2 = 1U;
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	755a      	strb	r2, [r3, #21]

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	370c      	adds	r7, #12
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
	...

08007ebc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007eca:	0f9b      	lsrs	r3, r3, #30
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ed6:	0e9b      	lsrs	r3, r3, #26
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	f003 030f 	and.w	r3, r3, #15
 8007ede:	b2da      	uxtb	r2, r3
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ee8:	0e1b      	lsrs	r3, r3, #24
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	f003 0303 	and.w	r3, r3, #3
 8007ef0:	b2da      	uxtb	r2, r3
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007efa:	0c1b      	lsrs	r3, r3, #16
 8007efc:	b2da      	uxtb	r2, r3
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f06:	0a1b      	lsrs	r3, r3, #8
 8007f08:	b2da      	uxtb	r2, r3
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f12:	b2da      	uxtb	r2, r3
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f1c:	0d1b      	lsrs	r3, r3, #20
 8007f1e:	b29a      	uxth	r2, r3
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f28:	0c1b      	lsrs	r3, r3, #16
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	f003 030f 	and.w	r3, r3, #15
 8007f30:	b2da      	uxtb	r2, r3
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f3a:	0bdb      	lsrs	r3, r3, #15
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	f003 0301 	and.w	r3, r3, #1
 8007f42:	b2da      	uxtb	r2, r3
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f4c:	0b9b      	lsrs	r3, r3, #14
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	f003 0301 	and.w	r3, r3, #1
 8007f54:	b2da      	uxtb	r2, r3
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f5e:	0b5b      	lsrs	r3, r3, #13
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f70:	0b1b      	lsrs	r3, r3, #12
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	f003 0301 	and.w	r3, r3, #1
 8007f78:	b2da      	uxtb	r2, r3
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2200      	movs	r2, #0
 8007f82:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d163      	bne.n	8008054 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f90:	009a      	lsls	r2, r3, #2
 8007f92:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007f96:	4013      	ands	r3, r2
 8007f98:	687a      	ldr	r2, [r7, #4]
 8007f9a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007f9c:	0f92      	lsrs	r2, r2, #30
 8007f9e:	431a      	orrs	r2, r3
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fa8:	0edb      	lsrs	r3, r3, #27
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	f003 0307 	and.w	r3, r3, #7
 8007fb0:	b2da      	uxtb	r2, r3
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fba:	0e1b      	lsrs	r3, r3, #24
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	f003 0307 	and.w	r3, r3, #7
 8007fc2:	b2da      	uxtb	r2, r3
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fcc:	0d5b      	lsrs	r3, r3, #21
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	f003 0307 	and.w	r3, r3, #7
 8007fd4:	b2da      	uxtb	r2, r3
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fde:	0c9b      	lsrs	r3, r3, #18
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	f003 0307 	and.w	r3, r3, #7
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ff0:	0bdb      	lsrs	r3, r3, #15
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	f003 0307 	and.w	r3, r3, #7
 8007ff8:	b2da      	uxtb	r2, r3
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	1c5a      	adds	r2, r3, #1
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	7e1b      	ldrb	r3, [r3, #24]
 800800c:	b2db      	uxtb	r3, r3
 800800e:	f003 0307 	and.w	r3, r3, #7
 8008012:	3302      	adds	r3, #2
 8008014:	2201      	movs	r2, #1
 8008016:	fa02 f303 	lsl.w	r3, r2, r3
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800801e:	fb03 f202 	mul.w	r2, r3, r2
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	7a1b      	ldrb	r3, [r3, #8]
 800802a:	b2db      	uxtb	r3, r3
 800802c:	f003 030f 	and.w	r3, r3, #15
 8008030:	2201      	movs	r2, #1
 8008032:	409a      	lsls	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	651a      	str	r2, [r3, #80]	@ 0x50

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008040:	0a52      	lsrs	r2, r2, #9
 8008042:	fb03 f202 	mul.w	r2, r3, r2
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008050:	659a      	str	r2, [r3, #88]	@ 0x58
 8008052:	e031      	b.n	80080b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008058:	2b01      	cmp	r3, #1
 800805a:	d11d      	bne.n	8008098 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008060:	041b      	lsls	r3, r3, #16
 8008062:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800806a:	0c1b      	lsrs	r3, r3, #16
 800806c:	431a      	orrs	r2, r3
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	691b      	ldr	r3, [r3, #16]
 8008076:	3301      	adds	r3, #1
 8008078:	029a      	lsls	r2, r3, #10
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800808c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	659a      	str	r2, [r3, #88]	@ 0x58
 8008096:	e00f      	b.n	80080b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a58      	ldr	r2, [pc, #352]	@ (8008200 <HAL_SD_GetCardCSD+0x344>)
 800809e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e09d      	b.n	80081f4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080bc:	0b9b      	lsrs	r3, r3, #14
 80080be:	b2db      	uxtb	r3, r3
 80080c0:	f003 0301 	and.w	r3, r3, #1
 80080c4:	b2da      	uxtb	r2, r3
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080ce:	09db      	lsrs	r3, r3, #7
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080d6:	b2da      	uxtb	r2, r3
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080e6:	b2da      	uxtb	r2, r3
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080f0:	0fdb      	lsrs	r3, r3, #31
 80080f2:	b2da      	uxtb	r2, r3
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080fc:	0f5b      	lsrs	r3, r3, #29
 80080fe:	b2db      	uxtb	r3, r3
 8008100:	f003 0303 	and.w	r3, r3, #3
 8008104:	b2da      	uxtb	r2, r3
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800810e:	0e9b      	lsrs	r3, r3, #26
 8008110:	b2db      	uxtb	r3, r3
 8008112:	f003 0307 	and.w	r3, r3, #7
 8008116:	b2da      	uxtb	r2, r3
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008120:	0d9b      	lsrs	r3, r3, #22
 8008122:	b2db      	uxtb	r3, r3
 8008124:	f003 030f 	and.w	r3, r3, #15
 8008128:	b2da      	uxtb	r2, r3
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008132:	0d5b      	lsrs	r3, r3, #21
 8008134:	b2db      	uxtb	r3, r3
 8008136:	f003 0301 	and.w	r3, r3, #1
 800813a:	b2da      	uxtb	r2, r3
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	2200      	movs	r2, #0
 8008146:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800814e:	0c1b      	lsrs	r3, r3, #16
 8008150:	b2db      	uxtb	r3, r3
 8008152:	f003 0301 	and.w	r3, r3, #1
 8008156:	b2da      	uxtb	r2, r3
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008162:	0bdb      	lsrs	r3, r3, #15
 8008164:	b2db      	uxtb	r3, r3
 8008166:	f003 0301 	and.w	r3, r3, #1
 800816a:	b2da      	uxtb	r2, r3
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008176:	0b9b      	lsrs	r3, r3, #14
 8008178:	b2db      	uxtb	r3, r3
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	b2da      	uxtb	r2, r3
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800818a:	0b5b      	lsrs	r3, r3, #13
 800818c:	b2db      	uxtb	r3, r3
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	b2da      	uxtb	r2, r3
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800819e:	0b1b      	lsrs	r3, r3, #12
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	f003 0301 	and.w	r3, r3, #1
 80081a6:	b2da      	uxtb	r2, r3
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081b2:	0a9b      	lsrs	r3, r3, #10
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	f003 0303 	and.w	r3, r3, #3
 80081ba:	b2da      	uxtb	r2, r3
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081c6:	0a1b      	lsrs	r3, r3, #8
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	f003 0303 	and.w	r3, r3, #3
 80081ce:	b2da      	uxtb	r2, r3
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081da:	085b      	lsrs	r3, r3, #1
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081e2:	b2da      	uxtb	r2, r3
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr
 8008200:	1fe00fff 	.word	0x1fe00fff

08008204 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b094      	sub	sp, #80	@ 0x50
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800820e:	2300      	movs	r3, #0
 8008210:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800821a:	b2db      	uxtb	r3, r3
 800821c:	2b03      	cmp	r3, #3
 800821e:	d101      	bne.n	8008224 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	e0a7      	b.n	8008374 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8008224:	f107 0308 	add.w	r3, r7, #8
 8008228:	4619      	mov	r1, r3
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 fbc6 	bl	80089bc <SD_SendSDStatus>
 8008230:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008232:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008234:	2b00      	cmp	r3, #0
 8008236:	d011      	beq.n	800825c <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a4f      	ldr	r2, [pc, #316]	@ (800837c <HAL_SD_GetCardStatus+0x178>)
 800823e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008244:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008246:	431a      	orrs	r2, r3
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2201      	movs	r2, #1
 8008250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800825a:	e070      	b.n	800833e <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	099b      	lsrs	r3, r3, #6
 8008260:	b2db      	uxtb	r3, r3
 8008262:	f003 0303 	and.w	r3, r3, #3
 8008266:	b2da      	uxtb	r2, r3
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	095b      	lsrs	r3, r3, #5
 8008270:	b2db      	uxtb	r3, r3
 8008272:	f003 0301 	and.w	r3, r3, #1
 8008276:	b2da      	uxtb	r2, r3
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	0a1b      	lsrs	r3, r3, #8
 8008280:	b29b      	uxth	r3, r3
 8008282:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008286:	b29a      	uxth	r2, r3
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	0e1b      	lsrs	r3, r3, #24
 800828c:	b29b      	uxth	r3, r3
 800828e:	4313      	orrs	r3, r2
 8008290:	b29a      	uxth	r2, r3
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	061a      	lsls	r2, r3, #24
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	021b      	lsls	r3, r3, #8
 800829e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80082a2:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	0a1b      	lsrs	r3, r3, #8
 80082a8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80082ac:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	0e1b      	lsrs	r3, r3, #24
 80082b2:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	b2da      	uxtb	r2, r3
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	0a1b      	lsrs	r3, r3, #8
 80082c4:	b2da      	uxtb	r2, r3
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	0d1b      	lsrs	r3, r3, #20
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	f003 030f 	and.w	r3, r3, #15
 80082d4:	b2da      	uxtb	r2, r3
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	0c1b      	lsrs	r3, r3, #16
 80082de:	b29b      	uxth	r3, r3
 80082e0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80082e4:	b29a      	uxth	r2, r3
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	4313      	orrs	r3, r2
 80082f0:	b29a      	uxth	r2, r3
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	0a9b      	lsrs	r3, r3, #10
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008300:	b2da      	uxtb	r2, r3
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	0a1b      	lsrs	r3, r3, #8
 800830a:	b2db      	uxtb	r3, r3
 800830c:	f003 0303 	and.w	r3, r3, #3
 8008310:	b2da      	uxtb	r2, r3
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	091b      	lsrs	r3, r3, #4
 800831a:	b2db      	uxtb	r3, r3
 800831c:	f003 030f 	and.w	r3, r3, #15
 8008320:	b2da      	uxtb	r2, r3
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	b2db      	uxtb	r3, r3
 800832a:	f003 030f 	and.w	r3, r3, #15
 800832e:	b2da      	uxtb	r2, r3
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	0e1b      	lsrs	r3, r3, #24
 8008338:	b2da      	uxtb	r2, r3
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008346:	4618      	mov	r0, r3
 8008348:	f001 ffa2 	bl	800a290 <SDMMC_CmdBlockLength>
 800834c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800834e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008350:	2b00      	cmp	r3, #0
 8008352:	d00d      	beq.n	8008370 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a08      	ldr	r2, [pc, #32]	@ (800837c <HAL_SD_GetCardStatus+0x178>)
 800835a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008360:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2201      	movs	r2, #1
 8008366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8008370:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8008374:	4618      	mov	r0, r3
 8008376:	3750      	adds	r7, #80	@ 0x50
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}
 800837c:	1fe00fff 	.word	0x1fe00fff

08008380 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008380:	b5b0      	push	{r4, r5, r7, lr}
 8008382:	b090      	sub	sp, #64	@ 0x40
 8008384:	af04      	add	r7, sp, #16
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2203      	movs	r2, #3
 8008394:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if (hsd->SdCard.CardType != CARD_SECURED)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800839c:	2b03      	cmp	r3, #3
 800839e:	d02e      	beq.n	80083fe <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083a6:	d106      	bne.n	80083b6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80083b4:	e029      	b.n	800840a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083bc:	d10a      	bne.n	80083d4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 fbf4 	bl	8008bac <SD_WideBus_Enable>
 80083c4:	62b8      	str	r0, [r7, #40]	@ 0x28

      hsd->ErrorCode |= errorstate;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083cc:	431a      	orrs	r2, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	639a      	str	r2, [r3, #56]	@ 0x38
 80083d2:	e01a      	b.n	800840a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d10a      	bne.n	80083f0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 fc31 	bl	8008c42 <SD_WideBus_Disable>
 80083e0:	62b8      	str	r0, [r7, #40]	@ 0x28

      hsd->ErrorCode |= errorstate;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e8:	431a      	orrs	r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80083ee:	e00c      	b.n	800840a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80083fc:	e005      	b.n	800840a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008402:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800840e:	2b00      	cmp	r3, #0
 8008410:	d007      	beq.n	8008422 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a61      	ldr	r2, [pc, #388]	@ (800859c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008418:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008420:	e099      	b.n	8008556 <HAL_SD_ConfigWideBusOperation+0x1d6>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8008422:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008426:	f04f 0100 	mov.w	r1, #0
 800842a:	f7fd fce1 	bl	8005df0 <HAL_RCCEx_GetPeriphCLKFreq>
 800842e:	6278      	str	r0, [r7, #36]	@ 0x24
    if (sdmmc_clk != 0U)
 8008430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 8086 	beq.w	8008544 <HAL_SD_ConfigWideBusOperation+0x1c4>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	60fb      	str	r3, [r7, #12]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	691b      	ldr	r3, [r3, #16]
 800844c:	61bb      	str	r3, [r7, #24]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	695a      	ldr	r2, [r3, #20]
 8008452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008454:	4952      	ldr	r1, [pc, #328]	@ (80085a0 <HAL_SD_ConfigWideBusOperation+0x220>)
 8008456:	fba1 1303 	umull	r1, r3, r1, r3
 800845a:	0e1b      	lsrs	r3, r3, #24
 800845c:	429a      	cmp	r2, r3
 800845e:	d303      	bcc.n	8008468 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	695b      	ldr	r3, [r3, #20]
 8008464:	61fb      	str	r3, [r7, #28]
 8008466:	e05a      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800846c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008470:	d103      	bne.n	800847a <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	695b      	ldr	r3, [r3, #20]
 8008476:	61fb      	str	r3, [r7, #28]
 8008478:	e051      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800847e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008482:	d126      	bne.n	80084d2 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	695b      	ldr	r3, [r3, #20]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d10e      	bne.n	80084aa <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800848c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800848e:	4a45      	ldr	r2, [pc, #276]	@ (80085a4 <HAL_SD_ConfigWideBusOperation+0x224>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d906      	bls.n	80084a2 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008496:	4a42      	ldr	r2, [pc, #264]	@ (80085a0 <HAL_SD_ConfigWideBusOperation+0x220>)
 8008498:	fba2 2303 	umull	r2, r3, r2, r3
 800849c:	0e5b      	lsrs	r3, r3, #25
 800849e:	61fb      	str	r3, [r7, #28]
 80084a0:	e03d      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	695b      	ldr	r3, [r3, #20]
 80084a6:	61fb      	str	r3, [r7, #28]
 80084a8:	e039      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	695b      	ldr	r3, [r3, #20]
 80084ae:	005b      	lsls	r3, r3, #1
 80084b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80084b6:	4a3b      	ldr	r2, [pc, #236]	@ (80085a4 <HAL_SD_ConfigWideBusOperation+0x224>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d906      	bls.n	80084ca <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80084bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084be:	4a38      	ldr	r2, [pc, #224]	@ (80085a0 <HAL_SD_ConfigWideBusOperation+0x220>)
 80084c0:	fba2 2303 	umull	r2, r3, r2, r3
 80084c4:	0e5b      	lsrs	r3, r3, #25
 80084c6:	61fb      	str	r3, [r7, #28]
 80084c8:	e029      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	695b      	ldr	r3, [r3, #20]
 80084ce:	61fb      	str	r3, [r7, #28]
 80084d0:	e025      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	695b      	ldr	r3, [r3, #20]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10e      	bne.n	80084f8 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 80084da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084dc:	4a32      	ldr	r2, [pc, #200]	@ (80085a8 <HAL_SD_ConfigWideBusOperation+0x228>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d906      	bls.n	80084f0 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80084e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e4:	4a2e      	ldr	r2, [pc, #184]	@ (80085a0 <HAL_SD_ConfigWideBusOperation+0x220>)
 80084e6:	fba2 2303 	umull	r2, r3, r2, r3
 80084ea:	0e1b      	lsrs	r3, r3, #24
 80084ec:	61fb      	str	r3, [r7, #28]
 80084ee:	e016      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	695b      	ldr	r3, [r3, #20]
 80084f4:	61fb      	str	r3, [r7, #28]
 80084f6:	e012      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	695b      	ldr	r3, [r3, #20]
 80084fc:	005b      	lsls	r3, r3, #1
 80084fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008500:	fbb2 f3f3 	udiv	r3, r2, r3
 8008504:	4a28      	ldr	r2, [pc, #160]	@ (80085a8 <HAL_SD_ConfigWideBusOperation+0x228>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d906      	bls.n	8008518 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800850a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850c:	4a24      	ldr	r2, [pc, #144]	@ (80085a0 <HAL_SD_ConfigWideBusOperation+0x220>)
 800850e:	fba2 2303 	umull	r2, r3, r2, r3
 8008512:	0e1b      	lsrs	r3, r3, #24
 8008514:	61fb      	str	r3, [r7, #28]
 8008516:	e002      	b.n	800851e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	699b      	ldr	r3, [r3, #24]
 8008522:	623b      	str	r3, [r7, #32]
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681d      	ldr	r5, [r3, #0]
 8008528:	466c      	mov	r4, sp
 800852a:	f107 0318 	add.w	r3, r7, #24
 800852e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008532:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008536:	f107 030c 	add.w	r3, r7, #12
 800853a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800853c:	4628      	mov	r0, r5
 800853e:	f001 fdb9 	bl	800a0b4 <SDMMC_Init>
 8008542:	e008      	b.n	8008556 <HAL_SD_ConfigWideBusOperation+0x1d6>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008548:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	639a      	str	r2, [r3, #56]	@ 0x38
      status = HAL_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800855e:	4618      	mov	r0, r3
 8008560:	f001 fe96 	bl	800a290 <SDMMC_CmdBlockLength>
 8008564:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00c      	beq.n	8008586 <HAL_SD_ConfigWideBusOperation+0x206>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a0a      	ldr	r2, [pc, #40]	@ (800859c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008572:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857a:	431a      	orrs	r2, r3
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8008580:	2301      	movs	r3, #1
 8008582:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2201      	movs	r2, #1
 800858a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800858e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008592:	4618      	mov	r0, r3
 8008594:	3730      	adds	r7, #48	@ 0x30
 8008596:	46bd      	mov	sp, r7
 8008598:	bdb0      	pop	{r4, r5, r7, pc}
 800859a:	bf00      	nop
 800859c:	1fe00fff 	.word	0x1fe00fff
 80085a0:	55e63b89 	.word	0x55e63b89
 80085a4:	02faf080 	.word	0x02faf080
 80085a8:	017d7840 	.word	0x017d7840

080085ac <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80085b4:	2300      	movs	r3, #0
 80085b6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80085b8:	f107 030c 	add.w	r3, r7, #12
 80085bc:	4619      	mov	r1, r3
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 facc 	bl	8008b5c <SD_SendStatus>
 80085c4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d005      	beq.n	80085d8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	431a      	orrs	r2, r3
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	0a5b      	lsrs	r3, r3, #9
 80085dc:	f003 030f 	and.w	r3, r3, #15
 80085e0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80085e2:	693b      	ldr	r3, [r7, #16]
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3718      	adds	r7, #24
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b090      	sub	sp, #64	@ 0x40
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 80085f4:	2300      	movs	r3, #0
 80085f6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 80085f8:	f7f9 fe92 	bl	8002320 <HAL_GetTick>
 80085fc:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4618      	mov	r0, r3
 8008604:	f001 fdc0 	bl	800a188 <SDMMC_GetPowerState>
 8008608:	4603      	mov	r3, r0
 800860a:	2b00      	cmp	r3, #0
 800860c:	d102      	bne.n	8008614 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800860e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008612:	e0b5      	b.n	8008780 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008618:	2b03      	cmp	r3, #3
 800861a:	d02e      	beq.n	800867a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4618      	mov	r0, r3
 8008622:	f002 f872 	bl	800a70a <SDMMC_CmdSendCID>
 8008626:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8008628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800862a:	2b00      	cmp	r3, #0
 800862c:	d001      	beq.n	8008632 <SD_InitCard+0x46>
    {
      return errorstate;
 800862e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008630:	e0a6      	b.n	8008780 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2100      	movs	r1, #0
 8008638:	4618      	mov	r0, r3
 800863a:	f001 fdea 	bl	800a212 <SDMMC_GetResponse>
 800863e:	4602      	mov	r2, r0
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2104      	movs	r1, #4
 800864a:	4618      	mov	r0, r3
 800864c:	f001 fde1 	bl	800a212 <SDMMC_GetResponse>
 8008650:	4602      	mov	r2, r0
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2108      	movs	r1, #8
 800865c:	4618      	mov	r0, r3
 800865e:	f001 fdd8 	bl	800a212 <SDMMC_GetResponse>
 8008662:	4602      	mov	r2, r0
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	210c      	movs	r1, #12
 800866e:	4618      	mov	r0, r3
 8008670:	f001 fdcf 	bl	800a212 <SDMMC_GetResponse>
 8008674:	4602      	mov	r2, r0
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	67da      	str	r2, [r3, #124]	@ 0x7c
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800867e:	2b03      	cmp	r3, #3
 8008680:	d01d      	beq.n	80086be <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8008682:	e019      	b.n	80086b8 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f107 020a 	add.w	r2, r7, #10
 800868c:	4611      	mov	r1, r2
 800868e:	4618      	mov	r0, r3
 8008690:	f002 f87a 	bl	800a788 <SDMMC_CmdSetRelAdd>
 8008694:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8008696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008698:	2b00      	cmp	r3, #0
 800869a:	d001      	beq.n	80086a0 <SD_InitCard+0xb4>
      {
        return errorstate;
 800869c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869e:	e06f      	b.n	8008780 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 80086a0:	f7f9 fe3e 	bl	8002320 <HAL_GetTick>
 80086a4:	4602      	mov	r2, r0
 80086a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086a8:	1ad3      	subs	r3, r2, r3
 80086aa:	f241 3287 	movw	r2, #4999	@ 0x1387
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d902      	bls.n	80086b8 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 80086b2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80086b6:	e063      	b.n	8008780 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 80086b8:	897b      	ldrh	r3, [r7, #10]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d0e2      	beq.n	8008684 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086c2:	2b03      	cmp	r3, #3
 80086c4:	d036      	beq.n	8008734 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80086c6:	897b      	ldrh	r3, [r7, #10]
 80086c8:	461a      	mov	r2, r3
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086d6:	041b      	lsls	r3, r3, #16
 80086d8:	4619      	mov	r1, r3
 80086da:	4610      	mov	r0, r2
 80086dc:	f002 f834 	bl	800a748 <SDMMC_CmdSendCSD>
 80086e0:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80086e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d001      	beq.n	80086ec <SD_InitCard+0x100>
    {
      return errorstate;
 80086e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ea:	e049      	b.n	8008780 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	2100      	movs	r1, #0
 80086f2:	4618      	mov	r0, r3
 80086f4:	f001 fd8d 	bl	800a212 <SDMMC_GetResponse>
 80086f8:	4602      	mov	r2, r0
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2104      	movs	r1, #4
 8008704:	4618      	mov	r0, r3
 8008706:	f001 fd84 	bl	800a212 <SDMMC_GetResponse>
 800870a:	4602      	mov	r2, r0
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	2108      	movs	r1, #8
 8008716:	4618      	mov	r0, r3
 8008718:	f001 fd7b 	bl	800a212 <SDMMC_GetResponse>
 800871c:	4602      	mov	r2, r0
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	210c      	movs	r1, #12
 8008728:	4618      	mov	r0, r3
 800872a:	f001 fd72 	bl	800a212 <SDMMC_GetResponse>
 800872e:	4602      	mov	r2, r0
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2104      	movs	r1, #4
 800873a:	4618      	mov	r0, r3
 800873c:	f001 fd69 	bl	800a212 <SDMMC_GetResponse>
 8008740:	4603      	mov	r3, r0
 8008742:	0d1a      	lsrs	r2, r3, #20
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008748:	f107 030c 	add.w	r3, r7, #12
 800874c:	4619      	mov	r1, r3
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f7ff fbb4 	bl	8007ebc <HAL_SD_GetCardCSD>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d002      	beq.n	8008760 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800875a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800875e:	e00f      	b.n	8008780 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008768:	041b      	lsls	r3, r3, #16
 800876a:	4619      	mov	r1, r3
 800876c:	4610      	mov	r0, r2
 800876e:	f001 fee3 	bl	800a538 <SDMMC_CmdSelDesel>
 8008772:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8008774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008776:	2b00      	cmp	r3, #0
 8008778:	d001      	beq.n	800877e <SD_InitCard+0x192>
  {
    return errorstate;
 800877a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877c:	e000      	b.n	8008780 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3740      	adds	r7, #64	@ 0x40
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b088      	sub	sp, #32
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008790:	2300      	movs	r3, #0
 8008792:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U;
 8008794:	2300      	movs	r3, #0
 8008796:	61fb      	str	r3, [r7, #28]
  uint32_t validvoltage = 0U;
 8008798:	2300      	movs	r3, #0
 800879a:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
 800879c:	f7f9 fdc0 	bl	8002320 <HAL_GetTick>
 80087a0:	6178      	str	r0, [r7, #20]
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4618      	mov	r0, r3
 80087a8:	f001 fee9 	bl	800a57e <SDMMC_CmdGoIdleState>
 80087ac:	6138      	str	r0, [r7, #16]
  if (errorstate != HAL_SD_ERROR_NONE)
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d001      	beq.n	80087b8 <SD_PowerON+0x30>
  {
    return errorstate;
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	e0ed      	b.n	8008994 <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4618      	mov	r0, r3
 80087be:	f001 fefc 	bl	800a5ba <SDMMC_CmdOperCond>
 80087c2:	6138      	str	r0, [r7, #16]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087ca:	d10d      	bne.n	80087e8 <SD_PowerON+0x60>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2200      	movs	r2, #0
 80087d0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4618      	mov	r0, r3
 80087d8:	f001 fed1 	bl	800a57e <SDMMC_CmdGoIdleState>
 80087dc:	6138      	str	r0, [r7, #16]
    if (errorstate != HAL_SD_ERROR_NONE)
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d004      	beq.n	80087ee <SD_PowerON+0x66>
    {
      return errorstate;
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	e0d5      	b.n	8008994 <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d137      	bne.n	8008866 <SD_PowerON+0xde>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2100      	movs	r1, #0
 80087fc:	4618      	mov	r0, r3
 80087fe:	f001 fefc 	bl	800a5fa <SDMMC_CmdAppCommand>
 8008802:	6138      	str	r0, [r7, #16]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d02d      	beq.n	8008866 <SD_PowerON+0xde>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800880a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800880e:	e0c1      	b.n	8008994 <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2100      	movs	r1, #0
 8008816:	4618      	mov	r0, r3
 8008818:	f001 feef 	bl	800a5fa <SDMMC_CmdAppCommand>
 800881c:	6138      	str	r0, [r7, #16]
    if (errorstate != HAL_SD_ERROR_NONE)
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d001      	beq.n	8008828 <SD_PowerON+0xa0>
    {
      return errorstate;
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	e0b5      	b.n	8008994 <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	495b      	ldr	r1, [pc, #364]	@ (800899c <SD_PowerON+0x214>)
 800882e:	4618      	mov	r0, r3
 8008830:	f001 ff06 	bl	800a640 <SDMMC_CmdAppOperCommand>
 8008834:	6138      	str	r0, [r7, #16]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d002      	beq.n	8008842 <SD_PowerON+0xba>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800883c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008840:	e0a8      	b.n	8008994 <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	2100      	movs	r1, #0
 8008848:	4618      	mov	r0, r3
 800884a:	f001 fce2 	bl	800a212 <SDMMC_GetResponse>
 800884e:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	0fdb      	lsrs	r3, r3, #31
 8008854:	2b01      	cmp	r3, #1
 8008856:	d101      	bne.n	800885c <SD_PowerON+0xd4>
 8008858:	2301      	movs	r3, #1
 800885a:	e000      	b.n	800885e <SD_PowerON+0xd6>
 800885c:	2300      	movs	r3, #0
 800885e:	61bb      	str	r3, [r7, #24]

    count++;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	3301      	adds	r3, #1
 8008864:	60fb      	str	r3, [r7, #12]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800886c:	4293      	cmp	r3, r2
 800886e:	d802      	bhi.n	8008876 <SD_PowerON+0xee>
 8008870:	69bb      	ldr	r3, [r7, #24]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d0cc      	beq.n	8008810 <SD_PowerON+0x88>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800887c:	4293      	cmp	r3, r2
 800887e:	d902      	bls.n	8008886 <SD_PowerON+0xfe>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008880:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008884:	e086      	b.n	8008994 <SD_PowerON+0x20c>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	63da      	str	r2, [r3, #60]	@ 0x3c

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800888c:	69fb      	ldr	r3, [r7, #28]
 800888e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008892:	2b00      	cmp	r3, #0
 8008894:	d07d      	beq.n	8008992 <SD_PowerON+0x20a>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2201      	movs	r2, #1
 800889a:	63da      	str	r2, [r3, #60]	@ 0x3c
#if (USE_SD_TRANSCEIVER != 0U)
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	699b      	ldr	r3, [r3, #24]
 80088a0:	2b02      	cmp	r3, #2
 80088a2:	d176      	bne.n	8008992 <SD_PowerON+0x20a>
    {
      if ((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d071      	beq.n	8008992 <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088b4:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	681a      	ldr	r2, [r3, #0]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f042 0208 	orr.w	r2, r2, #8
 80088c4:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4618      	mov	r0, r3
 80088cc:	f001 ffc3 	bl	800a856 <SDMMC_CmdVoltageSwitch>
 80088d0:	6138      	str	r0, [r7, #16]
        if (errorstate != HAL_SD_ERROR_NONE)
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00c      	beq.n	80088f2 <SD_PowerON+0x16a>
        {
          return errorstate;
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	e05b      	b.n	8008994 <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while ((hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80088dc:	f7f9 fd20 	bl	8002320 <HAL_GetTick>
 80088e0:	4602      	mov	r2, r0
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	1ad3      	subs	r3, r2, r3
 80088e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ea:	d102      	bne.n	80088f2 <SD_PowerON+0x16a>
          {
            return HAL_SD_ERROR_TIMEOUT;
 80088ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80088f0:	e050      	b.n	8008994 <SD_PowerON+0x20c>
        while ((hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80088fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008900:	d1ec      	bne.n	80088dc <SD_PowerON+0x154>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800890a:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Check to BusyD0 */
        if ((hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008912:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008916:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800891a:	d002      	beq.n	8008922 <SD_PowerON+0x19a>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 800891c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008920:	e038      	b.n	8008994 <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 8008922:	2001      	movs	r0, #1
 8008924:	f002 fd0a 	bl	800b33c <HAL_SD_DriveTransceiver_1_8V_Callback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	681a      	ldr	r2, [r3, #0]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f042 0204 	orr.w	r2, r2, #4
 8008936:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while ((hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8008938:	e00a      	b.n	8008950 <SD_PowerON+0x1c8>
          {
            if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800893a:	f7f9 fcf1 	bl	8002320 <HAL_GetTick>
 800893e:	4602      	mov	r2, r0
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	1ad3      	subs	r3, r2, r3
 8008944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008948:	d102      	bne.n	8008950 <SD_PowerON+0x1c8>
            {
              return HAL_SD_ERROR_TIMEOUT;
 800894a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800894e:	e021      	b.n	8008994 <SD_PowerON+0x20c>
          while ((hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800895a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800895e:	d1ec      	bne.n	800893a <SD_PowerON+0x1b2>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008968:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Check BusyD0 status */
          if ((hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008970:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008974:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008978:	d102      	bne.n	8008980 <SD_PowerON+0x1f8>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800897a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800897e:	e009      	b.n	8008994 <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2213      	movs	r2, #19
 8008986:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f04f 32ff 	mov.w	r2, #4294967295
 8008990:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8008992:	2300      	movs	r3, #0
}
 8008994:	4618      	mov	r0, r3
 8008996:	3720      	adds	r7, #32
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	c1100000 	.word	0xc1100000

080089a0 <SD_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b082      	sub	sp, #8
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f001 fbda 	bl	800a166 <SDMMC_PowerState_OFF>
}
 80089b2:	bf00      	nop
 80089b4:	3708      	adds	r7, #8
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
	...

080089bc <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b08c      	sub	sp, #48	@ 0x30
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80089c6:	f7f9 fcab 	bl	8002320 <HAL_GetTick>
 80089ca:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2100      	movs	r1, #0
 80089d6:	4618      	mov	r0, r3
 80089d8:	f001 fc1b 	bl	800a212 <SDMMC_GetResponse>
 80089dc:	4603      	mov	r3, r0
 80089de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80089e6:	d102      	bne.n	80089ee <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80089e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80089ec:	e0b0      	b.n	8008b50 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2140      	movs	r1, #64	@ 0x40
 80089f4:	4618      	mov	r0, r3
 80089f6:	f001 fc4b 	bl	800a290 <SDMMC_CmdBlockLength>
 80089fa:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80089fc:	6a3b      	ldr	r3, [r7, #32]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d005      	beq.n	8008a0e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	639a      	str	r2, [r3, #56]	@ 0x38
    return errorstate;
 8008a0a:	6a3b      	ldr	r3, [r7, #32]
 8008a0c:	e0a0      	b.n	8008b50 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a16:	041b      	lsls	r3, r3, #16
 8008a18:	4619      	mov	r1, r3
 8008a1a:	4610      	mov	r0, r2
 8008a1c:	f001 fded 	bl	800a5fa <SDMMC_CmdAppCommand>
 8008a20:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008a22:	6a3b      	ldr	r3, [r7, #32]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d005      	beq.n	8008a34 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	639a      	str	r2, [r3, #56]	@ 0x38
    return errorstate;
 8008a30:	6a3b      	ldr	r3, [r7, #32]
 8008a32:	e08d      	b.n	8008b50 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008a34:	f04f 33ff 	mov.w	r3, #4294967295
 8008a38:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8008a3a:	2340      	movs	r3, #64	@ 0x40
 8008a3c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8008a3e:	2360      	movs	r3, #96	@ 0x60
 8008a40:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008a42:	2302      	movs	r3, #2
 8008a44:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008a46:	2300      	movs	r3, #0
 8008a48:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f107 0208 	add.w	r2, r7, #8
 8008a56:	4611      	mov	r1, r2
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f001 fbed 	bl	800a238 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4618      	mov	r0, r3
 8008a64:	f001 fed5 	bl	800a812 <SDMMC_CmdStatusRegister>
 8008a68:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d02b      	beq.n	8008ac8 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	639a      	str	r2, [r3, #56]	@ 0x38
    return errorstate;
 8008a78:	6a3b      	ldr	r3, [r7, #32]
 8008a7a:	e069      	b.n	8008b50 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d013      	beq.n	8008ab2 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a8e:	e00d      	b.n	8008aac <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4618      	mov	r0, r3
 8008a96:	f001 fb37 	bl	800a108 <SDMMC_ReadFIFO>
 8008a9a:	4602      	mov	r2, r0
 8008a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a9e:	601a      	str	r2, [r3, #0]
        pData++;
 8008aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aa2:	3304      	adds	r3, #4
 8008aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8008aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aae:	2b07      	cmp	r3, #7
 8008ab0:	d9ee      	bls.n	8008a90 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008ab2:	f7f9 fc35 	bl	8002320 <HAL_GetTick>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aba:	1ad3      	subs	r3, r2, r3
 8008abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ac0:	d102      	bne.n	8008ac8 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008ac2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008ac6:	e043      	b.n	8008b50 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ace:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d0d2      	beq.n	8008a7c <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008adc:	f003 0308 	and.w	r3, r3, #8
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d001      	beq.n	8008ae8 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008ae4:	2308      	movs	r3, #8
 8008ae6:	e033      	b.n	8008b50 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aee:	f003 0302 	and.w	r3, r3, #2
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d001      	beq.n	8008afa <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008af6:	2302      	movs	r3, #2
 8008af8:	e02a      	b.n	8008b50 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b00:	f003 0320 	and.w	r3, r3, #32
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d017      	beq.n	8008b38 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8008b08:	2320      	movs	r3, #32
 8008b0a:	e021      	b.n	8008b50 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4618      	mov	r0, r3
 8008b12:	f001 faf9 	bl	800a108 <SDMMC_ReadFIFO>
 8008b16:	4602      	mov	r2, r0
 8008b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b1a:	601a      	str	r2, [r3, #0]
    pData++;
 8008b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b1e:	3304      	adds	r3, #4
 8008b20:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008b22:	f7f9 fbfd 	bl	8002320 <HAL_GetTick>
 8008b26:	4602      	mov	r2, r0
 8008b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2a:	1ad3      	subs	r3, r2, r3
 8008b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b30:	d102      	bne.n	8008b38 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008b32:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008b36:	e00b      	b.n	8008b50 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d1e2      	bne.n	8008b0c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a03      	ldr	r2, [pc, #12]	@ (8008b58 <SD_SendSDStatus+0x19c>)
 8008b4c:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3730      	adds	r7, #48	@ 0x30
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}
 8008b58:	18000f3a 	.word	0x18000f3a

08008b5c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
 8008b64:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d102      	bne.n	8008b72 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008b6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008b70:	e018      	b.n	8008ba4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b7a:	041b      	lsls	r3, r3, #16
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	4610      	mov	r0, r2
 8008b80:	f001 fe24 	bl	800a7cc <SDMMC_CmdSendStatus>
 8008b84:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d001      	beq.n	8008b90 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	e009      	b.n	8008ba4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2100      	movs	r1, #0
 8008b96:	4618      	mov	r0, r3
 8008b98:	f001 fb3b 	bl	800a212 <SDMMC_GetResponse>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008ba2:	2300      	movs	r3, #0
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3710      	adds	r7, #16
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b086      	sub	sp, #24
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	60fb      	str	r3, [r7, #12]
 8008bb8:	2300      	movs	r3, #0
 8008bba:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	2100      	movs	r1, #0
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f001 fb25 	bl	800a212 <SDMMC_GetResponse>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008bd2:	d102      	bne.n	8008bda <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008bd4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008bd8:	e02f      	b.n	8008c3a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008bda:	f107 030c 	add.w	r3, r7, #12
 8008bde:	4619      	mov	r1, r3
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 f879 	bl	8008cd8 <SD_FindSCR>
 8008be6:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d001      	beq.n	8008bf2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	e023      	b.n	8008c3a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d01c      	beq.n	8008c36 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681a      	ldr	r2, [r3, #0]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c04:	041b      	lsls	r3, r3, #16
 8008c06:	4619      	mov	r1, r3
 8008c08:	4610      	mov	r0, r2
 8008c0a:	f001 fcf6 	bl	800a5fa <SDMMC_CmdAppCommand>
 8008c0e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d001      	beq.n	8008c1a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	e00f      	b.n	8008c3a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2102      	movs	r1, #2
 8008c20:	4618      	mov	r0, r3
 8008c22:	f001 fd2d 	bl	800a680 <SDMMC_CmdBusWidth>
 8008c26:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d001      	beq.n	8008c32 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	e003      	b.n	8008c3a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008c32:	2300      	movs	r3, #0
 8008c34:	e001      	b.n	8008c3a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008c36:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3718      	adds	r7, #24
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}

08008c42 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b086      	sub	sp, #24
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	60fb      	str	r3, [r7, #12]
 8008c4e:	2300      	movs	r3, #0
 8008c50:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	2100      	movs	r1, #0
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f001 fada 	bl	800a212 <SDMMC_GetResponse>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c68:	d102      	bne.n	8008c70 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008c6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008c6e:	e02f      	b.n	8008cd0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008c70:	f107 030c 	add.w	r3, r7, #12
 8008c74:	4619      	mov	r1, r3
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 f82e 	bl	8008cd8 <SD_FindSCR>
 8008c7c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d001      	beq.n	8008c88 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	e023      	b.n	8008cd0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d01c      	beq.n	8008ccc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c9a:	041b      	lsls	r3, r3, #16
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	4610      	mov	r0, r2
 8008ca0:	f001 fcab 	bl	800a5fa <SDMMC_CmdAppCommand>
 8008ca4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d001      	beq.n	8008cb0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	e00f      	b.n	8008cd0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2100      	movs	r1, #0
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f001 fce2 	bl	800a680 <SDMMC_CmdBusWidth>
 8008cbc:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d001      	beq.n	8008cc8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	e003      	b.n	8008cd0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	e001      	b.n	8008cd0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008ccc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3718      	adds	r7, #24
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b08e      	sub	sp, #56	@ 0x38
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008ce2:	f7f9 fb1d 	bl	8002320 <HAL_GetTick>
 8008ce6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8008cec:	2300      	movs	r3, #0
 8008cee:	60bb      	str	r3, [r7, #8]
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	2108      	movs	r1, #8
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f001 fac6 	bl	800a290 <SDMMC_CmdBlockLength>
 8008d04:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d001      	beq.n	8008d10 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0e:	e0ad      	b.n	8008e6c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d18:	041b      	lsls	r3, r3, #16
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	4610      	mov	r0, r2
 8008d1e:	f001 fc6c 	bl	800a5fa <SDMMC_CmdAppCommand>
 8008d22:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d001      	beq.n	8008d2e <SD_FindSCR+0x56>
  {
    return errorstate;
 8008d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d2c:	e09e      	b.n	8008e6c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8008d32:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008d34:	2308      	movs	r3, #8
 8008d36:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8008d38:	2330      	movs	r3, #48	@ 0x30
 8008d3a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008d3c:	2302      	movs	r3, #2
 8008d3e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008d40:	2300      	movs	r3, #0
 8008d42:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008d44:	2301      	movs	r3, #1
 8008d46:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f107 0210 	add.w	r2, r7, #16
 8008d50:	4611      	mov	r1, r2
 8008d52:	4618      	mov	r0, r3
 8008d54:	f001 fa70 	bl	800a238 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f001 fcb2 	bl	800a6c6 <SDMMC_CmdSendSCR>
 8008d62:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d027      	beq.n	8008dba <SD_FindSCR+0xe2>
  {
    return errorstate;
 8008d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d6c:	e07e      	b.n	8008e6c <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d113      	bne.n	8008da4 <SD_FindSCR+0xcc>
 8008d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d110      	bne.n	8008da4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f001 f9be 	bl	800a108 <SDMMC_ReadFIFO>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4618      	mov	r0, r3
 8008d96:	f001 f9b7 	bl	800a108 <SDMMC_ReadFIFO>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	60fb      	str	r3, [r7, #12]
      index++;
 8008d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008da0:	3301      	adds	r3, #1
 8008da2:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008da4:	f7f9 fabc 	bl	8002320 <HAL_GetTick>
 8008da8:	4602      	mov	r2, r0
 8008daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dac:	1ad3      	subs	r3, r2, r3
 8008dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008db2:	d102      	bne.n	8008dba <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008db4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008db8:	e058      	b.n	8008e6c <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008dc0:	f240 532a 	movw	r3, #1322	@ 0x52a
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d0d1      	beq.n	8008d6e <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dd0:	f003 0308 	and.w	r3, r3, #8
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d005      	beq.n	8008de4 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2208      	movs	r2, #8
 8008dde:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008de0:	2308      	movs	r3, #8
 8008de2:	e043      	b.n	8008e6c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dea:	f003 0302 	and.w	r3, r3, #2
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d005      	beq.n	8008dfe <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2202      	movs	r2, #2
 8008df8:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008dfa:	2302      	movs	r3, #2
 8008dfc:	e036      	b.n	8008e6c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e04:	f003 0320 	and.w	r3, r3, #32
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d005      	beq.n	8008e18 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2220      	movs	r2, #32
 8008e12:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008e14:	2320      	movs	r3, #32
 8008e16:	e029      	b.n	8008e6c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a15      	ldr	r2, [pc, #84]	@ (8008e74 <SD_FindSCR+0x19c>)
 8008e1e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	061a      	lsls	r2, r3, #24
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	021b      	lsls	r3, r3, #8
 8008e28:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008e2c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	0a1b      	lsrs	r3, r3, #8
 8008e32:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008e36:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	0e1b      	lsrs	r3, r3, #24
 8008e3c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e40:	601a      	str	r2, [r3, #0]
    scr++;
 8008e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e44:	3304      	adds	r3, #4
 8008e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	061a      	lsls	r2, r3, #24
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	021b      	lsls	r3, r3, #8
 8008e50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008e54:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	0a1b      	lsrs	r3, r3, #8
 8008e5a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008e5e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	0e1b      	lsrs	r3, r3, #24
 8008e64:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e68:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008e6a:	2300      	movs	r3, #0
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3738      	adds	r7, #56	@ 0x38
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}
 8008e74:	18000f3a 	.word	0x18000f3a

08008e78 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b086      	sub	sp, #24
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e84:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e8a:	2b1f      	cmp	r3, #31
 8008e8c:	d936      	bls.n	8008efc <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008e8e:	2300      	movs	r3, #0
 8008e90:	617b      	str	r3, [r7, #20]
 8008e92:	e027      	b.n	8008ee4 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f001 f935 	bl	800a108 <SDMMC_ReadFIFO>
 8008e9e:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	b2da      	uxtb	r2, r3
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	0a1b      	lsrs	r3, r3, #8
 8008eb2:	b2da      	uxtb	r2, r3
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	0c1b      	lsrs	r3, r3, #16
 8008ec2:	b2da      	uxtb	r2, r3
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	0e1b      	lsrs	r3, r3, #24
 8008ed2:	b2da      	uxtb	r2, r3
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	3301      	adds	r3, #1
 8008edc:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	2b07      	cmp	r3, #7
 8008ee8:	d9d4      	bls.n	8008e94 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	693a      	ldr	r2, [r7, #16]
 8008eee:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef4:	f1a3 0220 	sub.w	r2, r3, #32
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8008efc:	bf00      	nop
 8008efe:	3718      	adds	r7, #24
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b086      	sub	sp, #24
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a1b      	ldr	r3, [r3, #32]
 8008f10:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f16:	2b1f      	cmp	r3, #31
 8008f18:	d93a      	bls.n	8008f90 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	617b      	str	r3, [r7, #20]
 8008f1e:	e02b      	b.n	8008f78 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	021a      	lsls	r2, r3, #8
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008f38:	693b      	ldr	r3, [r7, #16]
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	781b      	ldrb	r3, [r3, #0]
 8008f42:	041a      	lsls	r2, r3, #16
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	061a      	lsls	r2, r3, #24
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	3301      	adds	r3, #1
 8008f60:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f107 020c 	add.w	r2, r7, #12
 8008f6a:	4611      	mov	r1, r2
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f001 f8d8 	bl	800a122 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	3301      	adds	r3, #1
 8008f76:	617b      	str	r3, [r7, #20]
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	2b07      	cmp	r3, #7
 8008f7c:	d9d0      	bls.n	8008f20 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	693a      	ldr	r2, [r7, #16]
 8008f82:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f88:	f1a3 0220 	sub.w	r2, r3, #32
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8008f90:	bf00      	nop
 8008f92:	3718      	adds	r7, #24
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8008fa0:	bf00      	nop
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8008fb4:	bf00      	nop
 8008fb6:	370c      	adds	r7, #12
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbe:	4770      	bx	lr

08008fc0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b083      	sub	sp, #12
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8008fc8:	bf00      	nop
 8008fca:	370c      	adds	r7, #12
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr

08008fd4 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8008fdc:	bf00      	nop
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d101      	bne.n	8008ffa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e042      	b.n	8009080 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009000:	2b00      	cmp	r3, #0
 8009002:	d106      	bne.n	8009012 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f002 fba1 	bl	800b754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2224      	movs	r2, #36	@ 0x24
 8009016:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f022 0201 	bic.w	r2, r2, #1
 8009028:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800902e:	2b00      	cmp	r3, #0
 8009030:	d002      	beq.n	8009038 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 fe1e 	bl	8009c74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f000 f8b3 	bl	80091a4 <UART_SetConfig>
 800903e:	4603      	mov	r3, r0
 8009040:	2b01      	cmp	r3, #1
 8009042:	d101      	bne.n	8009048 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009044:	2301      	movs	r3, #1
 8009046:	e01b      	b.n	8009080 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	685a      	ldr	r2, [r3, #4]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009056:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	689a      	ldr	r2, [r3, #8]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009066:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f042 0201 	orr.w	r2, r2, #1
 8009076:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f000 fe9d 	bl	8009db8 <UART_CheckIdleState>
 800907e:	4603      	mov	r3, r0
}
 8009080:	4618      	mov	r0, r3
 8009082:	3708      	adds	r7, #8
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b08a      	sub	sp, #40	@ 0x28
 800908c:	af02      	add	r7, sp, #8
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	603b      	str	r3, [r7, #0]
 8009094:	4613      	mov	r3, r2
 8009096:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800909e:	2b20      	cmp	r3, #32
 80090a0:	d17b      	bne.n	800919a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d002      	beq.n	80090ae <HAL_UART_Transmit+0x26>
 80090a8:	88fb      	ldrh	r3, [r7, #6]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d101      	bne.n	80090b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e074      	b.n	800919c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2221      	movs	r2, #33	@ 0x21
 80090be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090c2:	f7f9 f92d 	bl	8002320 <HAL_GetTick>
 80090c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	88fa      	ldrh	r2, [r7, #6]
 80090cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	88fa      	ldrh	r2, [r7, #6]
 80090d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	689b      	ldr	r3, [r3, #8]
 80090dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090e0:	d108      	bne.n	80090f4 <HAL_UART_Transmit+0x6c>
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d104      	bne.n	80090f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80090ea:	2300      	movs	r3, #0
 80090ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	61bb      	str	r3, [r7, #24]
 80090f2:	e003      	b.n	80090fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090f8:	2300      	movs	r3, #0
 80090fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80090fc:	e030      	b.n	8009160 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	9300      	str	r3, [sp, #0]
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2200      	movs	r2, #0
 8009106:	2180      	movs	r1, #128	@ 0x80
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f000 feff 	bl	8009f0c <UART_WaitOnFlagUntilTimeout>
 800910e:	4603      	mov	r3, r0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d005      	beq.n	8009120 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2220      	movs	r2, #32
 8009118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800911c:	2303      	movs	r3, #3
 800911e:	e03d      	b.n	800919c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009120:	69fb      	ldr	r3, [r7, #28]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d10b      	bne.n	800913e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	461a      	mov	r2, r3
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009134:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	3302      	adds	r3, #2
 800913a:	61bb      	str	r3, [r7, #24]
 800913c:	e007      	b.n	800914e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800913e:	69fb      	ldr	r3, [r7, #28]
 8009140:	781a      	ldrb	r2, [r3, #0]
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	3301      	adds	r3, #1
 800914c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009154:	b29b      	uxth	r3, r3
 8009156:	3b01      	subs	r3, #1
 8009158:	b29a      	uxth	r2, r3
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009166:	b29b      	uxth	r3, r3
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1c8      	bne.n	80090fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	9300      	str	r3, [sp, #0]
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	2200      	movs	r2, #0
 8009174:	2140      	movs	r1, #64	@ 0x40
 8009176:	68f8      	ldr	r0, [r7, #12]
 8009178:	f000 fec8 	bl	8009f0c <UART_WaitOnFlagUntilTimeout>
 800917c:	4603      	mov	r3, r0
 800917e:	2b00      	cmp	r3, #0
 8009180:	d005      	beq.n	800918e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2220      	movs	r2, #32
 8009186:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800918a:	2303      	movs	r3, #3
 800918c:	e006      	b.n	800919c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2220      	movs	r2, #32
 8009192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009196:	2300      	movs	r3, #0
 8009198:	e000      	b.n	800919c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800919a:	2302      	movs	r3, #2
  }
}
 800919c:	4618      	mov	r0, r3
 800919e:	3720      	adds	r7, #32
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80091a8:	b092      	sub	sp, #72	@ 0x48
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80091ae:	2300      	movs	r3, #0
 80091b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	689a      	ldr	r2, [r3, #8]
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	431a      	orrs	r2, r3
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	695b      	ldr	r3, [r3, #20]
 80091c2:	431a      	orrs	r2, r3
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	69db      	ldr	r3, [r3, #28]
 80091c8:	4313      	orrs	r3, r2
 80091ca:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	4bbe      	ldr	r3, [pc, #760]	@ (80094cc <UART_SetConfig+0x328>)
 80091d4:	4013      	ands	r3, r2
 80091d6:	697a      	ldr	r2, [r7, #20]
 80091d8:	6812      	ldr	r2, [r2, #0]
 80091da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80091dc:	430b      	orrs	r3, r1
 80091de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	68da      	ldr	r2, [r3, #12]
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	430a      	orrs	r2, r1
 80091f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	699b      	ldr	r3, [r3, #24]
 80091fa:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4ab3      	ldr	r2, [pc, #716]	@ (80094d0 <UART_SetConfig+0x32c>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d004      	beq.n	8009210 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	6a1b      	ldr	r3, [r3, #32]
 800920a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800920c:	4313      	orrs	r3, r2
 800920e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	689a      	ldr	r2, [r3, #8]
 8009216:	4baf      	ldr	r3, [pc, #700]	@ (80094d4 <UART_SetConfig+0x330>)
 8009218:	4013      	ands	r3, r2
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	6812      	ldr	r2, [r2, #0]
 800921e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009220:	430b      	orrs	r3, r1
 8009222:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800922a:	f023 010f 	bic.w	r1, r3, #15
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	430a      	orrs	r2, r1
 8009238:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4aa6      	ldr	r2, [pc, #664]	@ (80094d8 <UART_SetConfig+0x334>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d177      	bne.n	8009334 <UART_SetConfig+0x190>
 8009244:	4ba5      	ldr	r3, [pc, #660]	@ (80094dc <UART_SetConfig+0x338>)
 8009246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009248:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800924c:	2b28      	cmp	r3, #40	@ 0x28
 800924e:	d86d      	bhi.n	800932c <UART_SetConfig+0x188>
 8009250:	a201      	add	r2, pc, #4	@ (adr r2, 8009258 <UART_SetConfig+0xb4>)
 8009252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009256:	bf00      	nop
 8009258:	080092fd 	.word	0x080092fd
 800925c:	0800932d 	.word	0x0800932d
 8009260:	0800932d 	.word	0x0800932d
 8009264:	0800932d 	.word	0x0800932d
 8009268:	0800932d 	.word	0x0800932d
 800926c:	0800932d 	.word	0x0800932d
 8009270:	0800932d 	.word	0x0800932d
 8009274:	0800932d 	.word	0x0800932d
 8009278:	08009305 	.word	0x08009305
 800927c:	0800932d 	.word	0x0800932d
 8009280:	0800932d 	.word	0x0800932d
 8009284:	0800932d 	.word	0x0800932d
 8009288:	0800932d 	.word	0x0800932d
 800928c:	0800932d 	.word	0x0800932d
 8009290:	0800932d 	.word	0x0800932d
 8009294:	0800932d 	.word	0x0800932d
 8009298:	0800930d 	.word	0x0800930d
 800929c:	0800932d 	.word	0x0800932d
 80092a0:	0800932d 	.word	0x0800932d
 80092a4:	0800932d 	.word	0x0800932d
 80092a8:	0800932d 	.word	0x0800932d
 80092ac:	0800932d 	.word	0x0800932d
 80092b0:	0800932d 	.word	0x0800932d
 80092b4:	0800932d 	.word	0x0800932d
 80092b8:	08009315 	.word	0x08009315
 80092bc:	0800932d 	.word	0x0800932d
 80092c0:	0800932d 	.word	0x0800932d
 80092c4:	0800932d 	.word	0x0800932d
 80092c8:	0800932d 	.word	0x0800932d
 80092cc:	0800932d 	.word	0x0800932d
 80092d0:	0800932d 	.word	0x0800932d
 80092d4:	0800932d 	.word	0x0800932d
 80092d8:	0800931d 	.word	0x0800931d
 80092dc:	0800932d 	.word	0x0800932d
 80092e0:	0800932d 	.word	0x0800932d
 80092e4:	0800932d 	.word	0x0800932d
 80092e8:	0800932d 	.word	0x0800932d
 80092ec:	0800932d 	.word	0x0800932d
 80092f0:	0800932d 	.word	0x0800932d
 80092f4:	0800932d 	.word	0x0800932d
 80092f8:	08009325 	.word	0x08009325
 80092fc:	2301      	movs	r3, #1
 80092fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009302:	e222      	b.n	800974a <UART_SetConfig+0x5a6>
 8009304:	2304      	movs	r3, #4
 8009306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800930a:	e21e      	b.n	800974a <UART_SetConfig+0x5a6>
 800930c:	2308      	movs	r3, #8
 800930e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009312:	e21a      	b.n	800974a <UART_SetConfig+0x5a6>
 8009314:	2310      	movs	r3, #16
 8009316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800931a:	e216      	b.n	800974a <UART_SetConfig+0x5a6>
 800931c:	2320      	movs	r3, #32
 800931e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009322:	e212      	b.n	800974a <UART_SetConfig+0x5a6>
 8009324:	2340      	movs	r3, #64	@ 0x40
 8009326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800932a:	e20e      	b.n	800974a <UART_SetConfig+0x5a6>
 800932c:	2380      	movs	r3, #128	@ 0x80
 800932e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009332:	e20a      	b.n	800974a <UART_SetConfig+0x5a6>
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a69      	ldr	r2, [pc, #420]	@ (80094e0 <UART_SetConfig+0x33c>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d130      	bne.n	80093a0 <UART_SetConfig+0x1fc>
 800933e:	4b67      	ldr	r3, [pc, #412]	@ (80094dc <UART_SetConfig+0x338>)
 8009340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009342:	f003 0307 	and.w	r3, r3, #7
 8009346:	2b05      	cmp	r3, #5
 8009348:	d826      	bhi.n	8009398 <UART_SetConfig+0x1f4>
 800934a:	a201      	add	r2, pc, #4	@ (adr r2, 8009350 <UART_SetConfig+0x1ac>)
 800934c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009350:	08009369 	.word	0x08009369
 8009354:	08009371 	.word	0x08009371
 8009358:	08009379 	.word	0x08009379
 800935c:	08009381 	.word	0x08009381
 8009360:	08009389 	.word	0x08009389
 8009364:	08009391 	.word	0x08009391
 8009368:	2300      	movs	r3, #0
 800936a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800936e:	e1ec      	b.n	800974a <UART_SetConfig+0x5a6>
 8009370:	2304      	movs	r3, #4
 8009372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009376:	e1e8      	b.n	800974a <UART_SetConfig+0x5a6>
 8009378:	2308      	movs	r3, #8
 800937a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800937e:	e1e4      	b.n	800974a <UART_SetConfig+0x5a6>
 8009380:	2310      	movs	r3, #16
 8009382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009386:	e1e0      	b.n	800974a <UART_SetConfig+0x5a6>
 8009388:	2320      	movs	r3, #32
 800938a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800938e:	e1dc      	b.n	800974a <UART_SetConfig+0x5a6>
 8009390:	2340      	movs	r3, #64	@ 0x40
 8009392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009396:	e1d8      	b.n	800974a <UART_SetConfig+0x5a6>
 8009398:	2380      	movs	r3, #128	@ 0x80
 800939a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939e:	e1d4      	b.n	800974a <UART_SetConfig+0x5a6>
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a4f      	ldr	r2, [pc, #316]	@ (80094e4 <UART_SetConfig+0x340>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d130      	bne.n	800940c <UART_SetConfig+0x268>
 80093aa:	4b4c      	ldr	r3, [pc, #304]	@ (80094dc <UART_SetConfig+0x338>)
 80093ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093ae:	f003 0307 	and.w	r3, r3, #7
 80093b2:	2b05      	cmp	r3, #5
 80093b4:	d826      	bhi.n	8009404 <UART_SetConfig+0x260>
 80093b6:	a201      	add	r2, pc, #4	@ (adr r2, 80093bc <UART_SetConfig+0x218>)
 80093b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093bc:	080093d5 	.word	0x080093d5
 80093c0:	080093dd 	.word	0x080093dd
 80093c4:	080093e5 	.word	0x080093e5
 80093c8:	080093ed 	.word	0x080093ed
 80093cc:	080093f5 	.word	0x080093f5
 80093d0:	080093fd 	.word	0x080093fd
 80093d4:	2300      	movs	r3, #0
 80093d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093da:	e1b6      	b.n	800974a <UART_SetConfig+0x5a6>
 80093dc:	2304      	movs	r3, #4
 80093de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093e2:	e1b2      	b.n	800974a <UART_SetConfig+0x5a6>
 80093e4:	2308      	movs	r3, #8
 80093e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ea:	e1ae      	b.n	800974a <UART_SetConfig+0x5a6>
 80093ec:	2310      	movs	r3, #16
 80093ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093f2:	e1aa      	b.n	800974a <UART_SetConfig+0x5a6>
 80093f4:	2320      	movs	r3, #32
 80093f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fa:	e1a6      	b.n	800974a <UART_SetConfig+0x5a6>
 80093fc:	2340      	movs	r3, #64	@ 0x40
 80093fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009402:	e1a2      	b.n	800974a <UART_SetConfig+0x5a6>
 8009404:	2380      	movs	r3, #128	@ 0x80
 8009406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800940a:	e19e      	b.n	800974a <UART_SetConfig+0x5a6>
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a35      	ldr	r2, [pc, #212]	@ (80094e8 <UART_SetConfig+0x344>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d130      	bne.n	8009478 <UART_SetConfig+0x2d4>
 8009416:	4b31      	ldr	r3, [pc, #196]	@ (80094dc <UART_SetConfig+0x338>)
 8009418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800941a:	f003 0307 	and.w	r3, r3, #7
 800941e:	2b05      	cmp	r3, #5
 8009420:	d826      	bhi.n	8009470 <UART_SetConfig+0x2cc>
 8009422:	a201      	add	r2, pc, #4	@ (adr r2, 8009428 <UART_SetConfig+0x284>)
 8009424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009428:	08009441 	.word	0x08009441
 800942c:	08009449 	.word	0x08009449
 8009430:	08009451 	.word	0x08009451
 8009434:	08009459 	.word	0x08009459
 8009438:	08009461 	.word	0x08009461
 800943c:	08009469 	.word	0x08009469
 8009440:	2300      	movs	r3, #0
 8009442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009446:	e180      	b.n	800974a <UART_SetConfig+0x5a6>
 8009448:	2304      	movs	r3, #4
 800944a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800944e:	e17c      	b.n	800974a <UART_SetConfig+0x5a6>
 8009450:	2308      	movs	r3, #8
 8009452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009456:	e178      	b.n	800974a <UART_SetConfig+0x5a6>
 8009458:	2310      	movs	r3, #16
 800945a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800945e:	e174      	b.n	800974a <UART_SetConfig+0x5a6>
 8009460:	2320      	movs	r3, #32
 8009462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009466:	e170      	b.n	800974a <UART_SetConfig+0x5a6>
 8009468:	2340      	movs	r3, #64	@ 0x40
 800946a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800946e:	e16c      	b.n	800974a <UART_SetConfig+0x5a6>
 8009470:	2380      	movs	r3, #128	@ 0x80
 8009472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009476:	e168      	b.n	800974a <UART_SetConfig+0x5a6>
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a1b      	ldr	r2, [pc, #108]	@ (80094ec <UART_SetConfig+0x348>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d142      	bne.n	8009508 <UART_SetConfig+0x364>
 8009482:	4b16      	ldr	r3, [pc, #88]	@ (80094dc <UART_SetConfig+0x338>)
 8009484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009486:	f003 0307 	and.w	r3, r3, #7
 800948a:	2b05      	cmp	r3, #5
 800948c:	d838      	bhi.n	8009500 <UART_SetConfig+0x35c>
 800948e:	a201      	add	r2, pc, #4	@ (adr r2, 8009494 <UART_SetConfig+0x2f0>)
 8009490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009494:	080094ad 	.word	0x080094ad
 8009498:	080094b5 	.word	0x080094b5
 800949c:	080094bd 	.word	0x080094bd
 80094a0:	080094c5 	.word	0x080094c5
 80094a4:	080094f1 	.word	0x080094f1
 80094a8:	080094f9 	.word	0x080094f9
 80094ac:	2300      	movs	r3, #0
 80094ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094b2:	e14a      	b.n	800974a <UART_SetConfig+0x5a6>
 80094b4:	2304      	movs	r3, #4
 80094b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ba:	e146      	b.n	800974a <UART_SetConfig+0x5a6>
 80094bc:	2308      	movs	r3, #8
 80094be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094c2:	e142      	b.n	800974a <UART_SetConfig+0x5a6>
 80094c4:	2310      	movs	r3, #16
 80094c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ca:	e13e      	b.n	800974a <UART_SetConfig+0x5a6>
 80094cc:	cfff69f3 	.word	0xcfff69f3
 80094d0:	58000c00 	.word	0x58000c00
 80094d4:	11fff4ff 	.word	0x11fff4ff
 80094d8:	40011000 	.word	0x40011000
 80094dc:	58024400 	.word	0x58024400
 80094e0:	40004400 	.word	0x40004400
 80094e4:	40004800 	.word	0x40004800
 80094e8:	40004c00 	.word	0x40004c00
 80094ec:	40005000 	.word	0x40005000
 80094f0:	2320      	movs	r3, #32
 80094f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094f6:	e128      	b.n	800974a <UART_SetConfig+0x5a6>
 80094f8:	2340      	movs	r3, #64	@ 0x40
 80094fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094fe:	e124      	b.n	800974a <UART_SetConfig+0x5a6>
 8009500:	2380      	movs	r3, #128	@ 0x80
 8009502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009506:	e120      	b.n	800974a <UART_SetConfig+0x5a6>
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4acb      	ldr	r2, [pc, #812]	@ (800983c <UART_SetConfig+0x698>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d176      	bne.n	8009600 <UART_SetConfig+0x45c>
 8009512:	4bcb      	ldr	r3, [pc, #812]	@ (8009840 <UART_SetConfig+0x69c>)
 8009514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009516:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800951a:	2b28      	cmp	r3, #40	@ 0x28
 800951c:	d86c      	bhi.n	80095f8 <UART_SetConfig+0x454>
 800951e:	a201      	add	r2, pc, #4	@ (adr r2, 8009524 <UART_SetConfig+0x380>)
 8009520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009524:	080095c9 	.word	0x080095c9
 8009528:	080095f9 	.word	0x080095f9
 800952c:	080095f9 	.word	0x080095f9
 8009530:	080095f9 	.word	0x080095f9
 8009534:	080095f9 	.word	0x080095f9
 8009538:	080095f9 	.word	0x080095f9
 800953c:	080095f9 	.word	0x080095f9
 8009540:	080095f9 	.word	0x080095f9
 8009544:	080095d1 	.word	0x080095d1
 8009548:	080095f9 	.word	0x080095f9
 800954c:	080095f9 	.word	0x080095f9
 8009550:	080095f9 	.word	0x080095f9
 8009554:	080095f9 	.word	0x080095f9
 8009558:	080095f9 	.word	0x080095f9
 800955c:	080095f9 	.word	0x080095f9
 8009560:	080095f9 	.word	0x080095f9
 8009564:	080095d9 	.word	0x080095d9
 8009568:	080095f9 	.word	0x080095f9
 800956c:	080095f9 	.word	0x080095f9
 8009570:	080095f9 	.word	0x080095f9
 8009574:	080095f9 	.word	0x080095f9
 8009578:	080095f9 	.word	0x080095f9
 800957c:	080095f9 	.word	0x080095f9
 8009580:	080095f9 	.word	0x080095f9
 8009584:	080095e1 	.word	0x080095e1
 8009588:	080095f9 	.word	0x080095f9
 800958c:	080095f9 	.word	0x080095f9
 8009590:	080095f9 	.word	0x080095f9
 8009594:	080095f9 	.word	0x080095f9
 8009598:	080095f9 	.word	0x080095f9
 800959c:	080095f9 	.word	0x080095f9
 80095a0:	080095f9 	.word	0x080095f9
 80095a4:	080095e9 	.word	0x080095e9
 80095a8:	080095f9 	.word	0x080095f9
 80095ac:	080095f9 	.word	0x080095f9
 80095b0:	080095f9 	.word	0x080095f9
 80095b4:	080095f9 	.word	0x080095f9
 80095b8:	080095f9 	.word	0x080095f9
 80095bc:	080095f9 	.word	0x080095f9
 80095c0:	080095f9 	.word	0x080095f9
 80095c4:	080095f1 	.word	0x080095f1
 80095c8:	2301      	movs	r3, #1
 80095ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ce:	e0bc      	b.n	800974a <UART_SetConfig+0x5a6>
 80095d0:	2304      	movs	r3, #4
 80095d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095d6:	e0b8      	b.n	800974a <UART_SetConfig+0x5a6>
 80095d8:	2308      	movs	r3, #8
 80095da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095de:	e0b4      	b.n	800974a <UART_SetConfig+0x5a6>
 80095e0:	2310      	movs	r3, #16
 80095e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095e6:	e0b0      	b.n	800974a <UART_SetConfig+0x5a6>
 80095e8:	2320      	movs	r3, #32
 80095ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ee:	e0ac      	b.n	800974a <UART_SetConfig+0x5a6>
 80095f0:	2340      	movs	r3, #64	@ 0x40
 80095f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095f6:	e0a8      	b.n	800974a <UART_SetConfig+0x5a6>
 80095f8:	2380      	movs	r3, #128	@ 0x80
 80095fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095fe:	e0a4      	b.n	800974a <UART_SetConfig+0x5a6>
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4a8f      	ldr	r2, [pc, #572]	@ (8009844 <UART_SetConfig+0x6a0>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d130      	bne.n	800966c <UART_SetConfig+0x4c8>
 800960a:	4b8d      	ldr	r3, [pc, #564]	@ (8009840 <UART_SetConfig+0x69c>)
 800960c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800960e:	f003 0307 	and.w	r3, r3, #7
 8009612:	2b05      	cmp	r3, #5
 8009614:	d826      	bhi.n	8009664 <UART_SetConfig+0x4c0>
 8009616:	a201      	add	r2, pc, #4	@ (adr r2, 800961c <UART_SetConfig+0x478>)
 8009618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800961c:	08009635 	.word	0x08009635
 8009620:	0800963d 	.word	0x0800963d
 8009624:	08009645 	.word	0x08009645
 8009628:	0800964d 	.word	0x0800964d
 800962c:	08009655 	.word	0x08009655
 8009630:	0800965d 	.word	0x0800965d
 8009634:	2300      	movs	r3, #0
 8009636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800963a:	e086      	b.n	800974a <UART_SetConfig+0x5a6>
 800963c:	2304      	movs	r3, #4
 800963e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009642:	e082      	b.n	800974a <UART_SetConfig+0x5a6>
 8009644:	2308      	movs	r3, #8
 8009646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800964a:	e07e      	b.n	800974a <UART_SetConfig+0x5a6>
 800964c:	2310      	movs	r3, #16
 800964e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009652:	e07a      	b.n	800974a <UART_SetConfig+0x5a6>
 8009654:	2320      	movs	r3, #32
 8009656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800965a:	e076      	b.n	800974a <UART_SetConfig+0x5a6>
 800965c:	2340      	movs	r3, #64	@ 0x40
 800965e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009662:	e072      	b.n	800974a <UART_SetConfig+0x5a6>
 8009664:	2380      	movs	r3, #128	@ 0x80
 8009666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800966a:	e06e      	b.n	800974a <UART_SetConfig+0x5a6>
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a75      	ldr	r2, [pc, #468]	@ (8009848 <UART_SetConfig+0x6a4>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d130      	bne.n	80096d8 <UART_SetConfig+0x534>
 8009676:	4b72      	ldr	r3, [pc, #456]	@ (8009840 <UART_SetConfig+0x69c>)
 8009678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800967a:	f003 0307 	and.w	r3, r3, #7
 800967e:	2b05      	cmp	r3, #5
 8009680:	d826      	bhi.n	80096d0 <UART_SetConfig+0x52c>
 8009682:	a201      	add	r2, pc, #4	@ (adr r2, 8009688 <UART_SetConfig+0x4e4>)
 8009684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009688:	080096a1 	.word	0x080096a1
 800968c:	080096a9 	.word	0x080096a9
 8009690:	080096b1 	.word	0x080096b1
 8009694:	080096b9 	.word	0x080096b9
 8009698:	080096c1 	.word	0x080096c1
 800969c:	080096c9 	.word	0x080096c9
 80096a0:	2300      	movs	r3, #0
 80096a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096a6:	e050      	b.n	800974a <UART_SetConfig+0x5a6>
 80096a8:	2304      	movs	r3, #4
 80096aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ae:	e04c      	b.n	800974a <UART_SetConfig+0x5a6>
 80096b0:	2308      	movs	r3, #8
 80096b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096b6:	e048      	b.n	800974a <UART_SetConfig+0x5a6>
 80096b8:	2310      	movs	r3, #16
 80096ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096be:	e044      	b.n	800974a <UART_SetConfig+0x5a6>
 80096c0:	2320      	movs	r3, #32
 80096c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096c6:	e040      	b.n	800974a <UART_SetConfig+0x5a6>
 80096c8:	2340      	movs	r3, #64	@ 0x40
 80096ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ce:	e03c      	b.n	800974a <UART_SetConfig+0x5a6>
 80096d0:	2380      	movs	r3, #128	@ 0x80
 80096d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096d6:	e038      	b.n	800974a <UART_SetConfig+0x5a6>
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	4a5b      	ldr	r2, [pc, #364]	@ (800984c <UART_SetConfig+0x6a8>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	d130      	bne.n	8009744 <UART_SetConfig+0x5a0>
 80096e2:	4b57      	ldr	r3, [pc, #348]	@ (8009840 <UART_SetConfig+0x69c>)
 80096e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096e6:	f003 0307 	and.w	r3, r3, #7
 80096ea:	2b05      	cmp	r3, #5
 80096ec:	d826      	bhi.n	800973c <UART_SetConfig+0x598>
 80096ee:	a201      	add	r2, pc, #4	@ (adr r2, 80096f4 <UART_SetConfig+0x550>)
 80096f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f4:	0800970d 	.word	0x0800970d
 80096f8:	08009715 	.word	0x08009715
 80096fc:	0800971d 	.word	0x0800971d
 8009700:	08009725 	.word	0x08009725
 8009704:	0800972d 	.word	0x0800972d
 8009708:	08009735 	.word	0x08009735
 800970c:	2302      	movs	r3, #2
 800970e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009712:	e01a      	b.n	800974a <UART_SetConfig+0x5a6>
 8009714:	2304      	movs	r3, #4
 8009716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800971a:	e016      	b.n	800974a <UART_SetConfig+0x5a6>
 800971c:	2308      	movs	r3, #8
 800971e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009722:	e012      	b.n	800974a <UART_SetConfig+0x5a6>
 8009724:	2310      	movs	r3, #16
 8009726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800972a:	e00e      	b.n	800974a <UART_SetConfig+0x5a6>
 800972c:	2320      	movs	r3, #32
 800972e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009732:	e00a      	b.n	800974a <UART_SetConfig+0x5a6>
 8009734:	2340      	movs	r3, #64	@ 0x40
 8009736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800973a:	e006      	b.n	800974a <UART_SetConfig+0x5a6>
 800973c:	2380      	movs	r3, #128	@ 0x80
 800973e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009742:	e002      	b.n	800974a <UART_SetConfig+0x5a6>
 8009744:	2380      	movs	r3, #128	@ 0x80
 8009746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a3f      	ldr	r2, [pc, #252]	@ (800984c <UART_SetConfig+0x6a8>)
 8009750:	4293      	cmp	r3, r2
 8009752:	f040 80f8 	bne.w	8009946 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009756:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800975a:	2b20      	cmp	r3, #32
 800975c:	dc46      	bgt.n	80097ec <UART_SetConfig+0x648>
 800975e:	2b02      	cmp	r3, #2
 8009760:	f2c0 8082 	blt.w	8009868 <UART_SetConfig+0x6c4>
 8009764:	3b02      	subs	r3, #2
 8009766:	2b1e      	cmp	r3, #30
 8009768:	d87e      	bhi.n	8009868 <UART_SetConfig+0x6c4>
 800976a:	a201      	add	r2, pc, #4	@ (adr r2, 8009770 <UART_SetConfig+0x5cc>)
 800976c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009770:	080097f3 	.word	0x080097f3
 8009774:	08009869 	.word	0x08009869
 8009778:	080097fb 	.word	0x080097fb
 800977c:	08009869 	.word	0x08009869
 8009780:	08009869 	.word	0x08009869
 8009784:	08009869 	.word	0x08009869
 8009788:	0800980b 	.word	0x0800980b
 800978c:	08009869 	.word	0x08009869
 8009790:	08009869 	.word	0x08009869
 8009794:	08009869 	.word	0x08009869
 8009798:	08009869 	.word	0x08009869
 800979c:	08009869 	.word	0x08009869
 80097a0:	08009869 	.word	0x08009869
 80097a4:	08009869 	.word	0x08009869
 80097a8:	0800981b 	.word	0x0800981b
 80097ac:	08009869 	.word	0x08009869
 80097b0:	08009869 	.word	0x08009869
 80097b4:	08009869 	.word	0x08009869
 80097b8:	08009869 	.word	0x08009869
 80097bc:	08009869 	.word	0x08009869
 80097c0:	08009869 	.word	0x08009869
 80097c4:	08009869 	.word	0x08009869
 80097c8:	08009869 	.word	0x08009869
 80097cc:	08009869 	.word	0x08009869
 80097d0:	08009869 	.word	0x08009869
 80097d4:	08009869 	.word	0x08009869
 80097d8:	08009869 	.word	0x08009869
 80097dc:	08009869 	.word	0x08009869
 80097e0:	08009869 	.word	0x08009869
 80097e4:	08009869 	.word	0x08009869
 80097e8:	0800985b 	.word	0x0800985b
 80097ec:	2b40      	cmp	r3, #64	@ 0x40
 80097ee:	d037      	beq.n	8009860 <UART_SetConfig+0x6bc>
 80097f0:	e03a      	b.n	8009868 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80097f2:	f7fd f87d 	bl	80068f0 <HAL_RCCEx_GetD3PCLK1Freq>
 80097f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80097f8:	e03c      	b.n	8009874 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80097fe:	4618      	mov	r0, r3
 8009800:	f7fd f88c 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009808:	e034      	b.n	8009874 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800980a:	f107 0318 	add.w	r3, r7, #24
 800980e:	4618      	mov	r0, r3
 8009810:	f7fd f9d8 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009814:	69fb      	ldr	r3, [r7, #28]
 8009816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009818:	e02c      	b.n	8009874 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800981a:	4b09      	ldr	r3, [pc, #36]	@ (8009840 <UART_SetConfig+0x69c>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f003 0320 	and.w	r3, r3, #32
 8009822:	2b00      	cmp	r3, #0
 8009824:	d016      	beq.n	8009854 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009826:	4b06      	ldr	r3, [pc, #24]	@ (8009840 <UART_SetConfig+0x69c>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	08db      	lsrs	r3, r3, #3
 800982c:	f003 0303 	and.w	r3, r3, #3
 8009830:	4a07      	ldr	r2, [pc, #28]	@ (8009850 <UART_SetConfig+0x6ac>)
 8009832:	fa22 f303 	lsr.w	r3, r2, r3
 8009836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009838:	e01c      	b.n	8009874 <UART_SetConfig+0x6d0>
 800983a:	bf00      	nop
 800983c:	40011400 	.word	0x40011400
 8009840:	58024400 	.word	0x58024400
 8009844:	40007800 	.word	0x40007800
 8009848:	40007c00 	.word	0x40007c00
 800984c:	58000c00 	.word	0x58000c00
 8009850:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009854:	4b9d      	ldr	r3, [pc, #628]	@ (8009acc <UART_SetConfig+0x928>)
 8009856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009858:	e00c      	b.n	8009874 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800985a:	4b9d      	ldr	r3, [pc, #628]	@ (8009ad0 <UART_SetConfig+0x92c>)
 800985c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800985e:	e009      	b.n	8009874 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009860:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009864:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009866:	e005      	b.n	8009874 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009868:	2300      	movs	r3, #0
 800986a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800986c:	2301      	movs	r3, #1
 800986e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009872:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009876:	2b00      	cmp	r3, #0
 8009878:	f000 81de 	beq.w	8009c38 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800987c:	697b      	ldr	r3, [r7, #20]
 800987e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009880:	4a94      	ldr	r2, [pc, #592]	@ (8009ad4 <UART_SetConfig+0x930>)
 8009882:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009886:	461a      	mov	r2, r3
 8009888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800988a:	fbb3 f3f2 	udiv	r3, r3, r2
 800988e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	685a      	ldr	r2, [r3, #4]
 8009894:	4613      	mov	r3, r2
 8009896:	005b      	lsls	r3, r3, #1
 8009898:	4413      	add	r3, r2
 800989a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800989c:	429a      	cmp	r2, r3
 800989e:	d305      	bcc.n	80098ac <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d903      	bls.n	80098b4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80098ac:	2301      	movs	r3, #1
 80098ae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80098b2:	e1c1      	b.n	8009c38 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b6:	2200      	movs	r2, #0
 80098b8:	60bb      	str	r3, [r7, #8]
 80098ba:	60fa      	str	r2, [r7, #12]
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098c0:	4a84      	ldr	r2, [pc, #528]	@ (8009ad4 <UART_SetConfig+0x930>)
 80098c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	2200      	movs	r2, #0
 80098ca:	603b      	str	r3, [r7, #0]
 80098cc:	607a      	str	r2, [r7, #4]
 80098ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80098d6:	f7f6 fd53 	bl	8000380 <__aeabi_uldivmod>
 80098da:	4602      	mov	r2, r0
 80098dc:	460b      	mov	r3, r1
 80098de:	4610      	mov	r0, r2
 80098e0:	4619      	mov	r1, r3
 80098e2:	f04f 0200 	mov.w	r2, #0
 80098e6:	f04f 0300 	mov.w	r3, #0
 80098ea:	020b      	lsls	r3, r1, #8
 80098ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80098f0:	0202      	lsls	r2, r0, #8
 80098f2:	6979      	ldr	r1, [r7, #20]
 80098f4:	6849      	ldr	r1, [r1, #4]
 80098f6:	0849      	lsrs	r1, r1, #1
 80098f8:	2000      	movs	r0, #0
 80098fa:	460c      	mov	r4, r1
 80098fc:	4605      	mov	r5, r0
 80098fe:	eb12 0804 	adds.w	r8, r2, r4
 8009902:	eb43 0905 	adc.w	r9, r3, r5
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	2200      	movs	r2, #0
 800990c:	469a      	mov	sl, r3
 800990e:	4693      	mov	fp, r2
 8009910:	4652      	mov	r2, sl
 8009912:	465b      	mov	r3, fp
 8009914:	4640      	mov	r0, r8
 8009916:	4649      	mov	r1, r9
 8009918:	f7f6 fd32 	bl	8000380 <__aeabi_uldivmod>
 800991c:	4602      	mov	r2, r0
 800991e:	460b      	mov	r3, r1
 8009920:	4613      	mov	r3, r2
 8009922:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009926:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800992a:	d308      	bcc.n	800993e <UART_SetConfig+0x79a>
 800992c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009932:	d204      	bcs.n	800993e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800993a:	60da      	str	r2, [r3, #12]
 800993c:	e17c      	b.n	8009c38 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009944:	e178      	b.n	8009c38 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	69db      	ldr	r3, [r3, #28]
 800994a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800994e:	f040 80c5 	bne.w	8009adc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009952:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009956:	2b20      	cmp	r3, #32
 8009958:	dc48      	bgt.n	80099ec <UART_SetConfig+0x848>
 800995a:	2b00      	cmp	r3, #0
 800995c:	db7b      	blt.n	8009a56 <UART_SetConfig+0x8b2>
 800995e:	2b20      	cmp	r3, #32
 8009960:	d879      	bhi.n	8009a56 <UART_SetConfig+0x8b2>
 8009962:	a201      	add	r2, pc, #4	@ (adr r2, 8009968 <UART_SetConfig+0x7c4>)
 8009964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009968:	080099f3 	.word	0x080099f3
 800996c:	080099fb 	.word	0x080099fb
 8009970:	08009a57 	.word	0x08009a57
 8009974:	08009a57 	.word	0x08009a57
 8009978:	08009a03 	.word	0x08009a03
 800997c:	08009a57 	.word	0x08009a57
 8009980:	08009a57 	.word	0x08009a57
 8009984:	08009a57 	.word	0x08009a57
 8009988:	08009a13 	.word	0x08009a13
 800998c:	08009a57 	.word	0x08009a57
 8009990:	08009a57 	.word	0x08009a57
 8009994:	08009a57 	.word	0x08009a57
 8009998:	08009a57 	.word	0x08009a57
 800999c:	08009a57 	.word	0x08009a57
 80099a0:	08009a57 	.word	0x08009a57
 80099a4:	08009a57 	.word	0x08009a57
 80099a8:	08009a23 	.word	0x08009a23
 80099ac:	08009a57 	.word	0x08009a57
 80099b0:	08009a57 	.word	0x08009a57
 80099b4:	08009a57 	.word	0x08009a57
 80099b8:	08009a57 	.word	0x08009a57
 80099bc:	08009a57 	.word	0x08009a57
 80099c0:	08009a57 	.word	0x08009a57
 80099c4:	08009a57 	.word	0x08009a57
 80099c8:	08009a57 	.word	0x08009a57
 80099cc:	08009a57 	.word	0x08009a57
 80099d0:	08009a57 	.word	0x08009a57
 80099d4:	08009a57 	.word	0x08009a57
 80099d8:	08009a57 	.word	0x08009a57
 80099dc:	08009a57 	.word	0x08009a57
 80099e0:	08009a57 	.word	0x08009a57
 80099e4:	08009a57 	.word	0x08009a57
 80099e8:	08009a49 	.word	0x08009a49
 80099ec:	2b40      	cmp	r3, #64	@ 0x40
 80099ee:	d02e      	beq.n	8009a4e <UART_SetConfig+0x8aa>
 80099f0:	e031      	b.n	8009a56 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099f2:	f7fa ffc7 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 80099f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80099f8:	e033      	b.n	8009a62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80099fa:	f7fa ffd9 	bl	80049b0 <HAL_RCC_GetPCLK2Freq>
 80099fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009a00:	e02f      	b.n	8009a62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a06:	4618      	mov	r0, r3
 8009a08:	f7fc ff88 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a10:	e027      	b.n	8009a62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a12:	f107 0318 	add.w	r3, r7, #24
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7fd f8d4 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009a1c:	69fb      	ldr	r3, [r7, #28]
 8009a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a20:	e01f      	b.n	8009a62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a22:	4b2d      	ldr	r3, [pc, #180]	@ (8009ad8 <UART_SetConfig+0x934>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f003 0320 	and.w	r3, r3, #32
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d009      	beq.n	8009a42 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8009ad8 <UART_SetConfig+0x934>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	08db      	lsrs	r3, r3, #3
 8009a34:	f003 0303 	and.w	r3, r3, #3
 8009a38:	4a24      	ldr	r2, [pc, #144]	@ (8009acc <UART_SetConfig+0x928>)
 8009a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8009a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009a40:	e00f      	b.n	8009a62 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009a42:	4b22      	ldr	r3, [pc, #136]	@ (8009acc <UART_SetConfig+0x928>)
 8009a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a46:	e00c      	b.n	8009a62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009a48:	4b21      	ldr	r3, [pc, #132]	@ (8009ad0 <UART_SetConfig+0x92c>)
 8009a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a4c:	e009      	b.n	8009a62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a54:	e005      	b.n	8009a62 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009a56:	2300      	movs	r3, #0
 8009a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009a60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 80e7 	beq.w	8009c38 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a6e:	4a19      	ldr	r2, [pc, #100]	@ (8009ad4 <UART_SetConfig+0x930>)
 8009a70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a74:	461a      	mov	r2, r3
 8009a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a78:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a7c:	005a      	lsls	r2, r3, #1
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	085b      	lsrs	r3, r3, #1
 8009a84:	441a      	add	r2, r3
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a92:	2b0f      	cmp	r3, #15
 8009a94:	d916      	bls.n	8009ac4 <UART_SetConfig+0x920>
 8009a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a9c:	d212      	bcs.n	8009ac4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	f023 030f 	bic.w	r3, r3, #15
 8009aa6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aaa:	085b      	lsrs	r3, r3, #1
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	f003 0307 	and.w	r3, r3, #7
 8009ab2:	b29a      	uxth	r2, r3
 8009ab4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009ac0:	60da      	str	r2, [r3, #12]
 8009ac2:	e0b9      	b.n	8009c38 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009aca:	e0b5      	b.n	8009c38 <UART_SetConfig+0xa94>
 8009acc:	03d09000 	.word	0x03d09000
 8009ad0:	003d0900 	.word	0x003d0900
 8009ad4:	0800cc34 	.word	0x0800cc34
 8009ad8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009adc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009ae0:	2b20      	cmp	r3, #32
 8009ae2:	dc49      	bgt.n	8009b78 <UART_SetConfig+0x9d4>
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	db7c      	blt.n	8009be2 <UART_SetConfig+0xa3e>
 8009ae8:	2b20      	cmp	r3, #32
 8009aea:	d87a      	bhi.n	8009be2 <UART_SetConfig+0xa3e>
 8009aec:	a201      	add	r2, pc, #4	@ (adr r2, 8009af4 <UART_SetConfig+0x950>)
 8009aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009af2:	bf00      	nop
 8009af4:	08009b7f 	.word	0x08009b7f
 8009af8:	08009b87 	.word	0x08009b87
 8009afc:	08009be3 	.word	0x08009be3
 8009b00:	08009be3 	.word	0x08009be3
 8009b04:	08009b8f 	.word	0x08009b8f
 8009b08:	08009be3 	.word	0x08009be3
 8009b0c:	08009be3 	.word	0x08009be3
 8009b10:	08009be3 	.word	0x08009be3
 8009b14:	08009b9f 	.word	0x08009b9f
 8009b18:	08009be3 	.word	0x08009be3
 8009b1c:	08009be3 	.word	0x08009be3
 8009b20:	08009be3 	.word	0x08009be3
 8009b24:	08009be3 	.word	0x08009be3
 8009b28:	08009be3 	.word	0x08009be3
 8009b2c:	08009be3 	.word	0x08009be3
 8009b30:	08009be3 	.word	0x08009be3
 8009b34:	08009baf 	.word	0x08009baf
 8009b38:	08009be3 	.word	0x08009be3
 8009b3c:	08009be3 	.word	0x08009be3
 8009b40:	08009be3 	.word	0x08009be3
 8009b44:	08009be3 	.word	0x08009be3
 8009b48:	08009be3 	.word	0x08009be3
 8009b4c:	08009be3 	.word	0x08009be3
 8009b50:	08009be3 	.word	0x08009be3
 8009b54:	08009be3 	.word	0x08009be3
 8009b58:	08009be3 	.word	0x08009be3
 8009b5c:	08009be3 	.word	0x08009be3
 8009b60:	08009be3 	.word	0x08009be3
 8009b64:	08009be3 	.word	0x08009be3
 8009b68:	08009be3 	.word	0x08009be3
 8009b6c:	08009be3 	.word	0x08009be3
 8009b70:	08009be3 	.word	0x08009be3
 8009b74:	08009bd5 	.word	0x08009bd5
 8009b78:	2b40      	cmp	r3, #64	@ 0x40
 8009b7a:	d02e      	beq.n	8009bda <UART_SetConfig+0xa36>
 8009b7c:	e031      	b.n	8009be2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b7e:	f7fa ff01 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 8009b82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009b84:	e033      	b.n	8009bee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b86:	f7fa ff13 	bl	80049b0 <HAL_RCC_GetPCLK2Freq>
 8009b8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009b8c:	e02f      	b.n	8009bee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7fc fec2 	bl	800691c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b9c:	e027      	b.n	8009bee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b9e:	f107 0318 	add.w	r3, r7, #24
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f7fd f80e 	bl	8006bc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009ba8:	69fb      	ldr	r3, [r7, #28]
 8009baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bac:	e01f      	b.n	8009bee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bae:	4b2d      	ldr	r3, [pc, #180]	@ (8009c64 <UART_SetConfig+0xac0>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 0320 	and.w	r3, r3, #32
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d009      	beq.n	8009bce <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009bba:	4b2a      	ldr	r3, [pc, #168]	@ (8009c64 <UART_SetConfig+0xac0>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	08db      	lsrs	r3, r3, #3
 8009bc0:	f003 0303 	and.w	r3, r3, #3
 8009bc4:	4a28      	ldr	r2, [pc, #160]	@ (8009c68 <UART_SetConfig+0xac4>)
 8009bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8009bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009bcc:	e00f      	b.n	8009bee <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009bce:	4b26      	ldr	r3, [pc, #152]	@ (8009c68 <UART_SetConfig+0xac4>)
 8009bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bd2:	e00c      	b.n	8009bee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009bd4:	4b25      	ldr	r3, [pc, #148]	@ (8009c6c <UART_SetConfig+0xac8>)
 8009bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bd8:	e009      	b.n	8009bee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009be0:	e005      	b.n	8009bee <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009be2:	2300      	movs	r3, #0
 8009be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009be6:	2301      	movs	r3, #1
 8009be8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009bec:	bf00      	nop
    }

    if (pclk != 0U)
 8009bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d021      	beq.n	8009c38 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8009c70 <UART_SetConfig+0xacc>)
 8009bfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009bfe:	461a      	mov	r2, r3
 8009c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c02:	fbb3 f2f2 	udiv	r2, r3, r2
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	085b      	lsrs	r3, r3, #1
 8009c0c:	441a      	add	r2, r3
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c16:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c1a:	2b0f      	cmp	r3, #15
 8009c1c:	d909      	bls.n	8009c32 <UART_SetConfig+0xa8e>
 8009c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c24:	d205      	bcs.n	8009c32 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c28:	b29a      	uxth	r2, r3
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	60da      	str	r2, [r3, #12]
 8009c30:	e002      	b.n	8009c38 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009c32:	2301      	movs	r3, #1
 8009c34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	2201      	movs	r2, #1
 8009c44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	2200      	movs	r2, #0
 8009c52:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009c54:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3748      	adds	r7, #72	@ 0x48
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c62:	bf00      	nop
 8009c64:	58024400 	.word	0x58024400
 8009c68:	03d09000 	.word	0x03d09000
 8009c6c:	003d0900 	.word	0x003d0900
 8009c70:	0800cc34 	.word	0x0800cc34

08009c74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c80:	f003 0308 	and.w	r3, r3, #8
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d00a      	beq.n	8009c9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	430a      	orrs	r2, r1
 8009c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca2:	f003 0301 	and.w	r3, r3, #1
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d00a      	beq.n	8009cc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	430a      	orrs	r2, r1
 8009cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cc4:	f003 0302 	and.w	r3, r3, #2
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d00a      	beq.n	8009ce2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	430a      	orrs	r2, r1
 8009ce0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce6:	f003 0304 	and.w	r3, r3, #4
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d00a      	beq.n	8009d04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	430a      	orrs	r2, r1
 8009d02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d08:	f003 0310 	and.w	r3, r3, #16
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00a      	beq.n	8009d26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	689b      	ldr	r3, [r3, #8]
 8009d16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	430a      	orrs	r2, r1
 8009d24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d2a:	f003 0320 	and.w	r3, r3, #32
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d00a      	beq.n	8009d48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	689b      	ldr	r3, [r3, #8]
 8009d38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	430a      	orrs	r2, r1
 8009d46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d01a      	beq.n	8009d8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	430a      	orrs	r2, r1
 8009d68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d72:	d10a      	bne.n	8009d8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	430a      	orrs	r2, r1
 8009d88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00a      	beq.n	8009dac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	430a      	orrs	r2, r1
 8009daa:	605a      	str	r2, [r3, #4]
  }
}
 8009dac:	bf00      	nop
 8009dae:	370c      	adds	r7, #12
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b098      	sub	sp, #96	@ 0x60
 8009dbc:	af02      	add	r7, sp, #8
 8009dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009dc8:	f7f8 faaa 	bl	8002320 <HAL_GetTick>
 8009dcc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f003 0308 	and.w	r3, r3, #8
 8009dd8:	2b08      	cmp	r3, #8
 8009dda:	d12f      	bne.n	8009e3c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ddc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009de0:	9300      	str	r3, [sp, #0]
 8009de2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009de4:	2200      	movs	r2, #0
 8009de6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 f88e 	bl	8009f0c <UART_WaitOnFlagUntilTimeout>
 8009df0:	4603      	mov	r3, r0
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d022      	beq.n	8009e3c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dfe:	e853 3f00 	ldrex	r3, [r3]
 8009e02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	461a      	mov	r2, r3
 8009e12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e14:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e16:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e1c:	e841 2300 	strex	r3, r2, [r1]
 8009e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d1e6      	bne.n	8009df6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2220      	movs	r2, #32
 8009e2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e38:	2303      	movs	r3, #3
 8009e3a:	e063      	b.n	8009f04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f003 0304 	and.w	r3, r3, #4
 8009e46:	2b04      	cmp	r3, #4
 8009e48:	d149      	bne.n	8009ede <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e4a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e4e:	9300      	str	r3, [sp, #0]
 8009e50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e52:	2200      	movs	r2, #0
 8009e54:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 f857 	bl	8009f0c <UART_WaitOnFlagUntilTimeout>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d03c      	beq.n	8009ede <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e6c:	e853 3f00 	ldrex	r3, [r3]
 8009e70:	623b      	str	r3, [r7, #32]
   return(result);
 8009e72:	6a3b      	ldr	r3, [r7, #32]
 8009e74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	461a      	mov	r2, r3
 8009e80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e82:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e84:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e8a:	e841 2300 	strex	r3, r2, [r1]
 8009e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d1e6      	bne.n	8009e64 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	3308      	adds	r3, #8
 8009e9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	e853 3f00 	ldrex	r3, [r3]
 8009ea4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f023 0301 	bic.w	r3, r3, #1
 8009eac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	3308      	adds	r3, #8
 8009eb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009eb6:	61fa      	str	r2, [r7, #28]
 8009eb8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eba:	69b9      	ldr	r1, [r7, #24]
 8009ebc:	69fa      	ldr	r2, [r7, #28]
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	617b      	str	r3, [r7, #20]
   return(result);
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e5      	bne.n	8009e96 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009eda:	2303      	movs	r3, #3
 8009edc:	e012      	b.n	8009f04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2220      	movs	r2, #32
 8009ee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2220      	movs	r2, #32
 8009eea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f02:	2300      	movs	r3, #0
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3758      	adds	r7, #88	@ 0x58
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b084      	sub	sp, #16
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	603b      	str	r3, [r7, #0]
 8009f18:	4613      	mov	r3, r2
 8009f1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f1c:	e04f      	b.n	8009fbe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f1e:	69bb      	ldr	r3, [r7, #24]
 8009f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f24:	d04b      	beq.n	8009fbe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f26:	f7f8 f9fb 	bl	8002320 <HAL_GetTick>
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	1ad3      	subs	r3, r2, r3
 8009f30:	69ba      	ldr	r2, [r7, #24]
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d302      	bcc.n	8009f3c <UART_WaitOnFlagUntilTimeout+0x30>
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d101      	bne.n	8009f40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f3c:	2303      	movs	r3, #3
 8009f3e:	e04e      	b.n	8009fde <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f003 0304 	and.w	r3, r3, #4
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d037      	beq.n	8009fbe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	2b80      	cmp	r3, #128	@ 0x80
 8009f52:	d034      	beq.n	8009fbe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	2b40      	cmp	r3, #64	@ 0x40
 8009f58:	d031      	beq.n	8009fbe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	69db      	ldr	r3, [r3, #28]
 8009f60:	f003 0308 	and.w	r3, r3, #8
 8009f64:	2b08      	cmp	r3, #8
 8009f66:	d110      	bne.n	8009f8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2208      	movs	r2, #8
 8009f6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f70:	68f8      	ldr	r0, [r7, #12]
 8009f72:	f000 f839 	bl	8009fe8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2208      	movs	r2, #8
 8009f7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2200      	movs	r2, #0
 8009f82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009f86:	2301      	movs	r3, #1
 8009f88:	e029      	b.n	8009fde <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	69db      	ldr	r3, [r3, #28]
 8009f90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009f94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f98:	d111      	bne.n	8009fbe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009fa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f000 f81f 	bl	8009fe8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2220      	movs	r2, #32
 8009fae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009fba:	2303      	movs	r3, #3
 8009fbc:	e00f      	b.n	8009fde <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	69da      	ldr	r2, [r3, #28]
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	4013      	ands	r3, r2
 8009fc8:	68ba      	ldr	r2, [r7, #8]
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	bf0c      	ite	eq
 8009fce:	2301      	moveq	r3, #1
 8009fd0:	2300      	movne	r3, #0
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	461a      	mov	r2, r3
 8009fd6:	79fb      	ldrb	r3, [r7, #7]
 8009fd8:	429a      	cmp	r2, r3
 8009fda:	d0a0      	beq.n	8009f1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fdc:	2300      	movs	r3, #0
}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	3710      	adds	r7, #16
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}
	...

08009fe8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b095      	sub	sp, #84	@ 0x54
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ff8:	e853 3f00 	ldrex	r3, [r3]
 8009ffc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a000:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a004:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	461a      	mov	r2, r3
 800a00c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a00e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a010:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a012:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a014:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a016:	e841 2300 	strex	r3, r2, [r1]
 800a01a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a01c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1e6      	bne.n	8009ff0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	3308      	adds	r3, #8
 800a028:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a02a:	6a3b      	ldr	r3, [r7, #32]
 800a02c:	e853 3f00 	ldrex	r3, [r3]
 800a030:	61fb      	str	r3, [r7, #28]
   return(result);
 800a032:	69fa      	ldr	r2, [r7, #28]
 800a034:	4b1e      	ldr	r3, [pc, #120]	@ (800a0b0 <UART_EndRxTransfer+0xc8>)
 800a036:	4013      	ands	r3, r2
 800a038:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3308      	adds	r3, #8
 800a040:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a042:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a044:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a046:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a048:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a04a:	e841 2300 	strex	r3, r2, [r1]
 800a04e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a052:	2b00      	cmp	r3, #0
 800a054:	d1e5      	bne.n	800a022 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d118      	bne.n	800a090 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	e853 3f00 	ldrex	r3, [r3]
 800a06a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	f023 0310 	bic.w	r3, r3, #16
 800a072:	647b      	str	r3, [r7, #68]	@ 0x44
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	461a      	mov	r2, r3
 800a07a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a07c:	61bb      	str	r3, [r7, #24]
 800a07e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a080:	6979      	ldr	r1, [r7, #20]
 800a082:	69ba      	ldr	r2, [r7, #24]
 800a084:	e841 2300 	strex	r3, r2, [r1]
 800a088:	613b      	str	r3, [r7, #16]
   return(result);
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d1e6      	bne.n	800a05e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2220      	movs	r2, #32
 800a094:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a0a4:	bf00      	nop
 800a0a6:	3754      	adds	r7, #84	@ 0x54
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr
 800a0b0:	effffffe 	.word	0xeffffffe

0800a0b4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800a0b4:	b084      	sub	sp, #16
 800a0b6:	b480      	push	{r7}
 800a0b8:	b085      	sub	sp, #20
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
 800a0be:	f107 001c 	add.w	r0, r7, #28
 800a0c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800a0ca:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800a0cc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800a0ce:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800a0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800a0d2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800a0d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800a0d6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800a0da:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800a0dc:	68fa      	ldr	r2, [r7, #12]
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	685a      	ldr	r2, [r3, #4]
 800a0e6:	4b07      	ldr	r3, [pc, #28]	@ (800a104 <SDMMC_Init+0x50>)
 800a0e8:	4013      	ands	r3, r2
 800a0ea:	68fa      	ldr	r2, [r7, #12]
 800a0ec:	431a      	orrs	r2, r3
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3714      	adds	r7, #20
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	b004      	add	sp, #16
 800a100:	4770      	bx	lr
 800a102:	bf00      	nop
 800a104:	ffc02c00 	.word	0xffc02c00

0800a108 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800a108:	b480      	push	{r7}
 800a10a:	b083      	sub	sp, #12
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800a116:	4618      	mov	r0, r3
 800a118:	370c      	adds	r7, #12
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr

0800a122 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800a122:	b480      	push	{r7}
 800a124:	b083      	sub	sp, #12
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
 800a12a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681a      	ldr	r2, [r3, #0]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a136:	2300      	movs	r3, #0
}
 800a138:	4618      	mov	r0, r3
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr

0800a144 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f043 0203 	orr.w	r2, r3, #3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a158:	2300      	movs	r3, #0
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	370c      	adds	r7, #12
 800a15e:	46bd      	mov	sp, r7
 800a160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a164:	4770      	bx	lr

0800a166 <SDMMC_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
 800a166:	b480      	push	{r7}
 800a168:	b083      	sub	sp, #12
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f023 0203 	bic.w	r2, r3, #3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a17a:	2300      	movs	r3, #0
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	370c      	adds	r7, #12
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f003 0303 	and.w	r3, r3, #3
}
 800a198:	4618      	mov	r0, r3
 800a19a:	370c      	adds	r7, #12
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr

0800a1a4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b085      	sub	sp, #20
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	681a      	ldr	r2, [r3, #0]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a1c2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800a1c8:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800a1ce:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a1d0:	68fa      	ldr	r2, [r7, #12]
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	68da      	ldr	r2, [r3, #12]
 800a1da:	4b06      	ldr	r3, [pc, #24]	@ (800a1f4 <SDMMC_SendCommand+0x50>)
 800a1dc:	4013      	ands	r3, r2
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	431a      	orrs	r2, r3
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a1e6:	2300      	movs	r3, #0
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3714      	adds	r7, #20
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr
 800a1f4:	fffee0c0 	.word	0xfffee0c0

0800a1f8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b083      	sub	sp, #12
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	691b      	ldr	r3, [r3, #16]
 800a204:	b2db      	uxtb	r3, r3
}
 800a206:	4618      	mov	r0, r3
 800a208:	370c      	adds	r7, #12
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr

0800a212 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800a212:	b480      	push	{r7}
 800a214:	b085      	sub	sp, #20
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
 800a21a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	3314      	adds	r3, #20
 800a220:	461a      	mov	r2, r3
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	4413      	add	r3, r2
 800a226:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3714      	adds	r7, #20
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800a238:	b480      	push	{r7}
 800a23a:	b085      	sub	sp, #20
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a242:	2300      	movs	r3, #0
 800a244:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	685a      	ldr	r2, [r3, #4]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a25e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800a264:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800a26a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a26c:	68fa      	ldr	r2, [r7, #12]
 800a26e:	4313      	orrs	r3, r2
 800a270:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a276:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	431a      	orrs	r2, r3
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a282:	2300      	movs	r3, #0

}
 800a284:	4618      	mov	r0, r3
 800a286:	3714      	adds	r7, #20
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr

0800a290 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b088      	sub	sp, #32
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a29e:	2310      	movs	r3, #16
 800a2a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a2a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a2a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a2ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a2b0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a2b2:	f107 0308 	add.w	r3, r7, #8
 800a2b6:	4619      	mov	r1, r3
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f7ff ff73 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800a2be:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2c2:	2110      	movs	r1, #16
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f000 fae9 	bl	800a89c <SDMMC_GetCmdResp1>
 800a2ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2cc:	69fb      	ldr	r3, [r7, #28]
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3720      	adds	r7, #32
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}

0800a2d6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a2d6:	b580      	push	{r7, lr}
 800a2d8:	b088      	sub	sp, #32
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
 800a2de:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a2e4:	2311      	movs	r3, #17
 800a2e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a2e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a2ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a2f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a2f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a2f8:	f107 0308 	add.w	r3, r7, #8
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f7ff ff50 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a304:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a308:	2111      	movs	r1, #17
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f000 fac6 	bl	800a89c <SDMMC_GetCmdResp1>
 800a310:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a312:	69fb      	ldr	r3, [r7, #28]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3720      	adds	r7, #32
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b088      	sub	sp, #32
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a32a:	2312      	movs	r3, #18
 800a32c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a32e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a332:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a334:	2300      	movs	r3, #0
 800a336:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a338:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a33c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a33e:	f107 0308 	add.w	r3, r7, #8
 800a342:	4619      	mov	r1, r3
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f7ff ff2d 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a34a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a34e:	2112      	movs	r1, #18
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f000 faa3 	bl	800a89c <SDMMC_GetCmdResp1>
 800a356:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a358:	69fb      	ldr	r3, [r7, #28]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3720      	adds	r7, #32
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a362:	b580      	push	{r7, lr}
 800a364:	b088      	sub	sp, #32
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a370:	2318      	movs	r3, #24
 800a372:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a374:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a378:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a37a:	2300      	movs	r3, #0
 800a37c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a37e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a382:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a384:	f107 0308 	add.w	r3, r7, #8
 800a388:	4619      	mov	r1, r3
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f7ff ff0a 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a390:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a394:	2118      	movs	r1, #24
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 fa80 	bl	800a89c <SDMMC_GetCmdResp1>
 800a39c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a39e:	69fb      	ldr	r3, [r7, #28]
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3720      	adds	r7, #32
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b088      	sub	sp, #32
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a3b6:	2319      	movs	r3, #25
 800a3b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a3ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a3be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a3c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a3c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a3ca:	f107 0308 	add.w	r3, r7, #8
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f7ff fee7 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a3d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3da:	2119      	movs	r1, #25
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 fa5d 	bl	800a89c <SDMMC_GetCmdResp1>
 800a3e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3e4:	69fb      	ldr	r3, [r7, #28]
}
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	3720      	adds	r7, #32
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}

0800a3ee <SDMMC_CmdSDEraseStartAdd>:
  * @brief  Send the Start Address Erase command for SD and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSDEraseStartAdd(SDMMC_TypeDef *SDMMCx, uint32_t StartAdd)
{
 800a3ee:	b580      	push	{r7, lr}
 800a3f0:	b088      	sub	sp, #32
 800a3f2:	af00      	add	r7, sp, #0
 800a3f4:	6078      	str	r0, [r7, #4]
 800a3f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)StartAdd;
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_ERASE_GRP_START;
 800a3fc:	2320      	movs	r3, #32
 800a3fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a400:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a404:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a406:	2300      	movs	r3, #0
 800a408:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a40a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a40e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a410:	f107 0308 	add.w	r3, r7, #8
 800a414:	4619      	mov	r1, r3
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f7ff fec4 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_ERASE_GRP_START, SDMMC_CMDTIMEOUT);
 800a41c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a420:	2120      	movs	r1, #32
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 fa3a 	bl	800a89c <SDMMC_GetCmdResp1>
 800a428:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a42a:	69fb      	ldr	r3, [r7, #28]
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3720      	adds	r7, #32
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <SDMMC_CmdSDEraseEndAdd>:
  * @brief  Send the End Address Erase command for SD and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSDEraseEndAdd(SDMMC_TypeDef *SDMMCx, uint32_t EndAdd)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b088      	sub	sp, #32
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)EndAdd;
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_ERASE_GRP_END;
 800a442:	2321      	movs	r3, #33	@ 0x21
 800a444:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a446:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a44a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a44c:	2300      	movs	r3, #0
 800a44e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a450:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a454:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a456:	f107 0308 	add.w	r3, r7, #8
 800a45a:	4619      	mov	r1, r3
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f7ff fea1 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_ERASE_GRP_END, SDMMC_CMDTIMEOUT);
 800a462:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a466:	2121      	movs	r1, #33	@ 0x21
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 fa17 	bl	800a89c <SDMMC_GetCmdResp1>
 800a46e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a470:	69fb      	ldr	r3, [r7, #28]
}
 800a472:	4618      	mov	r0, r3
 800a474:	3720      	adds	r7, #32
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}

0800a47a <SDMMC_CmdErase>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  EraseType Type of erase to be performed
  * @retval HAL status
  */
uint32_t SDMMC_CmdErase(SDMMC_TypeDef *SDMMCx, uint32_t EraseType)
{
 800a47a:	b580      	push	{r7, lr}
 800a47c:	b088      	sub	sp, #32
 800a47e:	af00      	add	r7, sp, #0
 800a480:	6078      	str	r0, [r7, #4]
 800a482:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = EraseType;
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ERASE;
 800a488:	2326      	movs	r3, #38	@ 0x26
 800a48a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a48c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a490:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a492:	2300      	movs	r3, #0
 800a494:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a496:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a49a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a49c:	f107 0308 	add.w	r3, r7, #8
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f7ff fe7e 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_ERASE, SDMMC_MAXERASETIMEOUT);
 800a4a8:	f24f 6218 	movw	r2, #63000	@ 0xf618
 800a4ac:	2126      	movs	r1, #38	@ 0x26
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 f9f4 	bl	800a89c <SDMMC_GetCmdResp1>
 800a4b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4b6:	69fb      	ldr	r3, [r7, #28]
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3720      	adds	r7, #32
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b088      	sub	sp, #32
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a4cc:	230c      	movs	r3, #12
 800a4ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a4d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a4d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a4da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a4de:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	68db      	ldr	r3, [r3, #12]
 800a4e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	68db      	ldr	r3, [r3, #12]
 800a4f0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a4f8:	f107 0308 	add.w	r3, r7, #8
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f7ff fe50 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800a504:	4a0b      	ldr	r2, [pc, #44]	@ (800a534 <SDMMC_CmdStopTransfer+0x74>)
 800a506:	210c      	movs	r1, #12
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 f9c7 	bl	800a89c <SDMMC_GetCmdResp1>
 800a50e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	68db      	ldr	r3, [r3, #12]
 800a514:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800a51c:	69fb      	ldr	r3, [r7, #28]
 800a51e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a522:	d101      	bne.n	800a528 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800a524:	2300      	movs	r3, #0
 800a526:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800a528:	69fb      	ldr	r3, [r7, #28]
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3720      	adds	r7, #32
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}
 800a532:	bf00      	nop
 800a534:	05f5e100 	.word	0x05f5e100

0800a538 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b088      	sub	sp, #32
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
 800a540:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a546:	2307      	movs	r3, #7
 800a548:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a54a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a54e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a550:	2300      	movs	r3, #0
 800a552:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a554:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a558:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a55a:	f107 0308 	add.w	r3, r7, #8
 800a55e:	4619      	mov	r1, r3
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f7ff fe1f 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800a566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a56a:	2107      	movs	r1, #7
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 f995 	bl	800a89c <SDMMC_GetCmdResp1>
 800a572:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a574:	69fb      	ldr	r3, [r7, #28]
}
 800a576:	4618      	mov	r0, r3
 800a578:	3720      	adds	r7, #32
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}

0800a57e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800a57e:	b580      	push	{r7, lr}
 800a580:	b088      	sub	sp, #32
 800a582:	af00      	add	r7, sp, #0
 800a584:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800a586:	2300      	movs	r3, #0
 800a588:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a58a:	2300      	movs	r3, #0
 800a58c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800a58e:	2300      	movs	r3, #0
 800a590:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a592:	2300      	movs	r3, #0
 800a594:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a596:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a59a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a59c:	f107 0308 	add.w	r3, r7, #8
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f7ff fdfe 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800a5a8:	6878      	ldr	r0, [r7, #4]
 800a5aa:	f000 fbb9 	bl	800ad20 <SDMMC_GetCmdError>
 800a5ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a5b0:	69fb      	ldr	r3, [r7, #28]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3720      	adds	r7, #32
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b088      	sub	sp, #32
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a5c2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a5c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a5c8:	2308      	movs	r3, #8
 800a5ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a5cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a5d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a5d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a5da:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a5dc:	f107 0308 	add.w	r3, r7, #8
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f7ff fdde 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	f000 fb4b 	bl	800ac84 <SDMMC_GetCmdResp7>
 800a5ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a5f0:	69fb      	ldr	r3, [r7, #28]
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3720      	adds	r7, #32
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b088      	sub	sp, #32
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
 800a602:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a608:	2337      	movs	r3, #55	@ 0x37
 800a60a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a60c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a610:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a612:	2300      	movs	r3, #0
 800a614:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a616:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a61a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a61c:	f107 0308 	add.w	r3, r7, #8
 800a620:	4619      	mov	r1, r3
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f7ff fdbe 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800a628:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a62c:	2137      	movs	r1, #55	@ 0x37
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 f934 	bl	800a89c <SDMMC_GetCmdResp1>
 800a634:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a636:	69fb      	ldr	r3, [r7, #28]
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3720      	adds	r7, #32
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b088      	sub	sp, #32
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a64e:	2329      	movs	r3, #41	@ 0x29
 800a650:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a652:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a656:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a658:	2300      	movs	r3, #0
 800a65a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a65c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a660:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a662:	f107 0308 	add.w	r3, r7, #8
 800a666:	4619      	mov	r1, r3
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f7ff fd9b 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 fa50 	bl	800ab14 <SDMMC_GetCmdResp3>
 800a674:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a676:	69fb      	ldr	r3, [r7, #28]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3720      	adds	r7, #32
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b088      	sub	sp, #32
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
 800a688:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a68e:	2306      	movs	r3, #6
 800a690:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a692:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a696:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a698:	2300      	movs	r3, #0
 800a69a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a69c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a6a0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a6a2:	f107 0308 	add.w	r3, r7, #8
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	6878      	ldr	r0, [r7, #4]
 800a6aa:	f7ff fd7b 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800a6ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6b2:	2106      	movs	r1, #6
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 f8f1 	bl	800a89c <SDMMC_GetCmdResp1>
 800a6ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6bc:	69fb      	ldr	r3, [r7, #28]
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3720      	adds	r7, #32
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}

0800a6c6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800a6c6:	b580      	push	{r7, lr}
 800a6c8:	b088      	sub	sp, #32
 800a6ca:	af00      	add	r7, sp, #0
 800a6cc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a6d2:	2333      	movs	r3, #51	@ 0x33
 800a6d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a6d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a6da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a6e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a6e4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a6e6:	f107 0308 	add.w	r3, r7, #8
 800a6ea:	4619      	mov	r1, r3
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f7ff fd59 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800a6f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6f6:	2133      	movs	r1, #51	@ 0x33
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f000 f8cf 	bl	800a89c <SDMMC_GetCmdResp1>
 800a6fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a700:	69fb      	ldr	r3, [r7, #28]
}
 800a702:	4618      	mov	r0, r3
 800a704:	3720      	adds	r7, #32
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b088      	sub	sp, #32
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a712:	2300      	movs	r3, #0
 800a714:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a716:	2302      	movs	r3, #2
 800a718:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a71a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a71e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a720:	2300      	movs	r3, #0
 800a722:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a724:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a728:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a72a:	f107 0308 	add.w	r3, r7, #8
 800a72e:	4619      	mov	r1, r3
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f7ff fd37 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f000 f9a2 	bl	800aa80 <SDMMC_GetCmdResp2>
 800a73c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a73e:	69fb      	ldr	r3, [r7, #28]
}
 800a740:	4618      	mov	r0, r3
 800a742:	3720      	adds	r7, #32
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}

0800a748 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b088      	sub	sp, #32
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a756:	2309      	movs	r3, #9
 800a758:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a75a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a75e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a760:	2300      	movs	r3, #0
 800a762:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a764:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a768:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a76a:	f107 0308 	add.w	r3, r7, #8
 800a76e:	4619      	mov	r1, r3
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f7ff fd17 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f000 f982 	bl	800aa80 <SDMMC_GetCmdResp2>
 800a77c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a77e:	69fb      	ldr	r3, [r7, #28]
}
 800a780:	4618      	mov	r0, r3
 800a782:	3720      	adds	r7, #32
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b088      	sub	sp, #32
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a792:	2300      	movs	r3, #0
 800a794:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a796:	2303      	movs	r3, #3
 800a798:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a79a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a79e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a7a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a7a8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a7aa:	f107 0308 	add.w	r3, r7, #8
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f7ff fcf7 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a7b6:	683a      	ldr	r2, [r7, #0]
 800a7b8:	2103      	movs	r1, #3
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 f9ea 	bl	800ab94 <SDMMC_GetCmdResp6>
 800a7c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a7c2:	69fb      	ldr	r3, [r7, #28]
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3720      	adds	r7, #32
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b088      	sub	sp, #32
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a7da:	230d      	movs	r3, #13
 800a7dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a7de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a7e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a7e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a7ec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a7ee:	f107 0308 	add.w	r3, r7, #8
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f7ff fcd5 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800a7fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a7fe:	210d      	movs	r1, #13
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f000 f84b 	bl	800a89c <SDMMC_GetCmdResp1>
 800a806:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a808:	69fb      	ldr	r3, [r7, #28]
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3720      	adds	r7, #32
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}

0800a812 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b088      	sub	sp, #32
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800a81a:	2300      	movs	r3, #0
 800a81c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800a81e:	230d      	movs	r3, #13
 800a820:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a822:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a826:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a828:	2300      	movs	r3, #0
 800a82a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a82c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a830:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a832:	f107 0308 	add.w	r3, r7, #8
 800a836:	4619      	mov	r1, r3
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f7ff fcb3 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800a83e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a842:	210d      	movs	r1, #13
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f000 f829 	bl	800a89c <SDMMC_GetCmdResp1>
 800a84a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a84c:	69fb      	ldr	r3, [r7, #28]
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3720      	adds	r7, #32
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}

0800a856 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 800a856:	b580      	push	{r7, lr}
 800a858:	b088      	sub	sp, #32
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 800a85e:	2300      	movs	r3, #0
 800a860:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800a862:	230b      	movs	r3, #11
 800a864:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a866:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a86a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a86c:	2300      	movs	r3, #0
 800a86e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a870:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a874:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a876:	f107 0308 	add.w	r3, r7, #8
 800a87a:	4619      	mov	r1, r3
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f7ff fc91 	bl	800a1a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 800a882:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a886:	210b      	movs	r1, #11
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f000 f807 	bl	800a89c <SDMMC_GetCmdResp1>
 800a88e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a890:	69fb      	ldr	r3, [r7, #28]
}
 800a892:	4618      	mov	r0, r3
 800a894:	3720      	adds	r7, #32
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
	...

0800a89c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b088      	sub	sp, #32
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	60f8      	str	r0, [r7, #12]
 800a8a4:	460b      	mov	r3, r1
 800a8a6:	607a      	str	r2, [r7, #4]
 800a8a8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800a8aa:	4b70      	ldr	r3, [pc, #448]	@ (800aa6c <SDMMC_GetCmdResp1+0x1d0>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4a70      	ldr	r2, [pc, #448]	@ (800aa70 <SDMMC_GetCmdResp1+0x1d4>)
 800a8b0:	fba2 2303 	umull	r2, r3, r2, r3
 800a8b4:	0a5a      	lsrs	r2, r3, #9
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	fb02 f303 	mul.w	r3, r2, r3
 800a8bc:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800a8be:	69fb      	ldr	r3, [r7, #28]
 800a8c0:	1e5a      	subs	r2, r3, #1
 800a8c2:	61fa      	str	r2, [r7, #28]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d102      	bne.n	800a8ce <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a8c8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a8cc:	e0c9      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8d2:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800a8d4:	69ba      	ldr	r2, [r7, #24]
 800a8d6:	4b67      	ldr	r3, [pc, #412]	@ (800aa74 <SDMMC_GetCmdResp1+0x1d8>)
 800a8d8:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d0ef      	beq.n	800a8be <SDMMC_GetCmdResp1+0x22>
 800a8de:	69bb      	ldr	r3, [r7, #24]
 800a8e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d1ea      	bne.n	800a8be <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8ec:	f003 0304 	and.w	r3, r3, #4
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d004      	beq.n	800a8fe <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	2204      	movs	r2, #4
 800a8f8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a8fa:	2304      	movs	r3, #4
 800a8fc:	e0b1      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a902:	f003 0301 	and.w	r3, r3, #1
 800a906:	2b00      	cmp	r3, #0
 800a908:	d004      	beq.n	800a914 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	2201      	movs	r2, #1
 800a90e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a910:	2301      	movs	r3, #1
 800a912:	e0a6      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	4a58      	ldr	r2, [pc, #352]	@ (800aa78 <SDMMC_GetCmdResp1+0x1dc>)
 800a918:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a91a:	68f8      	ldr	r0, [r7, #12]
 800a91c:	f7ff fc6c 	bl	800a1f8 <SDMMC_GetCommandResponse>
 800a920:	4603      	mov	r3, r0
 800a922:	461a      	mov	r2, r3
 800a924:	7afb      	ldrb	r3, [r7, #11]
 800a926:	4293      	cmp	r3, r2
 800a928:	d001      	beq.n	800a92e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a92a:	2301      	movs	r3, #1
 800a92c:	e099      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a92e:	2100      	movs	r1, #0
 800a930:	68f8      	ldr	r0, [r7, #12]
 800a932:	f7ff fc6e 	bl	800a212 <SDMMC_GetResponse>
 800a936:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a938:	697a      	ldr	r2, [r7, #20]
 800a93a:	4b50      	ldr	r3, [pc, #320]	@ (800aa7c <SDMMC_GetCmdResp1+0x1e0>)
 800a93c:	4013      	ands	r3, r2
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d101      	bne.n	800a946 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a942:	2300      	movs	r3, #0
 800a944:	e08d      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	da02      	bge.n	800a952 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a94c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a950:	e087      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d001      	beq.n	800a960 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a95c:	2340      	movs	r3, #64	@ 0x40
 800a95e:	e080      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a966:	2b00      	cmp	r3, #0
 800a968:	d001      	beq.n	800a96e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a96a:	2380      	movs	r3, #128	@ 0x80
 800a96c:	e079      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a974:	2b00      	cmp	r3, #0
 800a976:	d002      	beq.n	800a97e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a978:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a97c:	e071      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a984:	2b00      	cmp	r3, #0
 800a986:	d002      	beq.n	800a98e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a988:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a98c:	e069      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a994:	2b00      	cmp	r3, #0
 800a996:	d002      	beq.n	800a99e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a998:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a99c:	e061      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d002      	beq.n	800a9ae <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a9a8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a9ac:	e059      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d002      	beq.n	800a9be <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a9b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a9bc:	e051      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d002      	beq.n	800a9ce <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a9c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a9cc:	e049      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d002      	beq.n	800a9de <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a9d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a9dc:	e041      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d002      	beq.n	800a9ee <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a9e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9ec:	e039      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d002      	beq.n	800a9fe <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a9f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a9fc:	e031      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d002      	beq.n	800aa0e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800aa08:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800aa0c:	e029      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d002      	beq.n	800aa1e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800aa18:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aa1c:	e021      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d002      	beq.n	800aa2e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800aa28:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800aa2c:	e019      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d002      	beq.n	800aa3e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800aa38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800aa3c:	e011      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d002      	beq.n	800aa4e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800aa48:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800aa4c:	e009      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	f003 0308 	and.w	r3, r3, #8
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d002      	beq.n	800aa5e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800aa58:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800aa5c:	e001      	b.n	800aa62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800aa5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3720      	adds	r7, #32
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	2000003c 	.word	0x2000003c
 800aa70:	10624dd3 	.word	0x10624dd3
 800aa74:	00200045 	.word	0x00200045
 800aa78:	002000c5 	.word	0x002000c5
 800aa7c:	fdffe008 	.word	0xfdffe008

0800aa80 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800aa88:	4b1f      	ldr	r3, [pc, #124]	@ (800ab08 <SDMMC_GetCmdResp2+0x88>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	4a1f      	ldr	r2, [pc, #124]	@ (800ab0c <SDMMC_GetCmdResp2+0x8c>)
 800aa8e:	fba2 2303 	umull	r2, r3, r2, r3
 800aa92:	0a5b      	lsrs	r3, r3, #9
 800aa94:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa98:	fb02 f303 	mul.w	r3, r2, r3
 800aa9c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	1e5a      	subs	r2, r3, #1
 800aaa2:	60fa      	str	r2, [r7, #12]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d102      	bne.n	800aaae <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aaa8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aaac:	e026      	b.n	800aafc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aab2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d0ef      	beq.n	800aa9e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d1ea      	bne.n	800aa9e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aacc:	f003 0304 	and.w	r3, r3, #4
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d004      	beq.n	800aade <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2204      	movs	r2, #4
 800aad8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800aada:	2304      	movs	r3, #4
 800aadc:	e00e      	b.n	800aafc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aae2:	f003 0301 	and.w	r3, r3, #1
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d004      	beq.n	800aaf4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2201      	movs	r2, #1
 800aaee:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	e003      	b.n	800aafc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	4a06      	ldr	r2, [pc, #24]	@ (800ab10 <SDMMC_GetCmdResp2+0x90>)
 800aaf8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800aafa:	2300      	movs	r3, #0
}
 800aafc:	4618      	mov	r0, r3
 800aafe:	3714      	adds	r7, #20
 800ab00:	46bd      	mov	sp, r7
 800ab02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab06:	4770      	bx	lr
 800ab08:	2000003c 	.word	0x2000003c
 800ab0c:	10624dd3 	.word	0x10624dd3
 800ab10:	002000c5 	.word	0x002000c5

0800ab14 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b085      	sub	sp, #20
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ab1c:	4b1a      	ldr	r3, [pc, #104]	@ (800ab88 <SDMMC_GetCmdResp3+0x74>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a1a      	ldr	r2, [pc, #104]	@ (800ab8c <SDMMC_GetCmdResp3+0x78>)
 800ab22:	fba2 2303 	umull	r2, r3, r2, r3
 800ab26:	0a5b      	lsrs	r3, r3, #9
 800ab28:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab2c:	fb02 f303 	mul.w	r3, r2, r3
 800ab30:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	1e5a      	subs	r2, r3, #1
 800ab36:	60fa      	str	r2, [r7, #12]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d102      	bne.n	800ab42 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ab3c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ab40:	e01b      	b.n	800ab7a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab46:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d0ef      	beq.n	800ab32 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d1ea      	bne.n	800ab32 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab60:	f003 0304 	and.w	r3, r3, #4
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d004      	beq.n	800ab72 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2204      	movs	r2, #4
 800ab6c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ab6e:	2304      	movs	r3, #4
 800ab70:	e003      	b.n	800ab7a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	4a06      	ldr	r2, [pc, #24]	@ (800ab90 <SDMMC_GetCmdResp3+0x7c>)
 800ab76:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800ab78:	2300      	movs	r3, #0
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3714      	adds	r7, #20
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab84:	4770      	bx	lr
 800ab86:	bf00      	nop
 800ab88:	2000003c 	.word	0x2000003c
 800ab8c:	10624dd3 	.word	0x10624dd3
 800ab90:	002000c5 	.word	0x002000c5

0800ab94 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b088      	sub	sp, #32
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	60f8      	str	r0, [r7, #12]
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	607a      	str	r2, [r7, #4]
 800aba0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800aba2:	4b35      	ldr	r3, [pc, #212]	@ (800ac78 <SDMMC_GetCmdResp6+0xe4>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a35      	ldr	r2, [pc, #212]	@ (800ac7c <SDMMC_GetCmdResp6+0xe8>)
 800aba8:	fba2 2303 	umull	r2, r3, r2, r3
 800abac:	0a5b      	lsrs	r3, r3, #9
 800abae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800abb2:	fb02 f303 	mul.w	r3, r2, r3
 800abb6:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800abb8:	69fb      	ldr	r3, [r7, #28]
 800abba:	1e5a      	subs	r2, r3, #1
 800abbc:	61fa      	str	r2, [r7, #28]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d102      	bne.n	800abc8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800abc2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800abc6:	e052      	b.n	800ac6e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abcc:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800abce:	69bb      	ldr	r3, [r7, #24]
 800abd0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d0ef      	beq.n	800abb8 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d1ea      	bne.n	800abb8 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abe6:	f003 0304 	and.w	r3, r3, #4
 800abea:	2b00      	cmp	r3, #0
 800abec:	d004      	beq.n	800abf8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	2204      	movs	r2, #4
 800abf2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800abf4:	2304      	movs	r3, #4
 800abf6:	e03a      	b.n	800ac6e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abfc:	f003 0301 	and.w	r3, r3, #1
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d004      	beq.n	800ac0e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2201      	movs	r2, #1
 800ac08:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	e02f      	b.n	800ac6e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f7ff faf2 	bl	800a1f8 <SDMMC_GetCommandResponse>
 800ac14:	4603      	mov	r3, r0
 800ac16:	461a      	mov	r2, r3
 800ac18:	7afb      	ldrb	r3, [r7, #11]
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	d001      	beq.n	800ac22 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac1e:	2301      	movs	r3, #1
 800ac20:	e025      	b.n	800ac6e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	4a16      	ldr	r2, [pc, #88]	@ (800ac80 <SDMMC_GetCmdResp6+0xec>)
 800ac26:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ac28:	2100      	movs	r1, #0
 800ac2a:	68f8      	ldr	r0, [r7, #12]
 800ac2c:	f7ff faf1 	bl	800a212 <SDMMC_GetResponse>
 800ac30:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800ac32:	697b      	ldr	r3, [r7, #20]
 800ac34:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d106      	bne.n	800ac4a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800ac3c:	697b      	ldr	r3, [r7, #20]
 800ac3e:	0c1b      	lsrs	r3, r3, #16
 800ac40:	b29a      	uxth	r2, r3
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800ac46:	2300      	movs	r3, #0
 800ac48:	e011      	b.n	800ac6e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ac4a:	697b      	ldr	r3, [r7, #20]
 800ac4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d002      	beq.n	800ac5a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ac54:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ac58:	e009      	b.n	800ac6e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ac5a:	697b      	ldr	r3, [r7, #20]
 800ac5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d002      	beq.n	800ac6a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ac64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ac68:	e001      	b.n	800ac6e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ac6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3720      	adds	r7, #32
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}
 800ac76:	bf00      	nop
 800ac78:	2000003c 	.word	0x2000003c
 800ac7c:	10624dd3 	.word	0x10624dd3
 800ac80:	002000c5 	.word	0x002000c5

0800ac84 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800ac84:	b480      	push	{r7}
 800ac86:	b085      	sub	sp, #20
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ac8c:	4b22      	ldr	r3, [pc, #136]	@ (800ad18 <SDMMC_GetCmdResp7+0x94>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a22      	ldr	r2, [pc, #136]	@ (800ad1c <SDMMC_GetCmdResp7+0x98>)
 800ac92:	fba2 2303 	umull	r2, r3, r2, r3
 800ac96:	0a5b      	lsrs	r3, r3, #9
 800ac98:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac9c:	fb02 f303 	mul.w	r3, r2, r3
 800aca0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	1e5a      	subs	r2, r3, #1
 800aca6:	60fa      	str	r2, [r7, #12]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d102      	bne.n	800acb2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800acac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800acb0:	e02c      	b.n	800ad0c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acb6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d0ef      	beq.n	800aca2 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d1ea      	bne.n	800aca2 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acd0:	f003 0304 	and.w	r3, r3, #4
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d004      	beq.n	800ace2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2204      	movs	r2, #4
 800acdc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800acde:	2304      	movs	r3, #4
 800ace0:	e014      	b.n	800ad0c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ace6:	f003 0301 	and.w	r3, r3, #1
 800acea:	2b00      	cmp	r3, #0
 800acec:	d004      	beq.n	800acf8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2201      	movs	r2, #1
 800acf2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800acf4:	2301      	movs	r3, #1
 800acf6:	e009      	b.n	800ad0c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d002      	beq.n	800ad0a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2240      	movs	r2, #64	@ 0x40
 800ad08:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800ad0a:	2300      	movs	r3, #0

}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3714      	adds	r7, #20
 800ad10:	46bd      	mov	sp, r7
 800ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad16:	4770      	bx	lr
 800ad18:	2000003c 	.word	0x2000003c
 800ad1c:	10624dd3 	.word	0x10624dd3

0800ad20 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b085      	sub	sp, #20
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ad28:	4b11      	ldr	r3, [pc, #68]	@ (800ad70 <SDMMC_GetCmdError+0x50>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	4a11      	ldr	r2, [pc, #68]	@ (800ad74 <SDMMC_GetCmdError+0x54>)
 800ad2e:	fba2 2303 	umull	r2, r3, r2, r3
 800ad32:	0a5b      	lsrs	r3, r3, #9
 800ad34:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad38:	fb02 f303 	mul.w	r3, r2, r3
 800ad3c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	1e5a      	subs	r2, r3, #1
 800ad42:	60fa      	str	r2, [r7, #12]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d102      	bne.n	800ad4e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ad48:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ad4c:	e009      	b.n	800ad62 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d0f1      	beq.n	800ad3e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a06      	ldr	r2, [pc, #24]	@ (800ad78 <SDMMC_GetCmdError+0x58>)
 800ad5e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800ad60:	2300      	movs	r3, #0
}
 800ad62:	4618      	mov	r0, r3
 800ad64:	3714      	adds	r7, #20
 800ad66:	46bd      	mov	sp, r7
 800ad68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6c:	4770      	bx	lr
 800ad6e:	bf00      	nop
 800ad70:	2000003c 	.word	0x2000003c
 800ad74:	10624dd3 	.word	0x10624dd3
 800ad78:	002000c5 	.word	0x002000c5

0800ad7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800ad7c:	f8df d060 	ldr.w	sp, [pc, #96]	@ 800ade0 <LoopFillZerobss_RAM_D1+0x10>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800ad80:	f7f7 fa28 	bl	80021d4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800ad84:	f7f7 f9be 	bl	8002104 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800ad88:	4816      	ldr	r0, [pc, #88]	@ (800ade4 <LoopFillZerobss_RAM_D1+0x14>)
  ldr r1, =_edata
 800ad8a:	4917      	ldr	r1, [pc, #92]	@ (800ade8 <LoopFillZerobss_RAM_D1+0x18>)
  ldr r2, =_sidata
 800ad8c:	4a17      	ldr	r2, [pc, #92]	@ (800adec <LoopFillZerobss_RAM_D1+0x1c>)
  movs r3, #0
 800ad8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800ad90:	e002      	b.n	800ad98 <LoopCopyDataInit>

0800ad92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ad92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ad94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ad96:	3304      	adds	r3, #4

0800ad98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ad98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ad9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ad9c:	d3f9      	bcc.n	800ad92 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800ad9e:	4a14      	ldr	r2, [pc, #80]	@ (800adf0 <LoopFillZerobss_RAM_D1+0x20>)
  ldr r4, =_ebss
 800ada0:	4c14      	ldr	r4, [pc, #80]	@ (800adf4 <LoopFillZerobss_RAM_D1+0x24>)
  movs r3, #0
 800ada2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800ada4:	e001      	b.n	800adaa <LoopFillZerobss>

0800ada6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800ada6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800ada8:	3204      	adds	r2, #4

0800adaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800adaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800adac:	d3fb      	bcc.n	800ada6 <FillZerobss>

/* Copy the data segment initializers from flash to RAM_D1 */
  ldr r0, =_sRAM_D1
 800adae:	4812      	ldr	r0, [pc, #72]	@ (800adf8 <LoopFillZerobss_RAM_D1+0x28>)
  ldr r1, =_eRAM_D1
 800adb0:	4912      	ldr	r1, [pc, #72]	@ (800adfc <LoopFillZerobss_RAM_D1+0x2c>)
  ldr r2, =_siRAM_D1
 800adb2:	4a13      	ldr	r2, [pc, #76]	@ (800ae00 <LoopFillZerobss_RAM_D1+0x30>)
  movs r3, #0
 800adb4:	2300      	movs	r3, #0
  b LoopCopyDataInit_RAM_D1
 800adb6:	e002      	b.n	800adbe <LoopCopyDataInit_RAM_D1>

0800adb8 <CopyDataInit_RAM_D1>:

CopyDataInit_RAM_D1:
  ldr r4, [r2, r3]
 800adb8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800adba:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800adbc:	3304      	adds	r3, #4

0800adbe <LoopCopyDataInit_RAM_D1>:

LoopCopyDataInit_RAM_D1:
  adds r4, r0, r3
 800adbe:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800adc0:	428c      	cmp	r4, r1
  bcc CopyDataInit_RAM_D1
 800adc2:	d3f9      	bcc.n	800adb8 <CopyDataInit_RAM_D1>
/* Zero fill the bss segment. */
  ldr r2, =_sbss_RAM_D1
 800adc4:	4a0f      	ldr	r2, [pc, #60]	@ (800ae04 <LoopFillZerobss_RAM_D1+0x34>)
  ldr r4, =_ebss_RAM_D1
 800adc6:	4c10      	ldr	r4, [pc, #64]	@ (800ae08 <LoopFillZerobss_RAM_D1+0x38>)
  movs r3, #0
 800adc8:	2300      	movs	r3, #0
  b LoopFillZerobss_RAM_D1
 800adca:	e001      	b.n	800add0 <LoopFillZerobss_RAM_D1>

0800adcc <FillZerobss_RAM_D1>:

FillZerobss_RAM_D1:
  str  r3, [r2]
 800adcc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800adce:	3204      	adds	r2, #4

0800add0 <LoopFillZerobss_RAM_D1>:

LoopFillZerobss_RAM_D1:
  cmp r2, r4
 800add0:	42a2      	cmp	r2, r4
  bcc FillZerobss_RAM_D1
 800add2:	d3fb      	bcc.n	800adcc <FillZerobss_RAM_D1>
/* Call static constructors */
    bl __libc_init_array
 800add4:	f001 f866 	bl	800bea4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800add8:	f000 f81a 	bl	800ae10 <main>
  bx  lr
 800addc:	4770      	bx	lr
 800adde:	0000      	.short	0x0000
  ldr   sp, =_estack      /* set stack pointer */
 800ade0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800ade4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800ade8:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 800adec:	0800cc90 	.word	0x0800cc90
  ldr r2, =_sbss
 800adf0:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 800adf4:	20000ddc 	.word	0x20000ddc
  ldr r0, =_sRAM_D1
 800adf8:	24000000 	.word	0x24000000
  ldr r1, =_eRAM_D1
 800adfc:	24000000 	.word	0x24000000
  ldr r2, =_siRAM_D1
 800ae00:	0800cc90 	.word	0x0800cc90
  ldr r2, =_sbss_RAM_D1
 800ae04:	24000000 	.word	0x24000000
  ldr r4, =_ebss_RAM_D1
 800ae08:	24000000 	.word	0x24000000

0800ae0c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ae0c:	e7fe      	b.n	800ae0c <ADC3_IRQHandler>
	...

0800ae10 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b096      	sub	sp, #88	@ 0x58
 800ae14:	af00      	add	r7, sp, #0
  uint32_t index = 0;
 800ae16:	2300      	movs	r3, #0
 800ae18:	657b      	str	r3, [r7, #84]	@ 0x54
  BSP_IO_Init_t io_init_structure;

  /* Configure the MPU attributes */
  MPU_Config();
 800ae1a:	f000 fbbb 	bl	800b594 <MPU_Config>

  /* Enable the CPU Cache */
  CPU_CACHE_Enable();
 800ae1e:	f000 fb2f 	bl	800b480 <CPU_CACHE_Enable>
  /* STM32H7xx HAL library initialization:
       - Configure the Systick to generate an interrupt each 1 msec
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
  HAL_Init();
 800ae22:	f7f7 f9ef 	bl	8002204 <HAL_Init>

  /* Configure the system clock to 400 MHz */
  SystemClock_Config();
 800ae26:	f000 f9f5 	bl	800b214 <SystemClock_Config>

  /*##-1- Initialize LEDs mounted on STM32H743I-EVAL board #####################*/
  BSP_LED_Init(LED_GREEN);
 800ae2a:	2000      	movs	r0, #0
 800ae2c:	f7f6 fa44 	bl	80012b8 <BSP_LED_Init>
  BSP_LED_Init(LED_ORANGE);
 800ae30:	2001      	movs	r0, #1
 800ae32:	f7f6 fa41 	bl	80012b8 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800ae36:	2002      	movs	r0, #2
 800ae38:	f7f6 fa3e 	bl	80012b8 <BSP_LED_Init>
  
  /*##-2- Configure USART for printf messages #####################*/
  UART_Config();
 800ae3c:	f000 fae6 	bl	800b40c <UART_Config>
  
  /*##-2- Initialize IO functionalities (MFX) #####################*/
  /* Initialise Transciver MFXPIN to enable 1.8V Switch mode    */
  io_init_structure.Pin  = IO_PIN_13;
 800ae40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ae44:	64bb      	str	r3, [r7, #72]	@ 0x48
  io_init_structure.Pull = IO_PULLDOWN;
 800ae46:	2302      	movs	r3, #2
 800ae48:	653b      	str	r3, [r7, #80]	@ 0x50
  io_init_structure.Mode = IO_MODE_OUTPUT_PP;
 800ae4a:	2304      	movs	r3, #4
 800ae4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  BSP_IO_Init(0, &io_init_structure); 
 800ae4e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800ae52:	4619      	mov	r1, r3
 800ae54:	2000      	movs	r0, #0
 800ae56:	f7f6 ffa7 	bl	8001da8 <BSP_IO_Init>
  
  /*##-3- Initialize SD instance #####################*/
  SDHandle.Instance = SDMMC1;
 800ae5a:	4ba0      	ldr	r3, [pc, #640]	@ (800b0dc <main+0x2cc>)
 800ae5c:	4aa0      	ldr	r2, [pc, #640]	@ (800b0e0 <main+0x2d0>)
 800ae5e:	601a      	str	r2, [r3, #0]
  HAL_SD_DeInit(&SDHandle);
 800ae60:	489e      	ldr	r0, [pc, #632]	@ (800b0dc <main+0x2cc>)
 800ae62:	f7fc fbed 	bl	8007640 <HAL_SD_DeInit>
    
  /* if CLKDIV = 0 then SDMMC Clock frequency = SDMMC Kernel Clock
     else SDMMC Clock frequency = SDMMC Kernel Clock / [2 * CLKDIV]. 
     SDMMC Kernel Clock = 200MHz, DMMC Clock frequency = 50MHz  */
  SDHandle.Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800ae66:	4b9d      	ldr	r3, [pc, #628]	@ (800b0dc <main+0x2cc>)
 800ae68:	2200      	movs	r2, #0
 800ae6a:	605a      	str	r2, [r3, #4]
  SDHandle.Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800ae6c:	4b9b      	ldr	r3, [pc, #620]	@ (800b0dc <main+0x2cc>)
 800ae6e:	2200      	movs	r2, #0
 800ae70:	609a      	str	r2, [r3, #8]
  SDHandle.Init.BusWide             = SDMMC_BUS_WIDE_4B;
 800ae72:	4b9a      	ldr	r3, [pc, #616]	@ (800b0dc <main+0x2cc>)
 800ae74:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800ae78:	60da      	str	r2, [r3, #12]
  SDHandle.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 800ae7a:	4b98      	ldr	r3, [pc, #608]	@ (800b0dc <main+0x2cc>)
 800ae7c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800ae80:	611a      	str	r2, [r3, #16]
  SDHandle.Init.ClockDiv            = 2;
 800ae82:	4b96      	ldr	r3, [pc, #600]	@ (800b0dc <main+0x2cc>)
 800ae84:	2202      	movs	r2, #2
 800ae86:	615a      	str	r2, [r3, #20]
  
  if(HAL_SD_Init(&SDHandle) != HAL_OK)
 800ae88:	4894      	ldr	r0, [pc, #592]	@ (800b0dc <main+0x2cc>)
 800ae8a:	f7fc faa5 	bl	80073d8 <HAL_SD_Init>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d001      	beq.n	800ae98 <main+0x88>
  {
    Error_Handler();
 800ae94:	f000 fa96 	bl	800b3c4 <Error_Handler>
  }
  printf("HAL_SD_Init OK\r\n");
 800ae98:	4892      	ldr	r0, [pc, #584]	@ (800b0e4 <main+0x2d4>)
 800ae9a:	f000 fecf 	bl	800bc3c <puts>
  if(HAL_SD_Erase(&SDHandle, ADDRESS, ADDRESS+BUFFERSIZE) != HAL_OK)
 800ae9e:	4a92      	ldr	r2, [pc, #584]	@ (800b0e8 <main+0x2d8>)
 800aea0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800aea4:	488d      	ldr	r0, [pc, #564]	@ (800b0dc <main+0x2cc>)
 800aea6:	f7fc fd31 	bl	800790c <HAL_SD_Erase>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d001      	beq.n	800aeb4 <main+0xa4>
  {
    Error_Handler();
 800aeb0:	f000 fa88 	bl	800b3c4 <Error_Handler>
  }
  if(Wait_SDCARD_Ready() != HAL_OK)
 800aeb4:	f000 fb52 	bl	800b55c <Wait_SDCARD_Ready>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d001      	beq.n	800aec2 <main+0xb2>
  {
    Error_Handler();
 800aebe:	f000 fa81 	bl	800b3c4 <Error_Handler>
  }
  
  HAL_SD_GetCardCID(&SDHandle, &pCID);
 800aec2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800aec6:	4619      	mov	r1, r3
 800aec8:	4884      	ldr	r0, [pc, #528]	@ (800b0dc <main+0x2cc>)
 800aeca:	f7fc ffa3 	bl	8007e14 <HAL_SD_GetCardCID>
  HAL_SD_GetCardCSD(&SDHandle, &pCSD);
 800aece:	1d3b      	adds	r3, r7, #4
 800aed0:	4619      	mov	r1, r3
 800aed2:	4882      	ldr	r0, [pc, #520]	@ (800b0dc <main+0x2cc>)
 800aed4:	f7fc fff2 	bl	8007ebc <HAL_SD_GetCardCSD>
  
  while(1)
  {
    switch(step)
 800aed8:	4b84      	ldr	r3, [pc, #528]	@ (800b0ec <main+0x2dc>)
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	b2db      	uxtb	r3, r3
 800aede:	2b06      	cmp	r3, #6
 800aee0:	f200 8177 	bhi.w	800b1d2 <main+0x3c2>
 800aee4:	a201      	add	r2, pc, #4	@ (adr r2, 800aeec <main+0xdc>)
 800aee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeea:	bf00      	nop
 800aeec:	0800af09 	.word	0x0800af09
 800aef0:	0800af5b 	.word	0x0800af5b
 800aef4:	0800afa1 	.word	0x0800afa1
 800aef8:	0800b01d 	.word	0x0800b01d
 800aefc:	0800b067 	.word	0x0800b067
 800af00:	0800b0ad 	.word	0x0800b0ad
 800af04:	0800b175 	.word	0x0800b175
    {
      case 0:
      {
        /*##- 4 - Initialize Transmission buffer #####################*/
        for (index = 0; index < BUFFERSIZE; index++)
 800af08:	2300      	movs	r3, #0
 800af0a:	657b      	str	r3, [r7, #84]	@ 0x54
 800af0c:	e00b      	b.n	800af26 <main+0x116>
        {
          aTxBuffer[index] = DATA_PATTERN + index;
 800af0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af10:	b2db      	uxtb	r3, r3
 800af12:	3b0d      	subs	r3, #13
 800af14:	b2d9      	uxtb	r1, r3
 800af16:	4a76      	ldr	r2, [pc, #472]	@ (800b0f0 <main+0x2e0>)
 800af18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af1a:	4413      	add	r3, r2
 800af1c:	460a      	mov	r2, r1
 800af1e:	701a      	strb	r2, [r3, #0]
        for (index = 0; index < BUFFERSIZE; index++)
 800af20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af22:	3301      	adds	r3, #1
 800af24:	657b      	str	r3, [r7, #84]	@ 0x54
 800af26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af28:	4a72      	ldr	r2, [pc, #456]	@ (800b0f4 <main+0x2e4>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d9ef      	bls.n	800af0e <main+0xfe>
        }
        printf(" ****************** Start Write test ******************* \n");
 800af2e:	4872      	ldr	r0, [pc, #456]	@ (800b0f8 <main+0x2e8>)
 800af30:	f000 fe84 	bl	800bc3c <puts>
        printf(" - Buffer size to write: %lu MB   \n", (DATA_SIZE>>20));
 800af34:	2164      	movs	r1, #100	@ 0x64
 800af36:	4871      	ldr	r0, [pc, #452]	@ (800b0fc <main+0x2ec>)
 800af38:	f000 fe18 	bl	800bb6c <iprintf>
        index = 0;
 800af3c:	2300      	movs	r3, #0
 800af3e:	657b      	str	r3, [r7, #84]	@ 0x54
        start_time = HAL_GetTick();
 800af40:	f7f7 f9ee 	bl	8002320 <HAL_GetTick>
 800af44:	4603      	mov	r3, r0
 800af46:	4a6e      	ldr	r2, [pc, #440]	@ (800b100 <main+0x2f0>)
 800af48:	6013      	str	r3, [r2, #0]
        step++;
 800af4a:	4b68      	ldr	r3, [pc, #416]	@ (800b0ec <main+0x2dc>)
 800af4c:	781b      	ldrb	r3, [r3, #0]
 800af4e:	b2db      	uxtb	r3, r3
 800af50:	3301      	adds	r3, #1
 800af52:	b2da      	uxtb	r2, r3
 800af54:	4b65      	ldr	r3, [pc, #404]	@ (800b0ec <main+0x2dc>)
 800af56:	701a      	strb	r2, [r3, #0]
      }
      break;
 800af58:	e141      	b.n	800b1de <main+0x3ce>
      case 1:
      {
        TxCplt = 0;
 800af5a:	4b6a      	ldr	r3, [pc, #424]	@ (800b104 <main+0x2f4>)
 800af5c:	2200      	movs	r2, #0
 800af5e:	701a      	strb	r2, [r3, #0]

        if(Wait_SDCARD_Ready() != HAL_OK)
 800af60:	f000 fafc 	bl	800b55c <Wait_SDCARD_Ready>
 800af64:	4603      	mov	r3, r0
 800af66:	2b00      	cmp	r3, #0
 800af68:	d001      	beq.n	800af6e <main+0x15e>
        {
          Error_Handler();
 800af6a:	f000 fa2b 	bl	800b3c4 <Error_Handler>
        }
        /*##- 5 - Start Transmission buffer #####################*/
        if(HAL_SD_WriteBlocks_IT(&SDHandle, aTxBuffer, ADDRESS + (loop_index * NB_BLOCK_BUFFER), NB_BLOCK_BUFFER) != HAL_OK)
 800af6e:	4b66      	ldr	r3, [pc, #408]	@ (800b108 <main+0x2f8>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	049b      	lsls	r3, r3, #18
 800af74:	0a5b      	lsrs	r3, r3, #9
 800af76:	f503 6280 	add.w	r2, r3, #1024	@ 0x400
 800af7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800af7e:	495c      	ldr	r1, [pc, #368]	@ (800b0f0 <main+0x2e0>)
 800af80:	4856      	ldr	r0, [pc, #344]	@ (800b0dc <main+0x2cc>)
 800af82:	f7fc fc23 	bl	80077cc <HAL_SD_WriteBlocks_IT>
 800af86:	4603      	mov	r3, r0
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d001      	beq.n	800af90 <main+0x180>
        {
          Error_Handler();
 800af8c:	f000 fa1a 	bl	800b3c4 <Error_Handler>
        }
        step++;
 800af90:	4b56      	ldr	r3, [pc, #344]	@ (800b0ec <main+0x2dc>)
 800af92:	781b      	ldrb	r3, [r3, #0]
 800af94:	b2db      	uxtb	r3, r3
 800af96:	3301      	adds	r3, #1
 800af98:	b2da      	uxtb	r2, r3
 800af9a:	4b54      	ldr	r3, [pc, #336]	@ (800b0ec <main+0x2dc>)
 800af9c:	701a      	strb	r2, [r3, #0]
      }
      break;
 800af9e:	e11e      	b.n	800b1de <main+0x3ce>
      case 2:
      {
        if(TxCplt != 0)
 800afa0:	4b58      	ldr	r3, [pc, #352]	@ (800b104 <main+0x2f4>)
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	b2db      	uxtb	r3, r3
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	f000 8116 	beq.w	800b1d8 <main+0x3c8>
        {
          /* Toggle Led Orange, Transfer of Buffer OK */
          BSP_LED_Toggle(LED_ORANGE);
 800afac:	2001      	movs	r0, #1
 800afae:	f7f6 fa33 	bl	8001418 <BSP_LED_Toggle>
          
          /* Transfer of Buffer completed */
          index++;
 800afb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afb4:	3301      	adds	r3, #1
 800afb6:	657b      	str	r3, [r7, #84]	@ 0x54
          if(index<NB_BUFFER)
 800afb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afba:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800afbe:	d207      	bcs.n	800afd0 <main+0x1c0>
          {
            /* More data need to be transferred */
            step--;
 800afc0:	4b4a      	ldr	r3, [pc, #296]	@ (800b0ec <main+0x2dc>)
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	b2db      	uxtb	r3, r3
 800afc6:	3b01      	subs	r3, #1
 800afc8:	b2da      	uxtb	r2, r3
 800afca:	4b48      	ldr	r3, [pc, #288]	@ (800b0ec <main+0x2dc>)
 800afcc:	701a      	strb	r2, [r3, #0]
            /* All data are transferred */
            step++;
          }
        }
      }
      break;
 800afce:	e103      	b.n	800b1d8 <main+0x3c8>
            stop_time = HAL_GetTick();
 800afd0:	f7f7 f9a6 	bl	8002320 <HAL_GetTick>
 800afd4:	4603      	mov	r3, r0
 800afd6:	4a4d      	ldr	r2, [pc, #308]	@ (800b10c <main+0x2fc>)
 800afd8:	6013      	str	r3, [r2, #0]
            printf(" - Write Time(ms): %lu  -  Write Speed: %02.2f MB/s  \n", stop_time - start_time, (float)((float)(DATA_SIZE>>10)/(float)(stop_time - start_time)));
 800afda:	4b4c      	ldr	r3, [pc, #304]	@ (800b10c <main+0x2fc>)
 800afdc:	681a      	ldr	r2, [r3, #0]
 800afde:	4b48      	ldr	r3, [pc, #288]	@ (800b100 <main+0x2f0>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	1ad1      	subs	r1, r2, r3
 800afe4:	4b49      	ldr	r3, [pc, #292]	@ (800b10c <main+0x2fc>)
 800afe6:	681a      	ldr	r2, [r3, #0]
 800afe8:	4b45      	ldr	r3, [pc, #276]	@ (800b100 <main+0x2f0>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	1ad3      	subs	r3, r2, r3
 800afee:	ee07 3a90 	vmov	s15, r3
 800aff2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800aff6:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800b110 <main+0x300>
 800affa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800affe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b002:	ec53 2b17 	vmov	r2, r3, d7
 800b006:	4843      	ldr	r0, [pc, #268]	@ (800b114 <main+0x304>)
 800b008:	f000 fdb0 	bl	800bb6c <iprintf>
            step++;
 800b00c:	4b37      	ldr	r3, [pc, #220]	@ (800b0ec <main+0x2dc>)
 800b00e:	781b      	ldrb	r3, [r3, #0]
 800b010:	b2db      	uxtb	r3, r3
 800b012:	3301      	adds	r3, #1
 800b014:	b2da      	uxtb	r2, r3
 800b016:	4b35      	ldr	r3, [pc, #212]	@ (800b0ec <main+0x2dc>)
 800b018:	701a      	strb	r2, [r3, #0]
      break;
 800b01a:	e0dd      	b.n	800b1d8 <main+0x3c8>
      case 3:
      {
        /*##- 6 - Initialize Reception buffer #####################*/
        for (index = 0; index < BUFFERSIZE; index++)
 800b01c:	2300      	movs	r3, #0
 800b01e:	657b      	str	r3, [r7, #84]	@ 0x54
 800b020:	e007      	b.n	800b032 <main+0x222>
        {
          aRxBuffer[index] = 0;
 800b022:	4a3d      	ldr	r2, [pc, #244]	@ (800b118 <main+0x308>)
 800b024:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b026:	4413      	add	r3, r2
 800b028:	2200      	movs	r2, #0
 800b02a:	701a      	strb	r2, [r3, #0]
        for (index = 0; index < BUFFERSIZE; index++)
 800b02c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b02e:	3301      	adds	r3, #1
 800b030:	657b      	str	r3, [r7, #84]	@ 0x54
 800b032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b034:	4a2f      	ldr	r2, [pc, #188]	@ (800b0f4 <main+0x2e4>)
 800b036:	4293      	cmp	r3, r2
 800b038:	d9f3      	bls.n	800b022 <main+0x212>
        }
        printf(" ******************* Start Read test ******************* \n");
 800b03a:	4838      	ldr	r0, [pc, #224]	@ (800b11c <main+0x30c>)
 800b03c:	f000 fdfe 	bl	800bc3c <puts>
        printf(" - Buffer size to read: %lu MB   \n", (DATA_SIZE>>20));
 800b040:	2164      	movs	r1, #100	@ 0x64
 800b042:	4837      	ldr	r0, [pc, #220]	@ (800b120 <main+0x310>)
 800b044:	f000 fd92 	bl	800bb6c <iprintf>
        start_time = HAL_GetTick();
 800b048:	f7f7 f96a 	bl	8002320 <HAL_GetTick>
 800b04c:	4603      	mov	r3, r0
 800b04e:	4a2c      	ldr	r2, [pc, #176]	@ (800b100 <main+0x2f0>)
 800b050:	6013      	str	r3, [r2, #0]
        index = 0;
 800b052:	2300      	movs	r3, #0
 800b054:	657b      	str	r3, [r7, #84]	@ 0x54
        step++;
 800b056:	4b25      	ldr	r3, [pc, #148]	@ (800b0ec <main+0x2dc>)
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	3301      	adds	r3, #1
 800b05e:	b2da      	uxtb	r2, r3
 800b060:	4b22      	ldr	r3, [pc, #136]	@ (800b0ec <main+0x2dc>)
 800b062:	701a      	strb	r2, [r3, #0]
      }
      break;
 800b064:	e0bb      	b.n	800b1de <main+0x3ce>
      case 4:
      {
        if(Wait_SDCARD_Ready() != HAL_OK)
 800b066:	f000 fa79 	bl	800b55c <Wait_SDCARD_Ready>
 800b06a:	4603      	mov	r3, r0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d001      	beq.n	800b074 <main+0x264>
        {
          Error_Handler();
 800b070:	f000 f9a8 	bl	800b3c4 <Error_Handler>
        }
        /*##- 7 - Start Reception buffer #####################*/
        RxCplt = 0;
 800b074:	4b2b      	ldr	r3, [pc, #172]	@ (800b124 <main+0x314>)
 800b076:	2200      	movs	r2, #0
 800b078:	701a      	strb	r2, [r3, #0]
        if(HAL_SD_ReadBlocks_IT(&SDHandle, aRxBuffer, ADDRESS + (loop_index * NB_BLOCK_BUFFER), NB_BLOCK_BUFFER) != HAL_OK)
 800b07a:	4b23      	ldr	r3, [pc, #140]	@ (800b108 <main+0x2f8>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	049b      	lsls	r3, r3, #18
 800b080:	0a5b      	lsrs	r3, r3, #9
 800b082:	f503 6280 	add.w	r2, r3, #1024	@ 0x400
 800b086:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b08a:	4923      	ldr	r1, [pc, #140]	@ (800b118 <main+0x308>)
 800b08c:	4813      	ldr	r0, [pc, #76]	@ (800b0dc <main+0x2cc>)
 800b08e:	f7fc fafd 	bl	800768c <HAL_SD_ReadBlocks_IT>
 800b092:	4603      	mov	r3, r0
 800b094:	2b00      	cmp	r3, #0
 800b096:	d001      	beq.n	800b09c <main+0x28c>
        {
          Error_Handler();
 800b098:	f000 f994 	bl	800b3c4 <Error_Handler>
        }
        step++;
 800b09c:	4b13      	ldr	r3, [pc, #76]	@ (800b0ec <main+0x2dc>)
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	b2da      	uxtb	r2, r3
 800b0a6:	4b11      	ldr	r3, [pc, #68]	@ (800b0ec <main+0x2dc>)
 800b0a8:	701a      	strb	r2, [r3, #0]
      }
      break;
 800b0aa:	e098      	b.n	800b1de <main+0x3ce>
      case 5:
      {
        if(RxCplt != 0)
 800b0ac:	4b1d      	ldr	r3, [pc, #116]	@ (800b124 <main+0x314>)
 800b0ae:	781b      	ldrb	r3, [r3, #0]
 800b0b0:	b2db      	uxtb	r3, r3
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	f000 8092 	beq.w	800b1dc <main+0x3cc>
        {
          /* Toggle Led Orange, Transfer of Buffer OK */
          BSP_LED_Toggle(LED_ORANGE);
 800b0b8:	2001      	movs	r0, #1
 800b0ba:	f7f6 f9ad 	bl	8001418 <BSP_LED_Toggle>
          /* Transfer of Buffer completed */
          index++;
 800b0be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	657b      	str	r3, [r7, #84]	@ 0x54
          if(index<NB_BUFFER)
 800b0c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0c6:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800b0ca:	d22d      	bcs.n	800b128 <main+0x318>
          {
            /* More data need to be transferred */
            step--;
 800b0cc:	4b07      	ldr	r3, [pc, #28]	@ (800b0ec <main+0x2dc>)
 800b0ce:	781b      	ldrb	r3, [r3, #0]
 800b0d0:	b2db      	uxtb	r3, r3
 800b0d2:	3b01      	subs	r3, #1
 800b0d4:	b2da      	uxtb	r2, r3
 800b0d6:	4b05      	ldr	r3, [pc, #20]	@ (800b0ec <main+0x2dc>)
 800b0d8:	701a      	strb	r2, [r3, #0]
            /* All data are transferred */
            step++;
          }
        }
      }
      break;
 800b0da:	e07f      	b.n	800b1dc <main+0x3cc>
 800b0dc:	20000b64 	.word	0x20000b64
 800b0e0:	52007000 	.word	0x52007000
 800b0e4:	0800c918 	.word	0x0800c918
 800b0e8:	000403ff 	.word	0x000403ff
 800b0ec:	20000c7c 	.word	0x20000c7c
 800b0f0:	24000000 	.word	0x24000000
 800b0f4:	0003fffe 	.word	0x0003fffe
 800b0f8:	0800c928 	.word	0x0800c928
 800b0fc:	0800c964 	.word	0x0800c964
 800b100:	20000c80 	.word	0x20000c80
 800b104:	20000be5 	.word	0x20000be5
 800b108:	20000c88 	.word	0x20000c88
 800b10c:	20000c84 	.word	0x20000c84
 800b110:	47c80000 	.word	0x47c80000
 800b114:	0800c988 	.word	0x0800c988
 800b118:	24040000 	.word	0x24040000
 800b11c:	0800c9c0 	.word	0x0800c9c0
 800b120:	0800c9fc 	.word	0x0800c9fc
 800b124:	20000be4 	.word	0x20000be4
            stop_time = HAL_GetTick();
 800b128:	f7f7 f8fa 	bl	8002320 <HAL_GetTick>
 800b12c:	4603      	mov	r3, r0
 800b12e:	4a2c      	ldr	r2, [pc, #176]	@ (800b1e0 <main+0x3d0>)
 800b130:	6013      	str	r3, [r2, #0]
            printf(" - Read Time(ms): %lu  -  Read Speed: %02.2f MB/s  \n", stop_time - start_time, (float)((float)(DATA_SIZE>>10)/(float)(stop_time - start_time)));
 800b132:	4b2b      	ldr	r3, [pc, #172]	@ (800b1e0 <main+0x3d0>)
 800b134:	681a      	ldr	r2, [r3, #0]
 800b136:	4b2b      	ldr	r3, [pc, #172]	@ (800b1e4 <main+0x3d4>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	1ad1      	subs	r1, r2, r3
 800b13c:	4b28      	ldr	r3, [pc, #160]	@ (800b1e0 <main+0x3d0>)
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	4b28      	ldr	r3, [pc, #160]	@ (800b1e4 <main+0x3d4>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	1ad3      	subs	r3, r2, r3
 800b146:	ee07 3a90 	vmov	s15, r3
 800b14a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b14e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b1e8 <main+0x3d8>
 800b152:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b156:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b15a:	ec53 2b17 	vmov	r2, r3, d7
 800b15e:	4823      	ldr	r0, [pc, #140]	@ (800b1ec <main+0x3dc>)
 800b160:	f000 fd04 	bl	800bb6c <iprintf>
            step++;
 800b164:	4b22      	ldr	r3, [pc, #136]	@ (800b1f0 <main+0x3e0>)
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	b2db      	uxtb	r3, r3
 800b16a:	3301      	adds	r3, #1
 800b16c:	b2da      	uxtb	r2, r3
 800b16e:	4b20      	ldr	r3, [pc, #128]	@ (800b1f0 <main+0x3e0>)
 800b170:	701a      	strb	r2, [r3, #0]
      break;
 800b172:	e033      	b.n	800b1dc <main+0x3cc>
      case 6:
      {
        /*##- 8 - Check Reception buffer #####################*/
        index=0;
 800b174:	2300      	movs	r3, #0
 800b176:	657b      	str	r3, [r7, #84]	@ 0x54
        printf(" ********************* Check data ********************** \n");
 800b178:	481e      	ldr	r0, [pc, #120]	@ (800b1f4 <main+0x3e4>)
 800b17a:	f000 fd5f 	bl	800bc3c <puts>
        while((index<BUFFERSIZE) && (aRxBuffer[index] == aTxBuffer[index]))
 800b17e:	e002      	b.n	800b186 <main+0x376>
        {
          index++;
 800b180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b182:	3301      	adds	r3, #1
 800b184:	657b      	str	r3, [r7, #84]	@ 0x54
        while((index<BUFFERSIZE) && (aRxBuffer[index] == aTxBuffer[index]))
 800b186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b188:	4a1b      	ldr	r2, [pc, #108]	@ (800b1f8 <main+0x3e8>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d809      	bhi.n	800b1a2 <main+0x392>
 800b18e:	4a1b      	ldr	r2, [pc, #108]	@ (800b1fc <main+0x3ec>)
 800b190:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b192:	4413      	add	r3, r2
 800b194:	781a      	ldrb	r2, [r3, #0]
 800b196:	491a      	ldr	r1, [pc, #104]	@ (800b200 <main+0x3f0>)
 800b198:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b19a:	440b      	add	r3, r1
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	429a      	cmp	r2, r3
 800b1a0:	d0ee      	beq.n	800b180 <main+0x370>
        }
        
        if(index != BUFFERSIZE)
 800b1a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b1a4:	4a17      	ldr	r2, [pc, #92]	@ (800b204 <main+0x3f4>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d004      	beq.n	800b1b4 <main+0x3a4>
        {
          printf(" - Check data Error !!!!   \n");
 800b1aa:	4817      	ldr	r0, [pc, #92]	@ (800b208 <main+0x3f8>)
 800b1ac:	f000 fd46 	bl	800bc3c <puts>
          Error_Handler();
 800b1b0:	f000 f908 	bl	800b3c4 <Error_Handler>
        }
        printf(" - Check data OK  \n");
 800b1b4:	4815      	ldr	r0, [pc, #84]	@ (800b20c <main+0x3fc>)
 800b1b6:	f000 fd41 	bl	800bc3c <puts>
        /* Toggle Green LED, Check Transfer OK */
        BSP_LED_Toggle(LED_GREEN);
 800b1ba:	2000      	movs	r0, #0
 800b1bc:	f7f6 f92c 	bl	8001418 <BSP_LED_Toggle>
        step = 0;
 800b1c0:	4b0b      	ldr	r3, [pc, #44]	@ (800b1f0 <main+0x3e0>)
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	701a      	strb	r2, [r3, #0]
        loop_index ++;
 800b1c6:	4b12      	ldr	r3, [pc, #72]	@ (800b210 <main+0x400>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	4a10      	ldr	r2, [pc, #64]	@ (800b210 <main+0x400>)
 800b1ce:	6013      	str	r3, [r2, #0]
      }
      break;
 800b1d0:	e005      	b.n	800b1de <main+0x3ce>
      default :
        Error_Handler();
 800b1d2:	f000 f8f7 	bl	800b3c4 <Error_Handler>
 800b1d6:	e67f      	b.n	800aed8 <main+0xc8>
      break;
 800b1d8:	bf00      	nop
 800b1da:	e67d      	b.n	800aed8 <main+0xc8>
      break;
 800b1dc:	bf00      	nop
    switch(step)
 800b1de:	e67b      	b.n	800aed8 <main+0xc8>
 800b1e0:	20000c84 	.word	0x20000c84
 800b1e4:	20000c80 	.word	0x20000c80
 800b1e8:	47c80000 	.word	0x47c80000
 800b1ec:	0800ca20 	.word	0x0800ca20
 800b1f0:	20000c7c 	.word	0x20000c7c
 800b1f4:	0800ca58 	.word	0x0800ca58
 800b1f8:	0003fffe 	.word	0x0003fffe
 800b1fc:	24040000 	.word	0x24040000
 800b200:	24000000 	.word	0x24000000
 800b204:	0003ffff 	.word	0x0003ffff
 800b208:	0800ca94 	.word	0x0800ca94
 800b20c:	0800cab0 	.word	0x0800cab0
 800b210:	20000c88 	.word	0x20000c88

0800b214 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b09e      	sub	sp, #120	@ 0x78
 800b218:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;
 800b21a:	2300      	movs	r3, #0
 800b21c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800b220:	2300      	movs	r3, #0
 800b222:	607b      	str	r3, [r7, #4]
 800b224:	4b42      	ldr	r3, [pc, #264]	@ (800b330 <SystemClock_Config+0x11c>)
 800b226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b228:	4a41      	ldr	r2, [pc, #260]	@ (800b330 <SystemClock_Config+0x11c>)
 800b22a:	f023 0301 	bic.w	r3, r3, #1
 800b22e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b230:	4b3f      	ldr	r3, [pc, #252]	@ (800b330 <SystemClock_Config+0x11c>)
 800b232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b234:	f003 0301 	and.w	r3, r3, #1
 800b238:	607b      	str	r3, [r7, #4]
 800b23a:	4b3e      	ldr	r3, [pc, #248]	@ (800b334 <SystemClock_Config+0x120>)
 800b23c:	699b      	ldr	r3, [r3, #24]
 800b23e:	4a3d      	ldr	r2, [pc, #244]	@ (800b334 <SystemClock_Config+0x120>)
 800b240:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b244:	6193      	str	r3, [r2, #24]
 800b246:	4b3b      	ldr	r3, [pc, #236]	@ (800b334 <SystemClock_Config+0x120>)
 800b248:	699b      	ldr	r3, [r3, #24]
 800b24a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b24e:	607b      	str	r3, [r7, #4]
 800b250:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800b252:	bf00      	nop
 800b254:	4b37      	ldr	r3, [pc, #220]	@ (800b334 <SystemClock_Config+0x120>)
 800b256:	699b      	ldr	r3, [r3, #24]
 800b258:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b25c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b260:	d1f8      	bne.n	800b254 <SystemClock_Config+0x40>

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800b262:	2301      	movs	r3, #1
 800b264:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800b266:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b26a:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 800b26c:	2300      	movs	r3, #0
 800b26e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 800b270:	2300      	movs	r3, #0
 800b272:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b274:	2302      	movs	r3, #2
 800b276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b278:	2302      	movs	r3, #2
 800b27a:	633b      	str	r3, [r7, #48]	@ 0x30

  RCC_OscInitStruct.PLL.PLLM = 5;
 800b27c:	2305      	movs	r3, #5
 800b27e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 160;
 800b280:	23a0      	movs	r3, #160	@ 0xa0
 800b282:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800b284:	2300      	movs	r3, #0
 800b286:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = 2;
 800b288:	2302      	movs	r3, #2
 800b28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800b28c:	2302      	movs	r3, #2
 800b28e:	647b      	str	r3, [r7, #68]	@ 0x44
  /* PLL_VCO Input = HSE_VALUE/PLL_M = 5 Mhz */
  /* PLL_VCO Output = PLL_VCO Input * PLL_N = 800 Mhz */
  /* SDMMC Kernel Clock = PLL1_VCO Output/PLL_Q = 800/4 = 200 Mhz */
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800b290:	2304      	movs	r3, #4
 800b292:	643b      	str	r3, [r7, #64]	@ 0x40

  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800b294:	2300      	movs	r3, #0
 800b296:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800b298:	2308      	movs	r3, #8
 800b29a:	64bb      	str	r3, [r7, #72]	@ 0x48
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800b29c:	f107 0308 	add.w	r3, r7, #8
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	f7f8 fbb5 	bl	8003a10 <HAL_RCC_OscConfig>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if(ret != HAL_OK)
 800b2ac:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d001      	beq.n	800b2b8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800b2b4:	f000 f886 	bl	800b3c4 <Error_Handler>
  }
  
/* Select PLL as system clock source and configure  bus clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
 800b2b8:	233f      	movs	r3, #63	@ 0x3f
 800b2ba:	657b      	str	r3, [r7, #84]	@ 0x54
                                  RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_D3PCLK1);
  
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b2bc:	2303      	movs	r3, #3
 800b2be:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800b2c4:	2308      	movs	r3, #8
 800b2c6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;  
 800b2c8:	2340      	movs	r3, #64	@ 0x40
 800b2ca:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; 
 800b2cc:	2340      	movs	r3, #64	@ 0x40
 800b2ce:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; 
 800b2d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; 
 800b2d6:	2340      	movs	r3, #64	@ 0x40
 800b2d8:	673b      	str	r3, [r7, #112]	@ 0x70
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 800b2da:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800b2de:	2104      	movs	r1, #4
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f7f8 ffef 	bl	80042c4 <HAL_RCC_ClockConfig>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if(ret != HAL_OK)
 800b2ec:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d001      	beq.n	800b2f8 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800b2f4:	f000 f866 	bl	800b3c4 <Error_Handler>
  }

  
  /*activate CSI clock mondatory for I/O Compensation Cell*/  
  __HAL_RCC_CSI_ENABLE() ;
 800b2f8:	4b0f      	ldr	r3, [pc, #60]	@ (800b338 <SystemClock_Config+0x124>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	4a0e      	ldr	r2, [pc, #56]	@ (800b338 <SystemClock_Config+0x124>)
 800b2fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b302:	6013      	str	r3, [r2, #0]
    
  /* Enable SYSCFG clock mondatory for I/O Compensation Cell */
  __HAL_RCC_SYSCFG_CLK_ENABLE() ;
 800b304:	4b0c      	ldr	r3, [pc, #48]	@ (800b338 <SystemClock_Config+0x124>)
 800b306:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b30a:	4a0b      	ldr	r2, [pc, #44]	@ (800b338 <SystemClock_Config+0x124>)
 800b30c:	f043 0302 	orr.w	r3, r3, #2
 800b310:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800b314:	4b08      	ldr	r3, [pc, #32]	@ (800b338 <SystemClock_Config+0x124>)
 800b316:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b31a:	f003 0302 	and.w	r3, r3, #2
 800b31e:	603b      	str	r3, [r7, #0]
 800b320:	683b      	ldr	r3, [r7, #0]
  
  /* Enables the I/O Compensation Cell */    
  HAL_EnableCompensationCell();
 800b322:	f7f7 f839 	bl	8002398 <HAL_EnableCompensationCell>
}
 800b326:	bf00      	nop
 800b328:	3778      	adds	r7, #120	@ 0x78
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
 800b32e:	bf00      	nop
 800b330:	58000400 	.word	0x58000400
 800b334:	58024800 	.word	0x58024800
 800b338:	58024400 	.word	0x58024400

0800b33c <HAL_SD_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable the SD Transciver 1.8V Mode Callback.
  * @param  None
  * @retval None
  */
void HAL_SD_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b082      	sub	sp, #8
 800b340:	af00      	add	r7, sp, #0
 800b342:	4603      	mov	r3, r0
 800b344:	71fb      	strb	r3, [r7, #7]
  if(status == SET)
 800b346:	79fb      	ldrb	r3, [r7, #7]
 800b348:	2b01      	cmp	r3, #1
 800b34a:	d106      	bne.n	800b35a <HAL_SD_DriveTransceiver_1_8V_Callback+0x1e>
  {
    BSP_IO_WritePin(0, IO_PIN_13, IO_PIN_SET);
 800b34c:	2201      	movs	r2, #1
 800b34e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800b352:	2000      	movs	r0, #0
 800b354:	f7f6 fd88 	bl	8001e68 <BSP_IO_WritePin>
  }
  else
  {
    BSP_IO_WritePin(0, IO_PIN_13, IO_PIN_RESET);
  }
}
 800b358:	e005      	b.n	800b366 <HAL_SD_DriveTransceiver_1_8V_Callback+0x2a>
    BSP_IO_WritePin(0, IO_PIN_13, IO_PIN_RESET);
 800b35a:	2200      	movs	r2, #0
 800b35c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800b360:	2000      	movs	r0, #0
 800b362:	f7f6 fd81 	bl	8001e68 <BSP_IO_WritePin>
}
 800b366:	bf00      	nop
 800b368:	3708      	adds	r7, #8
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
	...

0800b370 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b370:	b480      	push	{r7}
 800b372:	b083      	sub	sp, #12
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  RxCplt=1;
 800b378:	4b04      	ldr	r3, [pc, #16]	@ (800b38c <HAL_SD_RxCpltCallback+0x1c>)
 800b37a:	2201      	movs	r2, #1
 800b37c:	701a      	strb	r2, [r3, #0]
}
 800b37e:	bf00      	nop
 800b380:	370c      	adds	r7, #12
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr
 800b38a:	bf00      	nop
 800b38c:	20000be4 	.word	0x20000be4

0800b390 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b390:	b480      	push	{r7}
 800b392:	b083      	sub	sp, #12
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  TxCplt=1;
 800b398:	4b04      	ldr	r3, [pc, #16]	@ (800b3ac <HAL_SD_TxCpltCallback+0x1c>)
 800b39a:	2201      	movs	r2, #1
 800b39c:	701a      	strb	r2, [r3, #0]
}
 800b39e:	bf00      	nop
 800b3a0:	370c      	adds	r7, #12
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	20000be5 	.word	0x20000be5

0800b3b0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b082      	sub	sp, #8
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
  Error_Handler();
 800b3b8:	f000 f804 	bl	800b3c4 <Error_Handler>
}
 800b3bc:	bf00      	nop
 800b3be:	3708      	adds	r7, #8
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	af00      	add	r7, sp, #0
  printf(" - Error \n");
 800b3c8:	4806      	ldr	r0, [pc, #24]	@ (800b3e4 <Error_Handler+0x20>)
 800b3ca:	f000 fc37 	bl	800bc3c <puts>
  BSP_LED_Off(LED_GREEN);
 800b3ce:	2000      	movs	r0, #0
 800b3d0:	f7f5 fff4 	bl	80013bc <BSP_LED_Off>
  BSP_LED_Off(LED_ORANGE);
 800b3d4:	2001      	movs	r0, #1
 800b3d6:	f7f5 fff1 	bl	80013bc <BSP_LED_Off>
  while(1)
  {
    /* Toggle LED_RED: Error */
    BSP_LED_Toggle(LED_RED);
 800b3da:	2002      	movs	r0, #2
 800b3dc:	f7f6 f81c 	bl	8001418 <BSP_LED_Toggle>
 800b3e0:	e7fb      	b.n	800b3da <Error_Handler+0x16>
 800b3e2:	bf00      	nop
 800b3e4:	0800cac4 	.word	0x0800cac4

0800b3e8 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b082      	sub	sp, #8
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
 800b3f0:	1d39      	adds	r1, r7, #4
 800b3f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	4803      	ldr	r0, [pc, #12]	@ (800b408 <__io_putchar+0x20>)
 800b3fa:	f7fd fe45 	bl	8009088 <HAL_UART_Transmit>

  return ch;
 800b3fe:	687b      	ldr	r3, [r7, #4]
}
 800b400:	4618      	mov	r0, r3
 800b402:	3708      	adds	r7, #8
 800b404:	46bd      	mov	sp, r7
 800b406:	bd80      	pop	{r7, pc}
 800b408:	20000be8 	.word	0x20000be8

0800b40c <UART_Config>:
  * @brief  This function is executed to configure in case of error occurrence.
  * @param  None
  * @retval None
  */
static void UART_Config(void)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	af00      	add	r7, sp, #0
                      BE CAREFUL : Program 7 data bits + 1 parity bit in PC HyperTerminal
      - Stop Bit    = One Stop bit
      - Parity      = ODD parity
      - BaudRate    = 9600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTx;
 800b410:	4b16      	ldr	r3, [pc, #88]	@ (800b46c <UART_Config+0x60>)
 800b412:	4a17      	ldr	r2, [pc, #92]	@ (800b470 <UART_Config+0x64>)
 800b414:	601a      	str	r2, [r3, #0]

  UartHandle.Init.BaudRate   = 9600;
 800b416:	4b15      	ldr	r3, [pc, #84]	@ (800b46c <UART_Config+0x60>)
 800b418:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800b41c:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800b41e:	4b13      	ldr	r3, [pc, #76]	@ (800b46c <UART_Config+0x60>)
 800b420:	2200      	movs	r2, #0
 800b422:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 800b424:	4b11      	ldr	r3, [pc, #68]	@ (800b46c <UART_Config+0x60>)
 800b426:	2200      	movs	r2, #0
 800b428:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_ODD;
 800b42a:	4b10      	ldr	r3, [pc, #64]	@ (800b46c <UART_Config+0x60>)
 800b42c:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b430:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800b432:	4b0e      	ldr	r3, [pc, #56]	@ (800b46c <UART_Config+0x60>)
 800b434:	2200      	movs	r2, #0
 800b436:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800b438:	4b0c      	ldr	r3, [pc, #48]	@ (800b46c <UART_Config+0x60>)
 800b43a:	220c      	movs	r2, #12
 800b43c:	615a      	str	r2, [r3, #20]
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 800b43e:	4b0b      	ldr	r3, [pc, #44]	@ (800b46c <UART_Config+0x60>)
 800b440:	2200      	movs	r2, #0
 800b442:	61da      	str	r2, [r3, #28]

  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800b444:	4809      	ldr	r0, [pc, #36]	@ (800b46c <UART_Config+0x60>)
 800b446:	f7fd fdcf 	bl	8008fe8 <HAL_UART_Init>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d001      	beq.n	800b454 <UART_Config+0x48>
  {
    /* Initialization Error */
    Error_Handler();
 800b450:	f7ff ffb8 	bl	800b3c4 <Error_Handler>
  }

  /* Output a message on Hyperterminal using printf function */
  printf("\n\r ####################################################### \r");
 800b454:	4807      	ldr	r0, [pc, #28]	@ (800b474 <UART_Config+0x68>)
 800b456:	f000 fb89 	bl	800bb6c <iprintf>
  printf("\n\r #        SD Example: Write Read with IT mode          # \r");
 800b45a:	4807      	ldr	r0, [pc, #28]	@ (800b478 <UART_Config+0x6c>)
 800b45c:	f000 fb86 	bl	800bb6c <iprintf>
  printf("\n\r ####################################################### \n\r");
 800b460:	4806      	ldr	r0, [pc, #24]	@ (800b47c <UART_Config+0x70>)
 800b462:	f000 fb83 	bl	800bb6c <iprintf>



}
 800b466:	bf00      	nop
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	20000be8 	.word	0x20000be8
 800b470:	40011000 	.word	0x40011000
 800b474:	0800cad0 	.word	0x0800cad0
 800b478:	0800cb10 	.word	0x0800cb10
 800b47c:	0800cb50 	.word	0x0800cb50

0800b480 <CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable.
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
 800b480:	b480      	push	{r7}
 800b482:	b085      	sub	sp, #20
 800b484:	af00      	add	r7, sp, #0
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800b486:	4b34      	ldr	r3, [pc, #208]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b488:	695b      	ldr	r3, [r3, #20]
 800b48a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d11b      	bne.n	800b4ca <CPU_CACHE_Enable+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 800b492:	f3bf 8f4f 	dsb	sy
}
 800b496:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b498:	f3bf 8f6f 	isb	sy
}
 800b49c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800b49e:	4b2e      	ldr	r3, [pc, #184]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800b4a6:	f3bf 8f4f 	dsb	sy
}
 800b4aa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b4ac:	f3bf 8f6f 	isb	sy
}
 800b4b0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800b4b2:	4b29      	ldr	r3, [pc, #164]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b4b4:	695b      	ldr	r3, [r3, #20]
 800b4b6:	4a28      	ldr	r2, [pc, #160]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b4b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b4bc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800b4be:	f3bf 8f4f 	dsb	sy
}
 800b4c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b4c4:	f3bf 8f6f 	isb	sy
}
 800b4c8:	e000      	b.n	800b4cc <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800b4ca:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800b4cc:	4b22      	ldr	r3, [pc, #136]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b4ce:	695b      	ldr	r3, [r3, #20]
 800b4d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d138      	bne.n	800b54a <CPU_CACHE_Enable+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800b4d8:	4b1f      	ldr	r3, [pc, #124]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b4da:	2200      	movs	r2, #0
 800b4dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800b4e0:	f3bf 8f4f 	dsb	sy
}
 800b4e4:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 800b4e6:	4b1c      	ldr	r3, [pc, #112]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b4e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4ec:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	0b5b      	lsrs	r3, r3, #13
 800b4f2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b4f6:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	08db      	lsrs	r3, r3, #3
 800b4fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b500:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	015a      	lsls	r2, r3, #5
 800b506:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800b50a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800b50c:	687a      	ldr	r2, [r7, #4]
 800b50e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800b510:	4911      	ldr	r1, [pc, #68]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b512:	4313      	orrs	r3, r2
 800b514:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	1e5a      	subs	r2, r3, #1
 800b51c:	607a      	str	r2, [r7, #4]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d1ef      	bne.n	800b502 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	1e5a      	subs	r2, r3, #1
 800b526:	60ba      	str	r2, [r7, #8]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d1e5      	bne.n	800b4f8 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 800b52c:	f3bf 8f4f 	dsb	sy
}
 800b530:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800b532:	4b09      	ldr	r3, [pc, #36]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b534:	695b      	ldr	r3, [r3, #20]
 800b536:	4a08      	ldr	r2, [pc, #32]	@ (800b558 <CPU_CACHE_Enable+0xd8>)
 800b538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b53c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800b53e:	f3bf 8f4f 	dsb	sy
}
 800b542:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b544:	f3bf 8f6f 	isb	sy
}
 800b548:	e000      	b.n	800b54c <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800b54a:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 800b54c:	bf00      	nop
 800b54e:	3714      	adds	r7, #20
 800b550:	46bd      	mov	sp, r7
 800b552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b556:	4770      	bx	lr
 800b558:	e000ed00 	.word	0xe000ed00

0800b55c <Wait_SDCARD_Ready>:
  * @brief  Wait SD Card ready status
  * @param  None
  * @retval None
  */
static uint8_t Wait_SDCARD_Ready(void)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b082      	sub	sp, #8
 800b560:	af00      	add	r7, sp, #0
  uint32_t loop = SD_TIMEOUT;
 800b562:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b566:	607b      	str	r3, [r7, #4]
  
  /* Wait for the Erasing process is completed */
  /* Verify that SD card is ready to use after the Erase */
  while(loop > 0)
 800b568:	e00a      	b.n	800b580 <Wait_SDCARD_Ready+0x24>
  {
    loop--;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	3b01      	subs	r3, #1
 800b56e:	607b      	str	r3, [r7, #4]
    if(HAL_SD_GetCardState(&SDHandle) == HAL_SD_CARD_TRANSFER)
 800b570:	4807      	ldr	r0, [pc, #28]	@ (800b590 <Wait_SDCARD_Ready+0x34>)
 800b572:	f7fd f81b 	bl	80085ac <HAL_SD_GetCardState>
 800b576:	4603      	mov	r3, r0
 800b578:	2b04      	cmp	r3, #4
 800b57a:	d101      	bne.n	800b580 <Wait_SDCARD_Ready+0x24>
    {
        return HAL_OK;
 800b57c:	2300      	movs	r3, #0
 800b57e:	e003      	b.n	800b588 <Wait_SDCARD_Ready+0x2c>
  while(loop > 0)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d1f1      	bne.n	800b56a <Wait_SDCARD_Ready+0xe>
    }
  }
  return HAL_ERROR;
 800b586:	2301      	movs	r3, #1
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3708      	adds	r7, #8
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}
 800b590:	20000b64 	.word	0x20000b64

0800b594 <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b084      	sub	sp, #16
 800b598:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
 800b59a:	f7f7 f81d 	bl	80025d8 <HAL_MPU_Disable>

  /* Configure the MPU as Strongly ordered for not defined regions */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800b59e:	2301      	movs	r3, #1
 800b5a0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x00;
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800b5a6:	231f      	movs	r3, #31
 800b5a8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800b5be:	2300      	movs	r3, #0
 800b5c0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800b5c2:	2387      	movs	r3, #135	@ 0x87
 800b5c4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800b5ca:	463b      	mov	r3, r7
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f7f7 f83b 	bl	8002648 <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800b5d2:	2004      	movs	r0, #4
 800b5d4:	f7f7 f818 	bl	8002608 <HAL_MPU_Enable>
}
 800b5d8:	bf00      	nop
 800b5da:	3710      	adds	r7, #16
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	bd80      	pop	{r7, pc}

0800b5e0 <HAL_SD_MspInit>:
  * @param hsd: SD handle pointer
  * @retval None
  */

void HAL_SD_MspInit(SD_HandleTypeDef *hsd)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b08c      	sub	sp, #48	@ 0x30
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable SDIO clock */
  __HAL_RCC_SDMMC1_CLK_ENABLE();
 800b5e8:	4b40      	ldr	r3, [pc, #256]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b5ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800b5ee:	4a3f      	ldr	r2, [pc, #252]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b5f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800b5f8:	4b3c      	ldr	r3, [pc, #240]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b5fa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800b5fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b602:	61bb      	str	r3, [r7, #24]
 800b604:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b606:	4b39      	ldr	r3, [pc, #228]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b60c:	4a37      	ldr	r2, [pc, #220]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b60e:	f043 0302 	orr.w	r3, r3, #2
 800b612:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b616:	4b35      	ldr	r3, [pc, #212]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b618:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b61c:	f003 0302 	and.w	r3, r3, #2
 800b620:	617b      	str	r3, [r7, #20]
 800b622:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b624:	4b31      	ldr	r3, [pc, #196]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b626:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b62a:	4a30      	ldr	r2, [pc, #192]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b62c:	f043 0304 	orr.w	r3, r3, #4
 800b630:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b634:	4b2d      	ldr	r3, [pc, #180]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b636:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b63a:	f003 0304 	and.w	r3, r3, #4
 800b63e:	613b      	str	r3, [r7, #16]
 800b640:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b642:	4b2a      	ldr	r3, [pc, #168]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b648:	4a28      	ldr	r2, [pc, #160]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b64a:	f043 0308 	orr.w	r3, r3, #8
 800b64e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b652:	4b26      	ldr	r3, [pc, #152]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b654:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b658:	f003 0308 	and.w	r3, r3, #8
 800b65c:	60fb      	str	r3, [r7, #12]
 800b65e:	68fb      	ldr	r3, [r7, #12]

  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800b660:	2302      	movs	r3, #2
 800b662:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800b664:	2300      	movs	r3, #0
 800b666:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800b668:	2303      	movs	r3, #3
 800b66a:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* D0(PC8), D1(PC9), D2(PC10), D3(PC11), CK(PC12), CMD(PD2) */
  /* Common GPIO configuration */
  gpio_init_structure.Alternate = GPIO_AF12_SDIO1;
 800b66c:	230c      	movs	r3, #12
 800b66e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 800b670:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800b674:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800b676:	f107 031c 	add.w	r3, r7, #28
 800b67a:	4619      	mov	r1, r3
 800b67c:	481c      	ldr	r0, [pc, #112]	@ (800b6f0 <HAL_SD_MspInit+0x110>)
 800b67e:	f7f7 f857 	bl	8002730 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin = GPIO_PIN_2;
 800b682:	2304      	movs	r3, #4
 800b684:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800b686:	f107 031c 	add.w	r3, r7, #28
 800b68a:	4619      	mov	r1, r3
 800b68c:	4819      	ldr	r0, [pc, #100]	@ (800b6f4 <HAL_SD_MspInit+0x114>)
 800b68e:	f7f7 f84f 	bl	8002730 <HAL_GPIO_Init>

  /* D0DIR(PC6), D123DIR(PC7) */
  gpio_init_structure.Alternate = GPIO_AF8_SDIO1;
 800b692:	2308      	movs	r3, #8
 800b694:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* GPIOC configuration */
  gpio_init_structure.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800b696:	23c0      	movs	r3, #192	@ 0xc0
 800b698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800b69a:	f107 031c 	add.w	r3, r7, #28
 800b69e:	4619      	mov	r1, r3
 800b6a0:	4813      	ldr	r0, [pc, #76]	@ (800b6f0 <HAL_SD_MspInit+0x110>)
 800b6a2:	f7f7 f845 	bl	8002730 <HAL_GPIO_Init>

  /* CKIN(PB8), CDIR(PB9) */
  gpio_init_structure.Alternate = GPIO_AF7_SDIO1;
 800b6a6:	2307      	movs	r3, #7
 800b6a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* GPIOB configuration */
  gpio_init_structure.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800b6aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800b6ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &gpio_init_structure);
 800b6b0:	f107 031c 	add.w	r3, r7, #28
 800b6b4:	4619      	mov	r1, r3
 800b6b6:	4810      	ldr	r0, [pc, #64]	@ (800b6f8 <HAL_SD_MspInit+0x118>)
 800b6b8:	f7f7 f83a 	bl	8002730 <HAL_GPIO_Init>

  __HAL_RCC_SDMMC1_FORCE_RESET();
 800b6bc:	4b0b      	ldr	r3, [pc, #44]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b6be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6c0:	4a0a      	ldr	r2, [pc, #40]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b6c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b6c6:	67d3      	str	r3, [r2, #124]	@ 0x7c
  __HAL_RCC_SDMMC1_RELEASE_RESET();
 800b6c8:	4b08      	ldr	r3, [pc, #32]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b6ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6cc:	4a07      	ldr	r2, [pc, #28]	@ (800b6ec <HAL_SD_MspInit+0x10c>)
 800b6ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b6d2:	67d3      	str	r3, [r2, #124]	@ 0x7c

  /* NVIC configuration for SDIO interrupts */
  HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	2105      	movs	r1, #5
 800b6d8:	2031      	movs	r0, #49	@ 0x31
 800b6da:	f7f6 ff48 	bl	800256e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800b6de:	2031      	movs	r0, #49	@ 0x31
 800b6e0:	f7f6 ff5f 	bl	80025a2 <HAL_NVIC_EnableIRQ>

}
 800b6e4:	bf00      	nop
 800b6e6:	3730      	adds	r7, #48	@ 0x30
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bd80      	pop	{r7, pc}
 800b6ec:	58024400 	.word	0x58024400
 800b6f0:	58020800 	.word	0x58020800
 800b6f4:	58020c00 	.word	0x58020c00
 800b6f8:	58020400 	.word	0x58020400

0800b6fc <HAL_SD_MspDeInit>:
  *          - Revert GPIO, NVIC configuration to their default state
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspDeInit(SD_HandleTypeDef *hsd)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b083      	sub	sp, #12
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
  
  /* DeInit GPIO pins can be done in the application 
  (by surcharging this __weak function) */
  
    /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_DISABLE();
 800b704:	4b12      	ldr	r3, [pc, #72]	@ (800b750 <HAL_SD_MspDeInit+0x54>)
 800b706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b70a:	4a11      	ldr	r2, [pc, #68]	@ (800b750 <HAL_SD_MspDeInit+0x54>)
 800b70c:	f023 0302 	bic.w	r3, r3, #2
 800b710:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  __HAL_RCC_GPIOC_CLK_DISABLE();
 800b714:	4b0e      	ldr	r3, [pc, #56]	@ (800b750 <HAL_SD_MspDeInit+0x54>)
 800b716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b71a:	4a0d      	ldr	r2, [pc, #52]	@ (800b750 <HAL_SD_MspDeInit+0x54>)
 800b71c:	f023 0304 	bic.w	r3, r3, #4
 800b720:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  __HAL_RCC_GPIOD_CLK_DISABLE();
 800b724:	4b0a      	ldr	r3, [pc, #40]	@ (800b750 <HAL_SD_MspDeInit+0x54>)
 800b726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b72a:	4a09      	ldr	r2, [pc, #36]	@ (800b750 <HAL_SD_MspDeInit+0x54>)
 800b72c:	f023 0308 	bic.w	r3, r3, #8
 800b730:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  
  /* Disable SDMMC1 clock */
  __HAL_RCC_SDMMC1_CLK_DISABLE();
 800b734:	4b06      	ldr	r3, [pc, #24]	@ (800b750 <HAL_SD_MspDeInit+0x54>)
 800b736:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800b73a:	4a05      	ldr	r2, [pc, #20]	@ (800b750 <HAL_SD_MspDeInit+0x54>)
 800b73c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b740:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
}
 800b744:	bf00      	nop
 800b746:	370c      	adds	r7, #12
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr
 800b750:	58024400 	.word	0x58024400

0800b754 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b0bc      	sub	sp, #240	@ 0xf0
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef RCC_PeriphClkInit;

  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 800b75c:	4b30      	ldr	r3, [pc, #192]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b75e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b762:	4a2f      	ldr	r2, [pc, #188]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b764:	f043 0302 	orr.w	r3, r3, #2
 800b768:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b76c:	4b2c      	ldr	r3, [pc, #176]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b76e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b772:	f003 0302 	and.w	r3, r3, #2
 800b776:	617b      	str	r3, [r7, #20]
 800b778:	697b      	ldr	r3, [r7, #20]
  USARTx_RX_GPIO_CLK_ENABLE();
 800b77a:	4b29      	ldr	r3, [pc, #164]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b77c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b780:	4a27      	ldr	r2, [pc, #156]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b782:	f043 0302 	orr.w	r3, r3, #2
 800b786:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b78a:	4b25      	ldr	r3, [pc, #148]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b78c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b790:	f003 0302 	and.w	r3, r3, #2
 800b794:	613b      	str	r3, [r7, #16]
 800b796:	693b      	ldr	r3, [r7, #16]

  /* Select SysClk as source of USART1 clocks */
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART16;
 800b798:	f04f 0201 	mov.w	r2, #1
 800b79c:	f04f 0300 	mov.w	r3, #0
 800b7a0:	e9c7 2306 	strd	r2, r3, [r7, #24]
  RCC_PeriphClkInit.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit);
 800b7aa:	f107 0318 	add.w	r3, r7, #24
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f7f9 f914 	bl	80049dc <HAL_RCCEx_PeriphCLKConfig>

  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 800b7b4:	4b1a      	ldr	r3, [pc, #104]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b7b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b7ba:	4a19      	ldr	r2, [pc, #100]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b7bc:	f043 0310 	orr.w	r3, r3, #16
 800b7c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b7c4:	4b16      	ldr	r3, [pc, #88]	@ (800b820 <HAL_UART_MspInit+0xcc>)
 800b7c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b7ca:	f003 0310 	and.w	r3, r3, #16
 800b7ce:	60fb      	str	r3, [r7, #12]
 800b7d0:	68fb      	ldr	r3, [r7, #12]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 800b7d2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b7d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800b7da:	2302      	movs	r3, #2
 800b7dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800b7e6:	2303      	movs	r3, #3
 800b7e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 800b7ec:	2304      	movs	r3, #4
 800b7ee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 800b7f2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800b7f6:	4619      	mov	r1, r3
 800b7f8:	480a      	ldr	r0, [pc, #40]	@ (800b824 <HAL_UART_MspInit+0xd0>)
 800b7fa:	f7f6 ff99 	bl	8002730 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 800b7fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b802:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 800b806:	2304      	movs	r3, #4
 800b808:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 800b80c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800b810:	4619      	mov	r1, r3
 800b812:	4804      	ldr	r0, [pc, #16]	@ (800b824 <HAL_UART_MspInit+0xd0>)
 800b814:	f7f6 ff8c 	bl	8002730 <HAL_GPIO_Init>
}
 800b818:	bf00      	nop
 800b81a:	37f0      	adds	r7, #240	@ 0xf0
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	58024400 	.word	0x58024400
 800b824:	58020400 	.word	0x58020400

0800b828 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800b828:	b480      	push	{r7}
 800b82a:	af00      	add	r7, sp, #0
}
 800b82c:	bf00      	nop
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr

0800b836 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800b836:	b480      	push	{r7}
 800b838:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800b83a:	bf00      	nop
 800b83c:	e7fd      	b.n	800b83a <HardFault_Handler+0x4>

0800b83e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800b83e:	b480      	push	{r7}
 800b840:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800b842:	bf00      	nop
 800b844:	e7fd      	b.n	800b842 <MemManage_Handler+0x4>

0800b846 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800b846:	b480      	push	{r7}
 800b848:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800b84a:	bf00      	nop
 800b84c:	e7fd      	b.n	800b84a <BusFault_Handler+0x4>

0800b84e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800b84e:	b480      	push	{r7}
 800b850:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800b852:	bf00      	nop
 800b854:	e7fd      	b.n	800b852 <UsageFault_Handler+0x4>

0800b856 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800b856:	b480      	push	{r7}
 800b858:	af00      	add	r7, sp, #0
}
 800b85a:	bf00      	nop
 800b85c:	46bd      	mov	sp, r7
 800b85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b862:	4770      	bx	lr

0800b864 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800b864:	b480      	push	{r7}
 800b866:	af00      	add	r7, sp, #0
}
 800b868:	bf00      	nop
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr

0800b872 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800b872:	b480      	push	{r7}
 800b874:	af00      	add	r7, sp, #0
}
 800b876:	bf00      	nop
 800b878:	46bd      	mov	sp, r7
 800b87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87e:	4770      	bx	lr

0800b880 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800b884:	f7f6 fd38 	bl	80022f8 <HAL_IncTick>

}
 800b888:	bf00      	nop
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <SDMMC1_IRQHandler>:
  * @brief  This function handles SD interrupt request.
  * @param  None
  * @retval None
  */
void SDMMC1_IRQHandler(void)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	af00      	add	r7, sp, #0
  HAL_SD_IRQHandler(&SDHandle);
 800b890:	4802      	ldr	r0, [pc, #8]	@ (800b89c <SDMMC1_IRQHandler+0x10>)
 800b892:	f7fc f907 	bl	8007aa4 <HAL_SD_IRQHandler>
}
 800b896:	bf00      	nop
 800b898:	bd80      	pop	{r7, pc}
 800b89a:	bf00      	nop
 800b89c:	20000b64 	.word	0x20000b64

0800b8a0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b086      	sub	sp, #24
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	60b9      	str	r1, [r7, #8]
 800b8aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	617b      	str	r3, [r7, #20]
 800b8b0:	e00a      	b.n	800b8c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800b8b2:	f3af 8000 	nop.w
 800b8b6:	4601      	mov	r1, r0
 800b8b8:	68bb      	ldr	r3, [r7, #8]
 800b8ba:	1c5a      	adds	r2, r3, #1
 800b8bc:	60ba      	str	r2, [r7, #8]
 800b8be:	b2ca      	uxtb	r2, r1
 800b8c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	3301      	adds	r3, #1
 800b8c6:	617b      	str	r3, [r7, #20]
 800b8c8:	697a      	ldr	r2, [r7, #20]
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	dbf0      	blt.n	800b8b2 <_read+0x12>
  }

  return len;
 800b8d0:	687b      	ldr	r3, [r7, #4]
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	3718      	adds	r7, #24
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}

0800b8da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b086      	sub	sp, #24
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	60f8      	str	r0, [r7, #12]
 800b8e2:	60b9      	str	r1, [r7, #8]
 800b8e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	617b      	str	r3, [r7, #20]
 800b8ea:	e009      	b.n	800b900 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	1c5a      	adds	r2, r3, #1
 800b8f0:	60ba      	str	r2, [r7, #8]
 800b8f2:	781b      	ldrb	r3, [r3, #0]
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f7ff fd77 	bl	800b3e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	3301      	adds	r3, #1
 800b8fe:	617b      	str	r3, [r7, #20]
 800b900:	697a      	ldr	r2, [r7, #20]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	429a      	cmp	r2, r3
 800b906:	dbf1      	blt.n	800b8ec <_write+0x12>
  }
  return len;
 800b908:	687b      	ldr	r3, [r7, #4]
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3718      	adds	r7, #24
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}

0800b912 <_close>:

int _close(int file)
{
 800b912:	b480      	push	{r7}
 800b914:	b083      	sub	sp, #12
 800b916:	af00      	add	r7, sp, #0
 800b918:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800b91a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b91e:	4618      	mov	r0, r3
 800b920:	370c      	adds	r7, #12
 800b922:	46bd      	mov	sp, r7
 800b924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b928:	4770      	bx	lr

0800b92a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b92a:	b480      	push	{r7}
 800b92c:	b083      	sub	sp, #12
 800b92e:	af00      	add	r7, sp, #0
 800b930:	6078      	str	r0, [r7, #4]
 800b932:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800b93a:	605a      	str	r2, [r3, #4]
  return 0;
 800b93c:	2300      	movs	r3, #0
}
 800b93e:	4618      	mov	r0, r3
 800b940:	370c      	adds	r7, #12
 800b942:	46bd      	mov	sp, r7
 800b944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b948:	4770      	bx	lr

0800b94a <_isatty>:

int _isatty(int file)
{
 800b94a:	b480      	push	{r7}
 800b94c:	b083      	sub	sp, #12
 800b94e:	af00      	add	r7, sp, #0
 800b950:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800b952:	2301      	movs	r3, #1
}
 800b954:	4618      	mov	r0, r3
 800b956:	370c      	adds	r7, #12
 800b958:	46bd      	mov	sp, r7
 800b95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95e:	4770      	bx	lr

0800b960 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b960:	b480      	push	{r7}
 800b962:	b085      	sub	sp, #20
 800b964:	af00      	add	r7, sp, #0
 800b966:	60f8      	str	r0, [r7, #12]
 800b968:	60b9      	str	r1, [r7, #8]
 800b96a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800b96c:	2300      	movs	r3, #0
}
 800b96e:	4618      	mov	r0, r3
 800b970:	3714      	adds	r7, #20
 800b972:	46bd      	mov	sp, r7
 800b974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b978:	4770      	bx	lr
	...

0800b97c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b086      	sub	sp, #24
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b984:	4a14      	ldr	r2, [pc, #80]	@ (800b9d8 <_sbrk+0x5c>)
 800b986:	4b15      	ldr	r3, [pc, #84]	@ (800b9dc <_sbrk+0x60>)
 800b988:	1ad3      	subs	r3, r2, r3
 800b98a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b990:	4b13      	ldr	r3, [pc, #76]	@ (800b9e0 <_sbrk+0x64>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d102      	bne.n	800b99e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b998:	4b11      	ldr	r3, [pc, #68]	@ (800b9e0 <_sbrk+0x64>)
 800b99a:	4a12      	ldr	r2, [pc, #72]	@ (800b9e4 <_sbrk+0x68>)
 800b99c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b99e:	4b10      	ldr	r3, [pc, #64]	@ (800b9e0 <_sbrk+0x64>)
 800b9a0:	681a      	ldr	r2, [r3, #0]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	4413      	add	r3, r2
 800b9a6:	693a      	ldr	r2, [r7, #16]
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	d207      	bcs.n	800b9bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b9ac:	f000 fa74 	bl	800be98 <__errno>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	220c      	movs	r2, #12
 800b9b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b9b6:	f04f 33ff 	mov.w	r3, #4294967295
 800b9ba:	e009      	b.n	800b9d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b9bc:	4b08      	ldr	r3, [pc, #32]	@ (800b9e0 <_sbrk+0x64>)
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b9c2:	4b07      	ldr	r3, [pc, #28]	@ (800b9e0 <_sbrk+0x64>)
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	4413      	add	r3, r2
 800b9ca:	4a05      	ldr	r2, [pc, #20]	@ (800b9e0 <_sbrk+0x64>)
 800b9cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	3718      	adds	r7, #24
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}
 800b9d8:	20020000 	.word	0x20020000
 800b9dc:	00000400 	.word	0x00000400
 800b9e0:	20000c8c 	.word	0x20000c8c
 800b9e4:	20000de0 	.word	0x20000de0

0800b9e8 <std>:
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	b510      	push	{r4, lr}
 800b9ec:	4604      	mov	r4, r0
 800b9ee:	e9c0 3300 	strd	r3, r3, [r0]
 800b9f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9f6:	6083      	str	r3, [r0, #8]
 800b9f8:	8181      	strh	r1, [r0, #12]
 800b9fa:	6643      	str	r3, [r0, #100]	@ 0x64
 800b9fc:	81c2      	strh	r2, [r0, #14]
 800b9fe:	6183      	str	r3, [r0, #24]
 800ba00:	4619      	mov	r1, r3
 800ba02:	2208      	movs	r2, #8
 800ba04:	305c      	adds	r0, #92	@ 0x5c
 800ba06:	f000 f9f9 	bl	800bdfc <memset>
 800ba0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ba40 <std+0x58>)
 800ba0c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ba0e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba44 <std+0x5c>)
 800ba10:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ba12:	4b0d      	ldr	r3, [pc, #52]	@ (800ba48 <std+0x60>)
 800ba14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ba16:	4b0d      	ldr	r3, [pc, #52]	@ (800ba4c <std+0x64>)
 800ba18:	6323      	str	r3, [r4, #48]	@ 0x30
 800ba1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ba50 <std+0x68>)
 800ba1c:	6224      	str	r4, [r4, #32]
 800ba1e:	429c      	cmp	r4, r3
 800ba20:	d006      	beq.n	800ba30 <std+0x48>
 800ba22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ba26:	4294      	cmp	r4, r2
 800ba28:	d002      	beq.n	800ba30 <std+0x48>
 800ba2a:	33d0      	adds	r3, #208	@ 0xd0
 800ba2c:	429c      	cmp	r4, r3
 800ba2e:	d105      	bne.n	800ba3c <std+0x54>
 800ba30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ba34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba38:	f000 ba58 	b.w	800beec <__retarget_lock_init_recursive>
 800ba3c:	bd10      	pop	{r4, pc}
 800ba3e:	bf00      	nop
 800ba40:	0800bc4d 	.word	0x0800bc4d
 800ba44:	0800bc6f 	.word	0x0800bc6f
 800ba48:	0800bca7 	.word	0x0800bca7
 800ba4c:	0800bccb 	.word	0x0800bccb
 800ba50:	20000c90 	.word	0x20000c90

0800ba54 <stdio_exit_handler>:
 800ba54:	4a02      	ldr	r2, [pc, #8]	@ (800ba60 <stdio_exit_handler+0xc>)
 800ba56:	4903      	ldr	r1, [pc, #12]	@ (800ba64 <stdio_exit_handler+0x10>)
 800ba58:	4803      	ldr	r0, [pc, #12]	@ (800ba68 <stdio_exit_handler+0x14>)
 800ba5a:	f000 b869 	b.w	800bb30 <_fwalk_sglue>
 800ba5e:	bf00      	nop
 800ba60:	2000004c 	.word	0x2000004c
 800ba64:	0800c789 	.word	0x0800c789
 800ba68:	2000005c 	.word	0x2000005c

0800ba6c <cleanup_stdio>:
 800ba6c:	6841      	ldr	r1, [r0, #4]
 800ba6e:	4b0c      	ldr	r3, [pc, #48]	@ (800baa0 <cleanup_stdio+0x34>)
 800ba70:	4299      	cmp	r1, r3
 800ba72:	b510      	push	{r4, lr}
 800ba74:	4604      	mov	r4, r0
 800ba76:	d001      	beq.n	800ba7c <cleanup_stdio+0x10>
 800ba78:	f000 fe86 	bl	800c788 <_fflush_r>
 800ba7c:	68a1      	ldr	r1, [r4, #8]
 800ba7e:	4b09      	ldr	r3, [pc, #36]	@ (800baa4 <cleanup_stdio+0x38>)
 800ba80:	4299      	cmp	r1, r3
 800ba82:	d002      	beq.n	800ba8a <cleanup_stdio+0x1e>
 800ba84:	4620      	mov	r0, r4
 800ba86:	f000 fe7f 	bl	800c788 <_fflush_r>
 800ba8a:	68e1      	ldr	r1, [r4, #12]
 800ba8c:	4b06      	ldr	r3, [pc, #24]	@ (800baa8 <cleanup_stdio+0x3c>)
 800ba8e:	4299      	cmp	r1, r3
 800ba90:	d004      	beq.n	800ba9c <cleanup_stdio+0x30>
 800ba92:	4620      	mov	r0, r4
 800ba94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba98:	f000 be76 	b.w	800c788 <_fflush_r>
 800ba9c:	bd10      	pop	{r4, pc}
 800ba9e:	bf00      	nop
 800baa0:	20000c90 	.word	0x20000c90
 800baa4:	20000cf8 	.word	0x20000cf8
 800baa8:	20000d60 	.word	0x20000d60

0800baac <global_stdio_init.part.0>:
 800baac:	b510      	push	{r4, lr}
 800baae:	4b0b      	ldr	r3, [pc, #44]	@ (800badc <global_stdio_init.part.0+0x30>)
 800bab0:	4c0b      	ldr	r4, [pc, #44]	@ (800bae0 <global_stdio_init.part.0+0x34>)
 800bab2:	4a0c      	ldr	r2, [pc, #48]	@ (800bae4 <global_stdio_init.part.0+0x38>)
 800bab4:	601a      	str	r2, [r3, #0]
 800bab6:	4620      	mov	r0, r4
 800bab8:	2200      	movs	r2, #0
 800baba:	2104      	movs	r1, #4
 800babc:	f7ff ff94 	bl	800b9e8 <std>
 800bac0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bac4:	2201      	movs	r2, #1
 800bac6:	2109      	movs	r1, #9
 800bac8:	f7ff ff8e 	bl	800b9e8 <std>
 800bacc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bad0:	2202      	movs	r2, #2
 800bad2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bad6:	2112      	movs	r1, #18
 800bad8:	f7ff bf86 	b.w	800b9e8 <std>
 800badc:	20000dc8 	.word	0x20000dc8
 800bae0:	20000c90 	.word	0x20000c90
 800bae4:	0800ba55 	.word	0x0800ba55

0800bae8 <__sfp_lock_acquire>:
 800bae8:	4801      	ldr	r0, [pc, #4]	@ (800baf0 <__sfp_lock_acquire+0x8>)
 800baea:	f000 ba00 	b.w	800beee <__retarget_lock_acquire_recursive>
 800baee:	bf00      	nop
 800baf0:	20000dd1 	.word	0x20000dd1

0800baf4 <__sfp_lock_release>:
 800baf4:	4801      	ldr	r0, [pc, #4]	@ (800bafc <__sfp_lock_release+0x8>)
 800baf6:	f000 b9fb 	b.w	800bef0 <__retarget_lock_release_recursive>
 800bafa:	bf00      	nop
 800bafc:	20000dd1 	.word	0x20000dd1

0800bb00 <__sinit>:
 800bb00:	b510      	push	{r4, lr}
 800bb02:	4604      	mov	r4, r0
 800bb04:	f7ff fff0 	bl	800bae8 <__sfp_lock_acquire>
 800bb08:	6a23      	ldr	r3, [r4, #32]
 800bb0a:	b11b      	cbz	r3, 800bb14 <__sinit+0x14>
 800bb0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb10:	f7ff bff0 	b.w	800baf4 <__sfp_lock_release>
 800bb14:	4b04      	ldr	r3, [pc, #16]	@ (800bb28 <__sinit+0x28>)
 800bb16:	6223      	str	r3, [r4, #32]
 800bb18:	4b04      	ldr	r3, [pc, #16]	@ (800bb2c <__sinit+0x2c>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d1f5      	bne.n	800bb0c <__sinit+0xc>
 800bb20:	f7ff ffc4 	bl	800baac <global_stdio_init.part.0>
 800bb24:	e7f2      	b.n	800bb0c <__sinit+0xc>
 800bb26:	bf00      	nop
 800bb28:	0800ba6d 	.word	0x0800ba6d
 800bb2c:	20000dc8 	.word	0x20000dc8

0800bb30 <_fwalk_sglue>:
 800bb30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb34:	4607      	mov	r7, r0
 800bb36:	4688      	mov	r8, r1
 800bb38:	4614      	mov	r4, r2
 800bb3a:	2600      	movs	r6, #0
 800bb3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb40:	f1b9 0901 	subs.w	r9, r9, #1
 800bb44:	d505      	bpl.n	800bb52 <_fwalk_sglue+0x22>
 800bb46:	6824      	ldr	r4, [r4, #0]
 800bb48:	2c00      	cmp	r4, #0
 800bb4a:	d1f7      	bne.n	800bb3c <_fwalk_sglue+0xc>
 800bb4c:	4630      	mov	r0, r6
 800bb4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb52:	89ab      	ldrh	r3, [r5, #12]
 800bb54:	2b01      	cmp	r3, #1
 800bb56:	d907      	bls.n	800bb68 <_fwalk_sglue+0x38>
 800bb58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	d003      	beq.n	800bb68 <_fwalk_sglue+0x38>
 800bb60:	4629      	mov	r1, r5
 800bb62:	4638      	mov	r0, r7
 800bb64:	47c0      	blx	r8
 800bb66:	4306      	orrs	r6, r0
 800bb68:	3568      	adds	r5, #104	@ 0x68
 800bb6a:	e7e9      	b.n	800bb40 <_fwalk_sglue+0x10>

0800bb6c <iprintf>:
 800bb6c:	b40f      	push	{r0, r1, r2, r3}
 800bb6e:	b507      	push	{r0, r1, r2, lr}
 800bb70:	4906      	ldr	r1, [pc, #24]	@ (800bb8c <iprintf+0x20>)
 800bb72:	ab04      	add	r3, sp, #16
 800bb74:	6808      	ldr	r0, [r1, #0]
 800bb76:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb7a:	6881      	ldr	r1, [r0, #8]
 800bb7c:	9301      	str	r3, [sp, #4]
 800bb7e:	f000 fadb 	bl	800c138 <_vfiprintf_r>
 800bb82:	b003      	add	sp, #12
 800bb84:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb88:	b004      	add	sp, #16
 800bb8a:	4770      	bx	lr
 800bb8c:	20000058 	.word	0x20000058

0800bb90 <_puts_r>:
 800bb90:	6a03      	ldr	r3, [r0, #32]
 800bb92:	b570      	push	{r4, r5, r6, lr}
 800bb94:	6884      	ldr	r4, [r0, #8]
 800bb96:	4605      	mov	r5, r0
 800bb98:	460e      	mov	r6, r1
 800bb9a:	b90b      	cbnz	r3, 800bba0 <_puts_r+0x10>
 800bb9c:	f7ff ffb0 	bl	800bb00 <__sinit>
 800bba0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bba2:	07db      	lsls	r3, r3, #31
 800bba4:	d405      	bmi.n	800bbb2 <_puts_r+0x22>
 800bba6:	89a3      	ldrh	r3, [r4, #12]
 800bba8:	0598      	lsls	r0, r3, #22
 800bbaa:	d402      	bmi.n	800bbb2 <_puts_r+0x22>
 800bbac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbae:	f000 f99e 	bl	800beee <__retarget_lock_acquire_recursive>
 800bbb2:	89a3      	ldrh	r3, [r4, #12]
 800bbb4:	0719      	lsls	r1, r3, #28
 800bbb6:	d502      	bpl.n	800bbbe <_puts_r+0x2e>
 800bbb8:	6923      	ldr	r3, [r4, #16]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d135      	bne.n	800bc2a <_puts_r+0x9a>
 800bbbe:	4621      	mov	r1, r4
 800bbc0:	4628      	mov	r0, r5
 800bbc2:	f000 f8c5 	bl	800bd50 <__swsetup_r>
 800bbc6:	b380      	cbz	r0, 800bc2a <_puts_r+0x9a>
 800bbc8:	f04f 35ff 	mov.w	r5, #4294967295
 800bbcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bbce:	07da      	lsls	r2, r3, #31
 800bbd0:	d405      	bmi.n	800bbde <_puts_r+0x4e>
 800bbd2:	89a3      	ldrh	r3, [r4, #12]
 800bbd4:	059b      	lsls	r3, r3, #22
 800bbd6:	d402      	bmi.n	800bbde <_puts_r+0x4e>
 800bbd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbda:	f000 f989 	bl	800bef0 <__retarget_lock_release_recursive>
 800bbde:	4628      	mov	r0, r5
 800bbe0:	bd70      	pop	{r4, r5, r6, pc}
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	da04      	bge.n	800bbf0 <_puts_r+0x60>
 800bbe6:	69a2      	ldr	r2, [r4, #24]
 800bbe8:	429a      	cmp	r2, r3
 800bbea:	dc17      	bgt.n	800bc1c <_puts_r+0x8c>
 800bbec:	290a      	cmp	r1, #10
 800bbee:	d015      	beq.n	800bc1c <_puts_r+0x8c>
 800bbf0:	6823      	ldr	r3, [r4, #0]
 800bbf2:	1c5a      	adds	r2, r3, #1
 800bbf4:	6022      	str	r2, [r4, #0]
 800bbf6:	7019      	strb	r1, [r3, #0]
 800bbf8:	68a3      	ldr	r3, [r4, #8]
 800bbfa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bbfe:	3b01      	subs	r3, #1
 800bc00:	60a3      	str	r3, [r4, #8]
 800bc02:	2900      	cmp	r1, #0
 800bc04:	d1ed      	bne.n	800bbe2 <_puts_r+0x52>
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	da11      	bge.n	800bc2e <_puts_r+0x9e>
 800bc0a:	4622      	mov	r2, r4
 800bc0c:	210a      	movs	r1, #10
 800bc0e:	4628      	mov	r0, r5
 800bc10:	f000 f85f 	bl	800bcd2 <__swbuf_r>
 800bc14:	3001      	adds	r0, #1
 800bc16:	d0d7      	beq.n	800bbc8 <_puts_r+0x38>
 800bc18:	250a      	movs	r5, #10
 800bc1a:	e7d7      	b.n	800bbcc <_puts_r+0x3c>
 800bc1c:	4622      	mov	r2, r4
 800bc1e:	4628      	mov	r0, r5
 800bc20:	f000 f857 	bl	800bcd2 <__swbuf_r>
 800bc24:	3001      	adds	r0, #1
 800bc26:	d1e7      	bne.n	800bbf8 <_puts_r+0x68>
 800bc28:	e7ce      	b.n	800bbc8 <_puts_r+0x38>
 800bc2a:	3e01      	subs	r6, #1
 800bc2c:	e7e4      	b.n	800bbf8 <_puts_r+0x68>
 800bc2e:	6823      	ldr	r3, [r4, #0]
 800bc30:	1c5a      	adds	r2, r3, #1
 800bc32:	6022      	str	r2, [r4, #0]
 800bc34:	220a      	movs	r2, #10
 800bc36:	701a      	strb	r2, [r3, #0]
 800bc38:	e7ee      	b.n	800bc18 <_puts_r+0x88>
	...

0800bc3c <puts>:
 800bc3c:	4b02      	ldr	r3, [pc, #8]	@ (800bc48 <puts+0xc>)
 800bc3e:	4601      	mov	r1, r0
 800bc40:	6818      	ldr	r0, [r3, #0]
 800bc42:	f7ff bfa5 	b.w	800bb90 <_puts_r>
 800bc46:	bf00      	nop
 800bc48:	20000058 	.word	0x20000058

0800bc4c <__sread>:
 800bc4c:	b510      	push	{r4, lr}
 800bc4e:	460c      	mov	r4, r1
 800bc50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc54:	f000 f8fc 	bl	800be50 <_read_r>
 800bc58:	2800      	cmp	r0, #0
 800bc5a:	bfab      	itete	ge
 800bc5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bc5e:	89a3      	ldrhlt	r3, [r4, #12]
 800bc60:	181b      	addge	r3, r3, r0
 800bc62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bc66:	bfac      	ite	ge
 800bc68:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bc6a:	81a3      	strhlt	r3, [r4, #12]
 800bc6c:	bd10      	pop	{r4, pc}

0800bc6e <__swrite>:
 800bc6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc72:	461f      	mov	r7, r3
 800bc74:	898b      	ldrh	r3, [r1, #12]
 800bc76:	05db      	lsls	r3, r3, #23
 800bc78:	4605      	mov	r5, r0
 800bc7a:	460c      	mov	r4, r1
 800bc7c:	4616      	mov	r6, r2
 800bc7e:	d505      	bpl.n	800bc8c <__swrite+0x1e>
 800bc80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc84:	2302      	movs	r3, #2
 800bc86:	2200      	movs	r2, #0
 800bc88:	f000 f8d0 	bl	800be2c <_lseek_r>
 800bc8c:	89a3      	ldrh	r3, [r4, #12]
 800bc8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc96:	81a3      	strh	r3, [r4, #12]
 800bc98:	4632      	mov	r2, r6
 800bc9a:	463b      	mov	r3, r7
 800bc9c:	4628      	mov	r0, r5
 800bc9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bca2:	f000 b8e7 	b.w	800be74 <_write_r>

0800bca6 <__sseek>:
 800bca6:	b510      	push	{r4, lr}
 800bca8:	460c      	mov	r4, r1
 800bcaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcae:	f000 f8bd 	bl	800be2c <_lseek_r>
 800bcb2:	1c43      	adds	r3, r0, #1
 800bcb4:	89a3      	ldrh	r3, [r4, #12]
 800bcb6:	bf15      	itete	ne
 800bcb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bcba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bcbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bcc2:	81a3      	strheq	r3, [r4, #12]
 800bcc4:	bf18      	it	ne
 800bcc6:	81a3      	strhne	r3, [r4, #12]
 800bcc8:	bd10      	pop	{r4, pc}

0800bcca <__sclose>:
 800bcca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcce:	f000 b89d 	b.w	800be0c <_close_r>

0800bcd2 <__swbuf_r>:
 800bcd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcd4:	460e      	mov	r6, r1
 800bcd6:	4614      	mov	r4, r2
 800bcd8:	4605      	mov	r5, r0
 800bcda:	b118      	cbz	r0, 800bce4 <__swbuf_r+0x12>
 800bcdc:	6a03      	ldr	r3, [r0, #32]
 800bcde:	b90b      	cbnz	r3, 800bce4 <__swbuf_r+0x12>
 800bce0:	f7ff ff0e 	bl	800bb00 <__sinit>
 800bce4:	69a3      	ldr	r3, [r4, #24]
 800bce6:	60a3      	str	r3, [r4, #8]
 800bce8:	89a3      	ldrh	r3, [r4, #12]
 800bcea:	071a      	lsls	r2, r3, #28
 800bcec:	d501      	bpl.n	800bcf2 <__swbuf_r+0x20>
 800bcee:	6923      	ldr	r3, [r4, #16]
 800bcf0:	b943      	cbnz	r3, 800bd04 <__swbuf_r+0x32>
 800bcf2:	4621      	mov	r1, r4
 800bcf4:	4628      	mov	r0, r5
 800bcf6:	f000 f82b 	bl	800bd50 <__swsetup_r>
 800bcfa:	b118      	cbz	r0, 800bd04 <__swbuf_r+0x32>
 800bcfc:	f04f 37ff 	mov.w	r7, #4294967295
 800bd00:	4638      	mov	r0, r7
 800bd02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd04:	6823      	ldr	r3, [r4, #0]
 800bd06:	6922      	ldr	r2, [r4, #16]
 800bd08:	1a98      	subs	r0, r3, r2
 800bd0a:	6963      	ldr	r3, [r4, #20]
 800bd0c:	b2f6      	uxtb	r6, r6
 800bd0e:	4283      	cmp	r3, r0
 800bd10:	4637      	mov	r7, r6
 800bd12:	dc05      	bgt.n	800bd20 <__swbuf_r+0x4e>
 800bd14:	4621      	mov	r1, r4
 800bd16:	4628      	mov	r0, r5
 800bd18:	f000 fd36 	bl	800c788 <_fflush_r>
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	d1ed      	bne.n	800bcfc <__swbuf_r+0x2a>
 800bd20:	68a3      	ldr	r3, [r4, #8]
 800bd22:	3b01      	subs	r3, #1
 800bd24:	60a3      	str	r3, [r4, #8]
 800bd26:	6823      	ldr	r3, [r4, #0]
 800bd28:	1c5a      	adds	r2, r3, #1
 800bd2a:	6022      	str	r2, [r4, #0]
 800bd2c:	701e      	strb	r6, [r3, #0]
 800bd2e:	6962      	ldr	r2, [r4, #20]
 800bd30:	1c43      	adds	r3, r0, #1
 800bd32:	429a      	cmp	r2, r3
 800bd34:	d004      	beq.n	800bd40 <__swbuf_r+0x6e>
 800bd36:	89a3      	ldrh	r3, [r4, #12]
 800bd38:	07db      	lsls	r3, r3, #31
 800bd3a:	d5e1      	bpl.n	800bd00 <__swbuf_r+0x2e>
 800bd3c:	2e0a      	cmp	r6, #10
 800bd3e:	d1df      	bne.n	800bd00 <__swbuf_r+0x2e>
 800bd40:	4621      	mov	r1, r4
 800bd42:	4628      	mov	r0, r5
 800bd44:	f000 fd20 	bl	800c788 <_fflush_r>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	d0d9      	beq.n	800bd00 <__swbuf_r+0x2e>
 800bd4c:	e7d6      	b.n	800bcfc <__swbuf_r+0x2a>
	...

0800bd50 <__swsetup_r>:
 800bd50:	b538      	push	{r3, r4, r5, lr}
 800bd52:	4b29      	ldr	r3, [pc, #164]	@ (800bdf8 <__swsetup_r+0xa8>)
 800bd54:	4605      	mov	r5, r0
 800bd56:	6818      	ldr	r0, [r3, #0]
 800bd58:	460c      	mov	r4, r1
 800bd5a:	b118      	cbz	r0, 800bd64 <__swsetup_r+0x14>
 800bd5c:	6a03      	ldr	r3, [r0, #32]
 800bd5e:	b90b      	cbnz	r3, 800bd64 <__swsetup_r+0x14>
 800bd60:	f7ff fece 	bl	800bb00 <__sinit>
 800bd64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd68:	0719      	lsls	r1, r3, #28
 800bd6a:	d422      	bmi.n	800bdb2 <__swsetup_r+0x62>
 800bd6c:	06da      	lsls	r2, r3, #27
 800bd6e:	d407      	bmi.n	800bd80 <__swsetup_r+0x30>
 800bd70:	2209      	movs	r2, #9
 800bd72:	602a      	str	r2, [r5, #0]
 800bd74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd78:	81a3      	strh	r3, [r4, #12]
 800bd7a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd7e:	e033      	b.n	800bde8 <__swsetup_r+0x98>
 800bd80:	0758      	lsls	r0, r3, #29
 800bd82:	d512      	bpl.n	800bdaa <__swsetup_r+0x5a>
 800bd84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd86:	b141      	cbz	r1, 800bd9a <__swsetup_r+0x4a>
 800bd88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd8c:	4299      	cmp	r1, r3
 800bd8e:	d002      	beq.n	800bd96 <__swsetup_r+0x46>
 800bd90:	4628      	mov	r0, r5
 800bd92:	f000 f8af 	bl	800bef4 <_free_r>
 800bd96:	2300      	movs	r3, #0
 800bd98:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd9a:	89a3      	ldrh	r3, [r4, #12]
 800bd9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bda0:	81a3      	strh	r3, [r4, #12]
 800bda2:	2300      	movs	r3, #0
 800bda4:	6063      	str	r3, [r4, #4]
 800bda6:	6923      	ldr	r3, [r4, #16]
 800bda8:	6023      	str	r3, [r4, #0]
 800bdaa:	89a3      	ldrh	r3, [r4, #12]
 800bdac:	f043 0308 	orr.w	r3, r3, #8
 800bdb0:	81a3      	strh	r3, [r4, #12]
 800bdb2:	6923      	ldr	r3, [r4, #16]
 800bdb4:	b94b      	cbnz	r3, 800bdca <__swsetup_r+0x7a>
 800bdb6:	89a3      	ldrh	r3, [r4, #12]
 800bdb8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bdbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdc0:	d003      	beq.n	800bdca <__swsetup_r+0x7a>
 800bdc2:	4621      	mov	r1, r4
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	f000 fd2d 	bl	800c824 <__smakebuf_r>
 800bdca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdce:	f013 0201 	ands.w	r2, r3, #1
 800bdd2:	d00a      	beq.n	800bdea <__swsetup_r+0x9a>
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	60a2      	str	r2, [r4, #8]
 800bdd8:	6962      	ldr	r2, [r4, #20]
 800bdda:	4252      	negs	r2, r2
 800bddc:	61a2      	str	r2, [r4, #24]
 800bdde:	6922      	ldr	r2, [r4, #16]
 800bde0:	b942      	cbnz	r2, 800bdf4 <__swsetup_r+0xa4>
 800bde2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bde6:	d1c5      	bne.n	800bd74 <__swsetup_r+0x24>
 800bde8:	bd38      	pop	{r3, r4, r5, pc}
 800bdea:	0799      	lsls	r1, r3, #30
 800bdec:	bf58      	it	pl
 800bdee:	6962      	ldrpl	r2, [r4, #20]
 800bdf0:	60a2      	str	r2, [r4, #8]
 800bdf2:	e7f4      	b.n	800bdde <__swsetup_r+0x8e>
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	e7f7      	b.n	800bde8 <__swsetup_r+0x98>
 800bdf8:	20000058 	.word	0x20000058

0800bdfc <memset>:
 800bdfc:	4402      	add	r2, r0
 800bdfe:	4603      	mov	r3, r0
 800be00:	4293      	cmp	r3, r2
 800be02:	d100      	bne.n	800be06 <memset+0xa>
 800be04:	4770      	bx	lr
 800be06:	f803 1b01 	strb.w	r1, [r3], #1
 800be0a:	e7f9      	b.n	800be00 <memset+0x4>

0800be0c <_close_r>:
 800be0c:	b538      	push	{r3, r4, r5, lr}
 800be0e:	4d06      	ldr	r5, [pc, #24]	@ (800be28 <_close_r+0x1c>)
 800be10:	2300      	movs	r3, #0
 800be12:	4604      	mov	r4, r0
 800be14:	4608      	mov	r0, r1
 800be16:	602b      	str	r3, [r5, #0]
 800be18:	f7ff fd7b 	bl	800b912 <_close>
 800be1c:	1c43      	adds	r3, r0, #1
 800be1e:	d102      	bne.n	800be26 <_close_r+0x1a>
 800be20:	682b      	ldr	r3, [r5, #0]
 800be22:	b103      	cbz	r3, 800be26 <_close_r+0x1a>
 800be24:	6023      	str	r3, [r4, #0]
 800be26:	bd38      	pop	{r3, r4, r5, pc}
 800be28:	20000dcc 	.word	0x20000dcc

0800be2c <_lseek_r>:
 800be2c:	b538      	push	{r3, r4, r5, lr}
 800be2e:	4d07      	ldr	r5, [pc, #28]	@ (800be4c <_lseek_r+0x20>)
 800be30:	4604      	mov	r4, r0
 800be32:	4608      	mov	r0, r1
 800be34:	4611      	mov	r1, r2
 800be36:	2200      	movs	r2, #0
 800be38:	602a      	str	r2, [r5, #0]
 800be3a:	461a      	mov	r2, r3
 800be3c:	f7ff fd90 	bl	800b960 <_lseek>
 800be40:	1c43      	adds	r3, r0, #1
 800be42:	d102      	bne.n	800be4a <_lseek_r+0x1e>
 800be44:	682b      	ldr	r3, [r5, #0]
 800be46:	b103      	cbz	r3, 800be4a <_lseek_r+0x1e>
 800be48:	6023      	str	r3, [r4, #0]
 800be4a:	bd38      	pop	{r3, r4, r5, pc}
 800be4c:	20000dcc 	.word	0x20000dcc

0800be50 <_read_r>:
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	4d07      	ldr	r5, [pc, #28]	@ (800be70 <_read_r+0x20>)
 800be54:	4604      	mov	r4, r0
 800be56:	4608      	mov	r0, r1
 800be58:	4611      	mov	r1, r2
 800be5a:	2200      	movs	r2, #0
 800be5c:	602a      	str	r2, [r5, #0]
 800be5e:	461a      	mov	r2, r3
 800be60:	f7ff fd1e 	bl	800b8a0 <_read>
 800be64:	1c43      	adds	r3, r0, #1
 800be66:	d102      	bne.n	800be6e <_read_r+0x1e>
 800be68:	682b      	ldr	r3, [r5, #0]
 800be6a:	b103      	cbz	r3, 800be6e <_read_r+0x1e>
 800be6c:	6023      	str	r3, [r4, #0]
 800be6e:	bd38      	pop	{r3, r4, r5, pc}
 800be70:	20000dcc 	.word	0x20000dcc

0800be74 <_write_r>:
 800be74:	b538      	push	{r3, r4, r5, lr}
 800be76:	4d07      	ldr	r5, [pc, #28]	@ (800be94 <_write_r+0x20>)
 800be78:	4604      	mov	r4, r0
 800be7a:	4608      	mov	r0, r1
 800be7c:	4611      	mov	r1, r2
 800be7e:	2200      	movs	r2, #0
 800be80:	602a      	str	r2, [r5, #0]
 800be82:	461a      	mov	r2, r3
 800be84:	f7ff fd29 	bl	800b8da <_write>
 800be88:	1c43      	adds	r3, r0, #1
 800be8a:	d102      	bne.n	800be92 <_write_r+0x1e>
 800be8c:	682b      	ldr	r3, [r5, #0]
 800be8e:	b103      	cbz	r3, 800be92 <_write_r+0x1e>
 800be90:	6023      	str	r3, [r4, #0]
 800be92:	bd38      	pop	{r3, r4, r5, pc}
 800be94:	20000dcc 	.word	0x20000dcc

0800be98 <__errno>:
 800be98:	4b01      	ldr	r3, [pc, #4]	@ (800bea0 <__errno+0x8>)
 800be9a:	6818      	ldr	r0, [r3, #0]
 800be9c:	4770      	bx	lr
 800be9e:	bf00      	nop
 800bea0:	20000058 	.word	0x20000058

0800bea4 <__libc_init_array>:
 800bea4:	b570      	push	{r4, r5, r6, lr}
 800bea6:	4d0d      	ldr	r5, [pc, #52]	@ (800bedc <__libc_init_array+0x38>)
 800bea8:	4c0d      	ldr	r4, [pc, #52]	@ (800bee0 <__libc_init_array+0x3c>)
 800beaa:	1b64      	subs	r4, r4, r5
 800beac:	10a4      	asrs	r4, r4, #2
 800beae:	2600      	movs	r6, #0
 800beb0:	42a6      	cmp	r6, r4
 800beb2:	d109      	bne.n	800bec8 <__libc_init_array+0x24>
 800beb4:	4d0b      	ldr	r5, [pc, #44]	@ (800bee4 <__libc_init_array+0x40>)
 800beb6:	4c0c      	ldr	r4, [pc, #48]	@ (800bee8 <__libc_init_array+0x44>)
 800beb8:	f000 fd22 	bl	800c900 <_init>
 800bebc:	1b64      	subs	r4, r4, r5
 800bebe:	10a4      	asrs	r4, r4, #2
 800bec0:	2600      	movs	r6, #0
 800bec2:	42a6      	cmp	r6, r4
 800bec4:	d105      	bne.n	800bed2 <__libc_init_array+0x2e>
 800bec6:	bd70      	pop	{r4, r5, r6, pc}
 800bec8:	f855 3b04 	ldr.w	r3, [r5], #4
 800becc:	4798      	blx	r3
 800bece:	3601      	adds	r6, #1
 800bed0:	e7ee      	b.n	800beb0 <__libc_init_array+0xc>
 800bed2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bed6:	4798      	blx	r3
 800bed8:	3601      	adds	r6, #1
 800beda:	e7f2      	b.n	800bec2 <__libc_init_array+0x1e>
 800bedc:	0800cc88 	.word	0x0800cc88
 800bee0:	0800cc88 	.word	0x0800cc88
 800bee4:	0800cc88 	.word	0x0800cc88
 800bee8:	0800cc8c 	.word	0x0800cc8c

0800beec <__retarget_lock_init_recursive>:
 800beec:	4770      	bx	lr

0800beee <__retarget_lock_acquire_recursive>:
 800beee:	4770      	bx	lr

0800bef0 <__retarget_lock_release_recursive>:
 800bef0:	4770      	bx	lr
	...

0800bef4 <_free_r>:
 800bef4:	b538      	push	{r3, r4, r5, lr}
 800bef6:	4605      	mov	r5, r0
 800bef8:	2900      	cmp	r1, #0
 800befa:	d041      	beq.n	800bf80 <_free_r+0x8c>
 800befc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf00:	1f0c      	subs	r4, r1, #4
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	bfb8      	it	lt
 800bf06:	18e4      	addlt	r4, r4, r3
 800bf08:	f000 f8e0 	bl	800c0cc <__malloc_lock>
 800bf0c:	4a1d      	ldr	r2, [pc, #116]	@ (800bf84 <_free_r+0x90>)
 800bf0e:	6813      	ldr	r3, [r2, #0]
 800bf10:	b933      	cbnz	r3, 800bf20 <_free_r+0x2c>
 800bf12:	6063      	str	r3, [r4, #4]
 800bf14:	6014      	str	r4, [r2, #0]
 800bf16:	4628      	mov	r0, r5
 800bf18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf1c:	f000 b8dc 	b.w	800c0d8 <__malloc_unlock>
 800bf20:	42a3      	cmp	r3, r4
 800bf22:	d908      	bls.n	800bf36 <_free_r+0x42>
 800bf24:	6820      	ldr	r0, [r4, #0]
 800bf26:	1821      	adds	r1, r4, r0
 800bf28:	428b      	cmp	r3, r1
 800bf2a:	bf01      	itttt	eq
 800bf2c:	6819      	ldreq	r1, [r3, #0]
 800bf2e:	685b      	ldreq	r3, [r3, #4]
 800bf30:	1809      	addeq	r1, r1, r0
 800bf32:	6021      	streq	r1, [r4, #0]
 800bf34:	e7ed      	b.n	800bf12 <_free_r+0x1e>
 800bf36:	461a      	mov	r2, r3
 800bf38:	685b      	ldr	r3, [r3, #4]
 800bf3a:	b10b      	cbz	r3, 800bf40 <_free_r+0x4c>
 800bf3c:	42a3      	cmp	r3, r4
 800bf3e:	d9fa      	bls.n	800bf36 <_free_r+0x42>
 800bf40:	6811      	ldr	r1, [r2, #0]
 800bf42:	1850      	adds	r0, r2, r1
 800bf44:	42a0      	cmp	r0, r4
 800bf46:	d10b      	bne.n	800bf60 <_free_r+0x6c>
 800bf48:	6820      	ldr	r0, [r4, #0]
 800bf4a:	4401      	add	r1, r0
 800bf4c:	1850      	adds	r0, r2, r1
 800bf4e:	4283      	cmp	r3, r0
 800bf50:	6011      	str	r1, [r2, #0]
 800bf52:	d1e0      	bne.n	800bf16 <_free_r+0x22>
 800bf54:	6818      	ldr	r0, [r3, #0]
 800bf56:	685b      	ldr	r3, [r3, #4]
 800bf58:	6053      	str	r3, [r2, #4]
 800bf5a:	4408      	add	r0, r1
 800bf5c:	6010      	str	r0, [r2, #0]
 800bf5e:	e7da      	b.n	800bf16 <_free_r+0x22>
 800bf60:	d902      	bls.n	800bf68 <_free_r+0x74>
 800bf62:	230c      	movs	r3, #12
 800bf64:	602b      	str	r3, [r5, #0]
 800bf66:	e7d6      	b.n	800bf16 <_free_r+0x22>
 800bf68:	6820      	ldr	r0, [r4, #0]
 800bf6a:	1821      	adds	r1, r4, r0
 800bf6c:	428b      	cmp	r3, r1
 800bf6e:	bf04      	itt	eq
 800bf70:	6819      	ldreq	r1, [r3, #0]
 800bf72:	685b      	ldreq	r3, [r3, #4]
 800bf74:	6063      	str	r3, [r4, #4]
 800bf76:	bf04      	itt	eq
 800bf78:	1809      	addeq	r1, r1, r0
 800bf7a:	6021      	streq	r1, [r4, #0]
 800bf7c:	6054      	str	r4, [r2, #4]
 800bf7e:	e7ca      	b.n	800bf16 <_free_r+0x22>
 800bf80:	bd38      	pop	{r3, r4, r5, pc}
 800bf82:	bf00      	nop
 800bf84:	20000dd8 	.word	0x20000dd8

0800bf88 <sbrk_aligned>:
 800bf88:	b570      	push	{r4, r5, r6, lr}
 800bf8a:	4e0f      	ldr	r6, [pc, #60]	@ (800bfc8 <sbrk_aligned+0x40>)
 800bf8c:	460c      	mov	r4, r1
 800bf8e:	6831      	ldr	r1, [r6, #0]
 800bf90:	4605      	mov	r5, r0
 800bf92:	b911      	cbnz	r1, 800bf9a <sbrk_aligned+0x12>
 800bf94:	f000 fca4 	bl	800c8e0 <_sbrk_r>
 800bf98:	6030      	str	r0, [r6, #0]
 800bf9a:	4621      	mov	r1, r4
 800bf9c:	4628      	mov	r0, r5
 800bf9e:	f000 fc9f 	bl	800c8e0 <_sbrk_r>
 800bfa2:	1c43      	adds	r3, r0, #1
 800bfa4:	d103      	bne.n	800bfae <sbrk_aligned+0x26>
 800bfa6:	f04f 34ff 	mov.w	r4, #4294967295
 800bfaa:	4620      	mov	r0, r4
 800bfac:	bd70      	pop	{r4, r5, r6, pc}
 800bfae:	1cc4      	adds	r4, r0, #3
 800bfb0:	f024 0403 	bic.w	r4, r4, #3
 800bfb4:	42a0      	cmp	r0, r4
 800bfb6:	d0f8      	beq.n	800bfaa <sbrk_aligned+0x22>
 800bfb8:	1a21      	subs	r1, r4, r0
 800bfba:	4628      	mov	r0, r5
 800bfbc:	f000 fc90 	bl	800c8e0 <_sbrk_r>
 800bfc0:	3001      	adds	r0, #1
 800bfc2:	d1f2      	bne.n	800bfaa <sbrk_aligned+0x22>
 800bfc4:	e7ef      	b.n	800bfa6 <sbrk_aligned+0x1e>
 800bfc6:	bf00      	nop
 800bfc8:	20000dd4 	.word	0x20000dd4

0800bfcc <_malloc_r>:
 800bfcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfd0:	1ccd      	adds	r5, r1, #3
 800bfd2:	f025 0503 	bic.w	r5, r5, #3
 800bfd6:	3508      	adds	r5, #8
 800bfd8:	2d0c      	cmp	r5, #12
 800bfda:	bf38      	it	cc
 800bfdc:	250c      	movcc	r5, #12
 800bfde:	2d00      	cmp	r5, #0
 800bfe0:	4606      	mov	r6, r0
 800bfe2:	db01      	blt.n	800bfe8 <_malloc_r+0x1c>
 800bfe4:	42a9      	cmp	r1, r5
 800bfe6:	d904      	bls.n	800bff2 <_malloc_r+0x26>
 800bfe8:	230c      	movs	r3, #12
 800bfea:	6033      	str	r3, [r6, #0]
 800bfec:	2000      	movs	r0, #0
 800bfee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bff2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c0c8 <_malloc_r+0xfc>
 800bff6:	f000 f869 	bl	800c0cc <__malloc_lock>
 800bffa:	f8d8 3000 	ldr.w	r3, [r8]
 800bffe:	461c      	mov	r4, r3
 800c000:	bb44      	cbnz	r4, 800c054 <_malloc_r+0x88>
 800c002:	4629      	mov	r1, r5
 800c004:	4630      	mov	r0, r6
 800c006:	f7ff ffbf 	bl	800bf88 <sbrk_aligned>
 800c00a:	1c43      	adds	r3, r0, #1
 800c00c:	4604      	mov	r4, r0
 800c00e:	d158      	bne.n	800c0c2 <_malloc_r+0xf6>
 800c010:	f8d8 4000 	ldr.w	r4, [r8]
 800c014:	4627      	mov	r7, r4
 800c016:	2f00      	cmp	r7, #0
 800c018:	d143      	bne.n	800c0a2 <_malloc_r+0xd6>
 800c01a:	2c00      	cmp	r4, #0
 800c01c:	d04b      	beq.n	800c0b6 <_malloc_r+0xea>
 800c01e:	6823      	ldr	r3, [r4, #0]
 800c020:	4639      	mov	r1, r7
 800c022:	4630      	mov	r0, r6
 800c024:	eb04 0903 	add.w	r9, r4, r3
 800c028:	f000 fc5a 	bl	800c8e0 <_sbrk_r>
 800c02c:	4581      	cmp	r9, r0
 800c02e:	d142      	bne.n	800c0b6 <_malloc_r+0xea>
 800c030:	6821      	ldr	r1, [r4, #0]
 800c032:	1a6d      	subs	r5, r5, r1
 800c034:	4629      	mov	r1, r5
 800c036:	4630      	mov	r0, r6
 800c038:	f7ff ffa6 	bl	800bf88 <sbrk_aligned>
 800c03c:	3001      	adds	r0, #1
 800c03e:	d03a      	beq.n	800c0b6 <_malloc_r+0xea>
 800c040:	6823      	ldr	r3, [r4, #0]
 800c042:	442b      	add	r3, r5
 800c044:	6023      	str	r3, [r4, #0]
 800c046:	f8d8 3000 	ldr.w	r3, [r8]
 800c04a:	685a      	ldr	r2, [r3, #4]
 800c04c:	bb62      	cbnz	r2, 800c0a8 <_malloc_r+0xdc>
 800c04e:	f8c8 7000 	str.w	r7, [r8]
 800c052:	e00f      	b.n	800c074 <_malloc_r+0xa8>
 800c054:	6822      	ldr	r2, [r4, #0]
 800c056:	1b52      	subs	r2, r2, r5
 800c058:	d420      	bmi.n	800c09c <_malloc_r+0xd0>
 800c05a:	2a0b      	cmp	r2, #11
 800c05c:	d917      	bls.n	800c08e <_malloc_r+0xc2>
 800c05e:	1961      	adds	r1, r4, r5
 800c060:	42a3      	cmp	r3, r4
 800c062:	6025      	str	r5, [r4, #0]
 800c064:	bf18      	it	ne
 800c066:	6059      	strne	r1, [r3, #4]
 800c068:	6863      	ldr	r3, [r4, #4]
 800c06a:	bf08      	it	eq
 800c06c:	f8c8 1000 	streq.w	r1, [r8]
 800c070:	5162      	str	r2, [r4, r5]
 800c072:	604b      	str	r3, [r1, #4]
 800c074:	4630      	mov	r0, r6
 800c076:	f000 f82f 	bl	800c0d8 <__malloc_unlock>
 800c07a:	f104 000b 	add.w	r0, r4, #11
 800c07e:	1d23      	adds	r3, r4, #4
 800c080:	f020 0007 	bic.w	r0, r0, #7
 800c084:	1ac2      	subs	r2, r0, r3
 800c086:	bf1c      	itt	ne
 800c088:	1a1b      	subne	r3, r3, r0
 800c08a:	50a3      	strne	r3, [r4, r2]
 800c08c:	e7af      	b.n	800bfee <_malloc_r+0x22>
 800c08e:	6862      	ldr	r2, [r4, #4]
 800c090:	42a3      	cmp	r3, r4
 800c092:	bf0c      	ite	eq
 800c094:	f8c8 2000 	streq.w	r2, [r8]
 800c098:	605a      	strne	r2, [r3, #4]
 800c09a:	e7eb      	b.n	800c074 <_malloc_r+0xa8>
 800c09c:	4623      	mov	r3, r4
 800c09e:	6864      	ldr	r4, [r4, #4]
 800c0a0:	e7ae      	b.n	800c000 <_malloc_r+0x34>
 800c0a2:	463c      	mov	r4, r7
 800c0a4:	687f      	ldr	r7, [r7, #4]
 800c0a6:	e7b6      	b.n	800c016 <_malloc_r+0x4a>
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	42a3      	cmp	r3, r4
 800c0ae:	d1fb      	bne.n	800c0a8 <_malloc_r+0xdc>
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	6053      	str	r3, [r2, #4]
 800c0b4:	e7de      	b.n	800c074 <_malloc_r+0xa8>
 800c0b6:	230c      	movs	r3, #12
 800c0b8:	6033      	str	r3, [r6, #0]
 800c0ba:	4630      	mov	r0, r6
 800c0bc:	f000 f80c 	bl	800c0d8 <__malloc_unlock>
 800c0c0:	e794      	b.n	800bfec <_malloc_r+0x20>
 800c0c2:	6005      	str	r5, [r0, #0]
 800c0c4:	e7d6      	b.n	800c074 <_malloc_r+0xa8>
 800c0c6:	bf00      	nop
 800c0c8:	20000dd8 	.word	0x20000dd8

0800c0cc <__malloc_lock>:
 800c0cc:	4801      	ldr	r0, [pc, #4]	@ (800c0d4 <__malloc_lock+0x8>)
 800c0ce:	f7ff bf0e 	b.w	800beee <__retarget_lock_acquire_recursive>
 800c0d2:	bf00      	nop
 800c0d4:	20000dd0 	.word	0x20000dd0

0800c0d8 <__malloc_unlock>:
 800c0d8:	4801      	ldr	r0, [pc, #4]	@ (800c0e0 <__malloc_unlock+0x8>)
 800c0da:	f7ff bf09 	b.w	800bef0 <__retarget_lock_release_recursive>
 800c0de:	bf00      	nop
 800c0e0:	20000dd0 	.word	0x20000dd0

0800c0e4 <__sfputc_r>:
 800c0e4:	6893      	ldr	r3, [r2, #8]
 800c0e6:	3b01      	subs	r3, #1
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	b410      	push	{r4}
 800c0ec:	6093      	str	r3, [r2, #8]
 800c0ee:	da08      	bge.n	800c102 <__sfputc_r+0x1e>
 800c0f0:	6994      	ldr	r4, [r2, #24]
 800c0f2:	42a3      	cmp	r3, r4
 800c0f4:	db01      	blt.n	800c0fa <__sfputc_r+0x16>
 800c0f6:	290a      	cmp	r1, #10
 800c0f8:	d103      	bne.n	800c102 <__sfputc_r+0x1e>
 800c0fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0fe:	f7ff bde8 	b.w	800bcd2 <__swbuf_r>
 800c102:	6813      	ldr	r3, [r2, #0]
 800c104:	1c58      	adds	r0, r3, #1
 800c106:	6010      	str	r0, [r2, #0]
 800c108:	7019      	strb	r1, [r3, #0]
 800c10a:	4608      	mov	r0, r1
 800c10c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c110:	4770      	bx	lr

0800c112 <__sfputs_r>:
 800c112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c114:	4606      	mov	r6, r0
 800c116:	460f      	mov	r7, r1
 800c118:	4614      	mov	r4, r2
 800c11a:	18d5      	adds	r5, r2, r3
 800c11c:	42ac      	cmp	r4, r5
 800c11e:	d101      	bne.n	800c124 <__sfputs_r+0x12>
 800c120:	2000      	movs	r0, #0
 800c122:	e007      	b.n	800c134 <__sfputs_r+0x22>
 800c124:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c128:	463a      	mov	r2, r7
 800c12a:	4630      	mov	r0, r6
 800c12c:	f7ff ffda 	bl	800c0e4 <__sfputc_r>
 800c130:	1c43      	adds	r3, r0, #1
 800c132:	d1f3      	bne.n	800c11c <__sfputs_r+0xa>
 800c134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c138 <_vfiprintf_r>:
 800c138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c13c:	460d      	mov	r5, r1
 800c13e:	b09d      	sub	sp, #116	@ 0x74
 800c140:	4614      	mov	r4, r2
 800c142:	4698      	mov	r8, r3
 800c144:	4606      	mov	r6, r0
 800c146:	b118      	cbz	r0, 800c150 <_vfiprintf_r+0x18>
 800c148:	6a03      	ldr	r3, [r0, #32]
 800c14a:	b90b      	cbnz	r3, 800c150 <_vfiprintf_r+0x18>
 800c14c:	f7ff fcd8 	bl	800bb00 <__sinit>
 800c150:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c152:	07d9      	lsls	r1, r3, #31
 800c154:	d405      	bmi.n	800c162 <_vfiprintf_r+0x2a>
 800c156:	89ab      	ldrh	r3, [r5, #12]
 800c158:	059a      	lsls	r2, r3, #22
 800c15a:	d402      	bmi.n	800c162 <_vfiprintf_r+0x2a>
 800c15c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c15e:	f7ff fec6 	bl	800beee <__retarget_lock_acquire_recursive>
 800c162:	89ab      	ldrh	r3, [r5, #12]
 800c164:	071b      	lsls	r3, r3, #28
 800c166:	d501      	bpl.n	800c16c <_vfiprintf_r+0x34>
 800c168:	692b      	ldr	r3, [r5, #16]
 800c16a:	b99b      	cbnz	r3, 800c194 <_vfiprintf_r+0x5c>
 800c16c:	4629      	mov	r1, r5
 800c16e:	4630      	mov	r0, r6
 800c170:	f7ff fdee 	bl	800bd50 <__swsetup_r>
 800c174:	b170      	cbz	r0, 800c194 <_vfiprintf_r+0x5c>
 800c176:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c178:	07dc      	lsls	r4, r3, #31
 800c17a:	d504      	bpl.n	800c186 <_vfiprintf_r+0x4e>
 800c17c:	f04f 30ff 	mov.w	r0, #4294967295
 800c180:	b01d      	add	sp, #116	@ 0x74
 800c182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c186:	89ab      	ldrh	r3, [r5, #12]
 800c188:	0598      	lsls	r0, r3, #22
 800c18a:	d4f7      	bmi.n	800c17c <_vfiprintf_r+0x44>
 800c18c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c18e:	f7ff feaf 	bl	800bef0 <__retarget_lock_release_recursive>
 800c192:	e7f3      	b.n	800c17c <_vfiprintf_r+0x44>
 800c194:	2300      	movs	r3, #0
 800c196:	9309      	str	r3, [sp, #36]	@ 0x24
 800c198:	2320      	movs	r3, #32
 800c19a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c19e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1a2:	2330      	movs	r3, #48	@ 0x30
 800c1a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c354 <_vfiprintf_r+0x21c>
 800c1a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1ac:	f04f 0901 	mov.w	r9, #1
 800c1b0:	4623      	mov	r3, r4
 800c1b2:	469a      	mov	sl, r3
 800c1b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1b8:	b10a      	cbz	r2, 800c1be <_vfiprintf_r+0x86>
 800c1ba:	2a25      	cmp	r2, #37	@ 0x25
 800c1bc:	d1f9      	bne.n	800c1b2 <_vfiprintf_r+0x7a>
 800c1be:	ebba 0b04 	subs.w	fp, sl, r4
 800c1c2:	d00b      	beq.n	800c1dc <_vfiprintf_r+0xa4>
 800c1c4:	465b      	mov	r3, fp
 800c1c6:	4622      	mov	r2, r4
 800c1c8:	4629      	mov	r1, r5
 800c1ca:	4630      	mov	r0, r6
 800c1cc:	f7ff ffa1 	bl	800c112 <__sfputs_r>
 800c1d0:	3001      	adds	r0, #1
 800c1d2:	f000 80a7 	beq.w	800c324 <_vfiprintf_r+0x1ec>
 800c1d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1d8:	445a      	add	r2, fp
 800c1da:	9209      	str	r2, [sp, #36]	@ 0x24
 800c1dc:	f89a 3000 	ldrb.w	r3, [sl]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	f000 809f 	beq.w	800c324 <_vfiprintf_r+0x1ec>
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	f04f 32ff 	mov.w	r2, #4294967295
 800c1ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1f0:	f10a 0a01 	add.w	sl, sl, #1
 800c1f4:	9304      	str	r3, [sp, #16]
 800c1f6:	9307      	str	r3, [sp, #28]
 800c1f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c1fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800c1fe:	4654      	mov	r4, sl
 800c200:	2205      	movs	r2, #5
 800c202:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c206:	4853      	ldr	r0, [pc, #332]	@ (800c354 <_vfiprintf_r+0x21c>)
 800c208:	f7f4 f86a 	bl	80002e0 <memchr>
 800c20c:	9a04      	ldr	r2, [sp, #16]
 800c20e:	b9d8      	cbnz	r0, 800c248 <_vfiprintf_r+0x110>
 800c210:	06d1      	lsls	r1, r2, #27
 800c212:	bf44      	itt	mi
 800c214:	2320      	movmi	r3, #32
 800c216:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c21a:	0713      	lsls	r3, r2, #28
 800c21c:	bf44      	itt	mi
 800c21e:	232b      	movmi	r3, #43	@ 0x2b
 800c220:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c224:	f89a 3000 	ldrb.w	r3, [sl]
 800c228:	2b2a      	cmp	r3, #42	@ 0x2a
 800c22a:	d015      	beq.n	800c258 <_vfiprintf_r+0x120>
 800c22c:	9a07      	ldr	r2, [sp, #28]
 800c22e:	4654      	mov	r4, sl
 800c230:	2000      	movs	r0, #0
 800c232:	f04f 0c0a 	mov.w	ip, #10
 800c236:	4621      	mov	r1, r4
 800c238:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c23c:	3b30      	subs	r3, #48	@ 0x30
 800c23e:	2b09      	cmp	r3, #9
 800c240:	d94b      	bls.n	800c2da <_vfiprintf_r+0x1a2>
 800c242:	b1b0      	cbz	r0, 800c272 <_vfiprintf_r+0x13a>
 800c244:	9207      	str	r2, [sp, #28]
 800c246:	e014      	b.n	800c272 <_vfiprintf_r+0x13a>
 800c248:	eba0 0308 	sub.w	r3, r0, r8
 800c24c:	fa09 f303 	lsl.w	r3, r9, r3
 800c250:	4313      	orrs	r3, r2
 800c252:	9304      	str	r3, [sp, #16]
 800c254:	46a2      	mov	sl, r4
 800c256:	e7d2      	b.n	800c1fe <_vfiprintf_r+0xc6>
 800c258:	9b03      	ldr	r3, [sp, #12]
 800c25a:	1d19      	adds	r1, r3, #4
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	9103      	str	r1, [sp, #12]
 800c260:	2b00      	cmp	r3, #0
 800c262:	bfbb      	ittet	lt
 800c264:	425b      	neglt	r3, r3
 800c266:	f042 0202 	orrlt.w	r2, r2, #2
 800c26a:	9307      	strge	r3, [sp, #28]
 800c26c:	9307      	strlt	r3, [sp, #28]
 800c26e:	bfb8      	it	lt
 800c270:	9204      	strlt	r2, [sp, #16]
 800c272:	7823      	ldrb	r3, [r4, #0]
 800c274:	2b2e      	cmp	r3, #46	@ 0x2e
 800c276:	d10a      	bne.n	800c28e <_vfiprintf_r+0x156>
 800c278:	7863      	ldrb	r3, [r4, #1]
 800c27a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c27c:	d132      	bne.n	800c2e4 <_vfiprintf_r+0x1ac>
 800c27e:	9b03      	ldr	r3, [sp, #12]
 800c280:	1d1a      	adds	r2, r3, #4
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	9203      	str	r2, [sp, #12]
 800c286:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c28a:	3402      	adds	r4, #2
 800c28c:	9305      	str	r3, [sp, #20]
 800c28e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c364 <_vfiprintf_r+0x22c>
 800c292:	7821      	ldrb	r1, [r4, #0]
 800c294:	2203      	movs	r2, #3
 800c296:	4650      	mov	r0, sl
 800c298:	f7f4 f822 	bl	80002e0 <memchr>
 800c29c:	b138      	cbz	r0, 800c2ae <_vfiprintf_r+0x176>
 800c29e:	9b04      	ldr	r3, [sp, #16]
 800c2a0:	eba0 000a 	sub.w	r0, r0, sl
 800c2a4:	2240      	movs	r2, #64	@ 0x40
 800c2a6:	4082      	lsls	r2, r0
 800c2a8:	4313      	orrs	r3, r2
 800c2aa:	3401      	adds	r4, #1
 800c2ac:	9304      	str	r3, [sp, #16]
 800c2ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2b2:	4829      	ldr	r0, [pc, #164]	@ (800c358 <_vfiprintf_r+0x220>)
 800c2b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2b8:	2206      	movs	r2, #6
 800c2ba:	f7f4 f811 	bl	80002e0 <memchr>
 800c2be:	2800      	cmp	r0, #0
 800c2c0:	d03f      	beq.n	800c342 <_vfiprintf_r+0x20a>
 800c2c2:	4b26      	ldr	r3, [pc, #152]	@ (800c35c <_vfiprintf_r+0x224>)
 800c2c4:	bb1b      	cbnz	r3, 800c30e <_vfiprintf_r+0x1d6>
 800c2c6:	9b03      	ldr	r3, [sp, #12]
 800c2c8:	3307      	adds	r3, #7
 800c2ca:	f023 0307 	bic.w	r3, r3, #7
 800c2ce:	3308      	adds	r3, #8
 800c2d0:	9303      	str	r3, [sp, #12]
 800c2d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2d4:	443b      	add	r3, r7
 800c2d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2d8:	e76a      	b.n	800c1b0 <_vfiprintf_r+0x78>
 800c2da:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2de:	460c      	mov	r4, r1
 800c2e0:	2001      	movs	r0, #1
 800c2e2:	e7a8      	b.n	800c236 <_vfiprintf_r+0xfe>
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	3401      	adds	r4, #1
 800c2e8:	9305      	str	r3, [sp, #20]
 800c2ea:	4619      	mov	r1, r3
 800c2ec:	f04f 0c0a 	mov.w	ip, #10
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2f6:	3a30      	subs	r2, #48	@ 0x30
 800c2f8:	2a09      	cmp	r2, #9
 800c2fa:	d903      	bls.n	800c304 <_vfiprintf_r+0x1cc>
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d0c6      	beq.n	800c28e <_vfiprintf_r+0x156>
 800c300:	9105      	str	r1, [sp, #20]
 800c302:	e7c4      	b.n	800c28e <_vfiprintf_r+0x156>
 800c304:	fb0c 2101 	mla	r1, ip, r1, r2
 800c308:	4604      	mov	r4, r0
 800c30a:	2301      	movs	r3, #1
 800c30c:	e7f0      	b.n	800c2f0 <_vfiprintf_r+0x1b8>
 800c30e:	ab03      	add	r3, sp, #12
 800c310:	9300      	str	r3, [sp, #0]
 800c312:	462a      	mov	r2, r5
 800c314:	4b12      	ldr	r3, [pc, #72]	@ (800c360 <_vfiprintf_r+0x228>)
 800c316:	a904      	add	r1, sp, #16
 800c318:	4630      	mov	r0, r6
 800c31a:	f3af 8000 	nop.w
 800c31e:	4607      	mov	r7, r0
 800c320:	1c78      	adds	r0, r7, #1
 800c322:	d1d6      	bne.n	800c2d2 <_vfiprintf_r+0x19a>
 800c324:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c326:	07d9      	lsls	r1, r3, #31
 800c328:	d405      	bmi.n	800c336 <_vfiprintf_r+0x1fe>
 800c32a:	89ab      	ldrh	r3, [r5, #12]
 800c32c:	059a      	lsls	r2, r3, #22
 800c32e:	d402      	bmi.n	800c336 <_vfiprintf_r+0x1fe>
 800c330:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c332:	f7ff fddd 	bl	800bef0 <__retarget_lock_release_recursive>
 800c336:	89ab      	ldrh	r3, [r5, #12]
 800c338:	065b      	lsls	r3, r3, #25
 800c33a:	f53f af1f 	bmi.w	800c17c <_vfiprintf_r+0x44>
 800c33e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c340:	e71e      	b.n	800c180 <_vfiprintf_r+0x48>
 800c342:	ab03      	add	r3, sp, #12
 800c344:	9300      	str	r3, [sp, #0]
 800c346:	462a      	mov	r2, r5
 800c348:	4b05      	ldr	r3, [pc, #20]	@ (800c360 <_vfiprintf_r+0x228>)
 800c34a:	a904      	add	r1, sp, #16
 800c34c:	4630      	mov	r0, r6
 800c34e:	f000 f879 	bl	800c444 <_printf_i>
 800c352:	e7e4      	b.n	800c31e <_vfiprintf_r+0x1e6>
 800c354:	0800cc4c 	.word	0x0800cc4c
 800c358:	0800cc56 	.word	0x0800cc56
 800c35c:	00000000 	.word	0x00000000
 800c360:	0800c113 	.word	0x0800c113
 800c364:	0800cc52 	.word	0x0800cc52

0800c368 <_printf_common>:
 800c368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c36c:	4616      	mov	r6, r2
 800c36e:	4698      	mov	r8, r3
 800c370:	688a      	ldr	r2, [r1, #8]
 800c372:	690b      	ldr	r3, [r1, #16]
 800c374:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c378:	4293      	cmp	r3, r2
 800c37a:	bfb8      	it	lt
 800c37c:	4613      	movlt	r3, r2
 800c37e:	6033      	str	r3, [r6, #0]
 800c380:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c384:	4607      	mov	r7, r0
 800c386:	460c      	mov	r4, r1
 800c388:	b10a      	cbz	r2, 800c38e <_printf_common+0x26>
 800c38a:	3301      	adds	r3, #1
 800c38c:	6033      	str	r3, [r6, #0]
 800c38e:	6823      	ldr	r3, [r4, #0]
 800c390:	0699      	lsls	r1, r3, #26
 800c392:	bf42      	ittt	mi
 800c394:	6833      	ldrmi	r3, [r6, #0]
 800c396:	3302      	addmi	r3, #2
 800c398:	6033      	strmi	r3, [r6, #0]
 800c39a:	6825      	ldr	r5, [r4, #0]
 800c39c:	f015 0506 	ands.w	r5, r5, #6
 800c3a0:	d106      	bne.n	800c3b0 <_printf_common+0x48>
 800c3a2:	f104 0a19 	add.w	sl, r4, #25
 800c3a6:	68e3      	ldr	r3, [r4, #12]
 800c3a8:	6832      	ldr	r2, [r6, #0]
 800c3aa:	1a9b      	subs	r3, r3, r2
 800c3ac:	42ab      	cmp	r3, r5
 800c3ae:	dc26      	bgt.n	800c3fe <_printf_common+0x96>
 800c3b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c3b4:	6822      	ldr	r2, [r4, #0]
 800c3b6:	3b00      	subs	r3, #0
 800c3b8:	bf18      	it	ne
 800c3ba:	2301      	movne	r3, #1
 800c3bc:	0692      	lsls	r2, r2, #26
 800c3be:	d42b      	bmi.n	800c418 <_printf_common+0xb0>
 800c3c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c3c4:	4641      	mov	r1, r8
 800c3c6:	4638      	mov	r0, r7
 800c3c8:	47c8      	blx	r9
 800c3ca:	3001      	adds	r0, #1
 800c3cc:	d01e      	beq.n	800c40c <_printf_common+0xa4>
 800c3ce:	6823      	ldr	r3, [r4, #0]
 800c3d0:	6922      	ldr	r2, [r4, #16]
 800c3d2:	f003 0306 	and.w	r3, r3, #6
 800c3d6:	2b04      	cmp	r3, #4
 800c3d8:	bf02      	ittt	eq
 800c3da:	68e5      	ldreq	r5, [r4, #12]
 800c3dc:	6833      	ldreq	r3, [r6, #0]
 800c3de:	1aed      	subeq	r5, r5, r3
 800c3e0:	68a3      	ldr	r3, [r4, #8]
 800c3e2:	bf0c      	ite	eq
 800c3e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c3e8:	2500      	movne	r5, #0
 800c3ea:	4293      	cmp	r3, r2
 800c3ec:	bfc4      	itt	gt
 800c3ee:	1a9b      	subgt	r3, r3, r2
 800c3f0:	18ed      	addgt	r5, r5, r3
 800c3f2:	2600      	movs	r6, #0
 800c3f4:	341a      	adds	r4, #26
 800c3f6:	42b5      	cmp	r5, r6
 800c3f8:	d11a      	bne.n	800c430 <_printf_common+0xc8>
 800c3fa:	2000      	movs	r0, #0
 800c3fc:	e008      	b.n	800c410 <_printf_common+0xa8>
 800c3fe:	2301      	movs	r3, #1
 800c400:	4652      	mov	r2, sl
 800c402:	4641      	mov	r1, r8
 800c404:	4638      	mov	r0, r7
 800c406:	47c8      	blx	r9
 800c408:	3001      	adds	r0, #1
 800c40a:	d103      	bne.n	800c414 <_printf_common+0xac>
 800c40c:	f04f 30ff 	mov.w	r0, #4294967295
 800c410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c414:	3501      	adds	r5, #1
 800c416:	e7c6      	b.n	800c3a6 <_printf_common+0x3e>
 800c418:	18e1      	adds	r1, r4, r3
 800c41a:	1c5a      	adds	r2, r3, #1
 800c41c:	2030      	movs	r0, #48	@ 0x30
 800c41e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c422:	4422      	add	r2, r4
 800c424:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c428:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c42c:	3302      	adds	r3, #2
 800c42e:	e7c7      	b.n	800c3c0 <_printf_common+0x58>
 800c430:	2301      	movs	r3, #1
 800c432:	4622      	mov	r2, r4
 800c434:	4641      	mov	r1, r8
 800c436:	4638      	mov	r0, r7
 800c438:	47c8      	blx	r9
 800c43a:	3001      	adds	r0, #1
 800c43c:	d0e6      	beq.n	800c40c <_printf_common+0xa4>
 800c43e:	3601      	adds	r6, #1
 800c440:	e7d9      	b.n	800c3f6 <_printf_common+0x8e>
	...

0800c444 <_printf_i>:
 800c444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c448:	7e0f      	ldrb	r7, [r1, #24]
 800c44a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c44c:	2f78      	cmp	r7, #120	@ 0x78
 800c44e:	4691      	mov	r9, r2
 800c450:	4680      	mov	r8, r0
 800c452:	460c      	mov	r4, r1
 800c454:	469a      	mov	sl, r3
 800c456:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c45a:	d807      	bhi.n	800c46c <_printf_i+0x28>
 800c45c:	2f62      	cmp	r7, #98	@ 0x62
 800c45e:	d80a      	bhi.n	800c476 <_printf_i+0x32>
 800c460:	2f00      	cmp	r7, #0
 800c462:	f000 80d1 	beq.w	800c608 <_printf_i+0x1c4>
 800c466:	2f58      	cmp	r7, #88	@ 0x58
 800c468:	f000 80b8 	beq.w	800c5dc <_printf_i+0x198>
 800c46c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c470:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c474:	e03a      	b.n	800c4ec <_printf_i+0xa8>
 800c476:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c47a:	2b15      	cmp	r3, #21
 800c47c:	d8f6      	bhi.n	800c46c <_printf_i+0x28>
 800c47e:	a101      	add	r1, pc, #4	@ (adr r1, 800c484 <_printf_i+0x40>)
 800c480:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c484:	0800c4dd 	.word	0x0800c4dd
 800c488:	0800c4f1 	.word	0x0800c4f1
 800c48c:	0800c46d 	.word	0x0800c46d
 800c490:	0800c46d 	.word	0x0800c46d
 800c494:	0800c46d 	.word	0x0800c46d
 800c498:	0800c46d 	.word	0x0800c46d
 800c49c:	0800c4f1 	.word	0x0800c4f1
 800c4a0:	0800c46d 	.word	0x0800c46d
 800c4a4:	0800c46d 	.word	0x0800c46d
 800c4a8:	0800c46d 	.word	0x0800c46d
 800c4ac:	0800c46d 	.word	0x0800c46d
 800c4b0:	0800c5ef 	.word	0x0800c5ef
 800c4b4:	0800c51b 	.word	0x0800c51b
 800c4b8:	0800c5a9 	.word	0x0800c5a9
 800c4bc:	0800c46d 	.word	0x0800c46d
 800c4c0:	0800c46d 	.word	0x0800c46d
 800c4c4:	0800c611 	.word	0x0800c611
 800c4c8:	0800c46d 	.word	0x0800c46d
 800c4cc:	0800c51b 	.word	0x0800c51b
 800c4d0:	0800c46d 	.word	0x0800c46d
 800c4d4:	0800c46d 	.word	0x0800c46d
 800c4d8:	0800c5b1 	.word	0x0800c5b1
 800c4dc:	6833      	ldr	r3, [r6, #0]
 800c4de:	1d1a      	adds	r2, r3, #4
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	6032      	str	r2, [r6, #0]
 800c4e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c4e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	e09c      	b.n	800c62a <_printf_i+0x1e6>
 800c4f0:	6833      	ldr	r3, [r6, #0]
 800c4f2:	6820      	ldr	r0, [r4, #0]
 800c4f4:	1d19      	adds	r1, r3, #4
 800c4f6:	6031      	str	r1, [r6, #0]
 800c4f8:	0606      	lsls	r6, r0, #24
 800c4fa:	d501      	bpl.n	800c500 <_printf_i+0xbc>
 800c4fc:	681d      	ldr	r5, [r3, #0]
 800c4fe:	e003      	b.n	800c508 <_printf_i+0xc4>
 800c500:	0645      	lsls	r5, r0, #25
 800c502:	d5fb      	bpl.n	800c4fc <_printf_i+0xb8>
 800c504:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c508:	2d00      	cmp	r5, #0
 800c50a:	da03      	bge.n	800c514 <_printf_i+0xd0>
 800c50c:	232d      	movs	r3, #45	@ 0x2d
 800c50e:	426d      	negs	r5, r5
 800c510:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c514:	4858      	ldr	r0, [pc, #352]	@ (800c678 <_printf_i+0x234>)
 800c516:	230a      	movs	r3, #10
 800c518:	e011      	b.n	800c53e <_printf_i+0xfa>
 800c51a:	6821      	ldr	r1, [r4, #0]
 800c51c:	6833      	ldr	r3, [r6, #0]
 800c51e:	0608      	lsls	r0, r1, #24
 800c520:	f853 5b04 	ldr.w	r5, [r3], #4
 800c524:	d402      	bmi.n	800c52c <_printf_i+0xe8>
 800c526:	0649      	lsls	r1, r1, #25
 800c528:	bf48      	it	mi
 800c52a:	b2ad      	uxthmi	r5, r5
 800c52c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c52e:	4852      	ldr	r0, [pc, #328]	@ (800c678 <_printf_i+0x234>)
 800c530:	6033      	str	r3, [r6, #0]
 800c532:	bf14      	ite	ne
 800c534:	230a      	movne	r3, #10
 800c536:	2308      	moveq	r3, #8
 800c538:	2100      	movs	r1, #0
 800c53a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c53e:	6866      	ldr	r6, [r4, #4]
 800c540:	60a6      	str	r6, [r4, #8]
 800c542:	2e00      	cmp	r6, #0
 800c544:	db05      	blt.n	800c552 <_printf_i+0x10e>
 800c546:	6821      	ldr	r1, [r4, #0]
 800c548:	432e      	orrs	r6, r5
 800c54a:	f021 0104 	bic.w	r1, r1, #4
 800c54e:	6021      	str	r1, [r4, #0]
 800c550:	d04b      	beq.n	800c5ea <_printf_i+0x1a6>
 800c552:	4616      	mov	r6, r2
 800c554:	fbb5 f1f3 	udiv	r1, r5, r3
 800c558:	fb03 5711 	mls	r7, r3, r1, r5
 800c55c:	5dc7      	ldrb	r7, [r0, r7]
 800c55e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c562:	462f      	mov	r7, r5
 800c564:	42bb      	cmp	r3, r7
 800c566:	460d      	mov	r5, r1
 800c568:	d9f4      	bls.n	800c554 <_printf_i+0x110>
 800c56a:	2b08      	cmp	r3, #8
 800c56c:	d10b      	bne.n	800c586 <_printf_i+0x142>
 800c56e:	6823      	ldr	r3, [r4, #0]
 800c570:	07df      	lsls	r7, r3, #31
 800c572:	d508      	bpl.n	800c586 <_printf_i+0x142>
 800c574:	6923      	ldr	r3, [r4, #16]
 800c576:	6861      	ldr	r1, [r4, #4]
 800c578:	4299      	cmp	r1, r3
 800c57a:	bfde      	ittt	le
 800c57c:	2330      	movle	r3, #48	@ 0x30
 800c57e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c582:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c586:	1b92      	subs	r2, r2, r6
 800c588:	6122      	str	r2, [r4, #16]
 800c58a:	f8cd a000 	str.w	sl, [sp]
 800c58e:	464b      	mov	r3, r9
 800c590:	aa03      	add	r2, sp, #12
 800c592:	4621      	mov	r1, r4
 800c594:	4640      	mov	r0, r8
 800c596:	f7ff fee7 	bl	800c368 <_printf_common>
 800c59a:	3001      	adds	r0, #1
 800c59c:	d14a      	bne.n	800c634 <_printf_i+0x1f0>
 800c59e:	f04f 30ff 	mov.w	r0, #4294967295
 800c5a2:	b004      	add	sp, #16
 800c5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5a8:	6823      	ldr	r3, [r4, #0]
 800c5aa:	f043 0320 	orr.w	r3, r3, #32
 800c5ae:	6023      	str	r3, [r4, #0]
 800c5b0:	4832      	ldr	r0, [pc, #200]	@ (800c67c <_printf_i+0x238>)
 800c5b2:	2778      	movs	r7, #120	@ 0x78
 800c5b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c5b8:	6823      	ldr	r3, [r4, #0]
 800c5ba:	6831      	ldr	r1, [r6, #0]
 800c5bc:	061f      	lsls	r7, r3, #24
 800c5be:	f851 5b04 	ldr.w	r5, [r1], #4
 800c5c2:	d402      	bmi.n	800c5ca <_printf_i+0x186>
 800c5c4:	065f      	lsls	r7, r3, #25
 800c5c6:	bf48      	it	mi
 800c5c8:	b2ad      	uxthmi	r5, r5
 800c5ca:	6031      	str	r1, [r6, #0]
 800c5cc:	07d9      	lsls	r1, r3, #31
 800c5ce:	bf44      	itt	mi
 800c5d0:	f043 0320 	orrmi.w	r3, r3, #32
 800c5d4:	6023      	strmi	r3, [r4, #0]
 800c5d6:	b11d      	cbz	r5, 800c5e0 <_printf_i+0x19c>
 800c5d8:	2310      	movs	r3, #16
 800c5da:	e7ad      	b.n	800c538 <_printf_i+0xf4>
 800c5dc:	4826      	ldr	r0, [pc, #152]	@ (800c678 <_printf_i+0x234>)
 800c5de:	e7e9      	b.n	800c5b4 <_printf_i+0x170>
 800c5e0:	6823      	ldr	r3, [r4, #0]
 800c5e2:	f023 0320 	bic.w	r3, r3, #32
 800c5e6:	6023      	str	r3, [r4, #0]
 800c5e8:	e7f6      	b.n	800c5d8 <_printf_i+0x194>
 800c5ea:	4616      	mov	r6, r2
 800c5ec:	e7bd      	b.n	800c56a <_printf_i+0x126>
 800c5ee:	6833      	ldr	r3, [r6, #0]
 800c5f0:	6825      	ldr	r5, [r4, #0]
 800c5f2:	6961      	ldr	r1, [r4, #20]
 800c5f4:	1d18      	adds	r0, r3, #4
 800c5f6:	6030      	str	r0, [r6, #0]
 800c5f8:	062e      	lsls	r6, r5, #24
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	d501      	bpl.n	800c602 <_printf_i+0x1be>
 800c5fe:	6019      	str	r1, [r3, #0]
 800c600:	e002      	b.n	800c608 <_printf_i+0x1c4>
 800c602:	0668      	lsls	r0, r5, #25
 800c604:	d5fb      	bpl.n	800c5fe <_printf_i+0x1ba>
 800c606:	8019      	strh	r1, [r3, #0]
 800c608:	2300      	movs	r3, #0
 800c60a:	6123      	str	r3, [r4, #16]
 800c60c:	4616      	mov	r6, r2
 800c60e:	e7bc      	b.n	800c58a <_printf_i+0x146>
 800c610:	6833      	ldr	r3, [r6, #0]
 800c612:	1d1a      	adds	r2, r3, #4
 800c614:	6032      	str	r2, [r6, #0]
 800c616:	681e      	ldr	r6, [r3, #0]
 800c618:	6862      	ldr	r2, [r4, #4]
 800c61a:	2100      	movs	r1, #0
 800c61c:	4630      	mov	r0, r6
 800c61e:	f7f3 fe5f 	bl	80002e0 <memchr>
 800c622:	b108      	cbz	r0, 800c628 <_printf_i+0x1e4>
 800c624:	1b80      	subs	r0, r0, r6
 800c626:	6060      	str	r0, [r4, #4]
 800c628:	6863      	ldr	r3, [r4, #4]
 800c62a:	6123      	str	r3, [r4, #16]
 800c62c:	2300      	movs	r3, #0
 800c62e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c632:	e7aa      	b.n	800c58a <_printf_i+0x146>
 800c634:	6923      	ldr	r3, [r4, #16]
 800c636:	4632      	mov	r2, r6
 800c638:	4649      	mov	r1, r9
 800c63a:	4640      	mov	r0, r8
 800c63c:	47d0      	blx	sl
 800c63e:	3001      	adds	r0, #1
 800c640:	d0ad      	beq.n	800c59e <_printf_i+0x15a>
 800c642:	6823      	ldr	r3, [r4, #0]
 800c644:	079b      	lsls	r3, r3, #30
 800c646:	d413      	bmi.n	800c670 <_printf_i+0x22c>
 800c648:	68e0      	ldr	r0, [r4, #12]
 800c64a:	9b03      	ldr	r3, [sp, #12]
 800c64c:	4298      	cmp	r0, r3
 800c64e:	bfb8      	it	lt
 800c650:	4618      	movlt	r0, r3
 800c652:	e7a6      	b.n	800c5a2 <_printf_i+0x15e>
 800c654:	2301      	movs	r3, #1
 800c656:	4632      	mov	r2, r6
 800c658:	4649      	mov	r1, r9
 800c65a:	4640      	mov	r0, r8
 800c65c:	47d0      	blx	sl
 800c65e:	3001      	adds	r0, #1
 800c660:	d09d      	beq.n	800c59e <_printf_i+0x15a>
 800c662:	3501      	adds	r5, #1
 800c664:	68e3      	ldr	r3, [r4, #12]
 800c666:	9903      	ldr	r1, [sp, #12]
 800c668:	1a5b      	subs	r3, r3, r1
 800c66a:	42ab      	cmp	r3, r5
 800c66c:	dcf2      	bgt.n	800c654 <_printf_i+0x210>
 800c66e:	e7eb      	b.n	800c648 <_printf_i+0x204>
 800c670:	2500      	movs	r5, #0
 800c672:	f104 0619 	add.w	r6, r4, #25
 800c676:	e7f5      	b.n	800c664 <_printf_i+0x220>
 800c678:	0800cc5d 	.word	0x0800cc5d
 800c67c:	0800cc6e 	.word	0x0800cc6e

0800c680 <__sflush_r>:
 800c680:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c688:	0716      	lsls	r6, r2, #28
 800c68a:	4605      	mov	r5, r0
 800c68c:	460c      	mov	r4, r1
 800c68e:	d454      	bmi.n	800c73a <__sflush_r+0xba>
 800c690:	684b      	ldr	r3, [r1, #4]
 800c692:	2b00      	cmp	r3, #0
 800c694:	dc02      	bgt.n	800c69c <__sflush_r+0x1c>
 800c696:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c698:	2b00      	cmp	r3, #0
 800c69a:	dd48      	ble.n	800c72e <__sflush_r+0xae>
 800c69c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c69e:	2e00      	cmp	r6, #0
 800c6a0:	d045      	beq.n	800c72e <__sflush_r+0xae>
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c6a8:	682f      	ldr	r7, [r5, #0]
 800c6aa:	6a21      	ldr	r1, [r4, #32]
 800c6ac:	602b      	str	r3, [r5, #0]
 800c6ae:	d030      	beq.n	800c712 <__sflush_r+0x92>
 800c6b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c6b2:	89a3      	ldrh	r3, [r4, #12]
 800c6b4:	0759      	lsls	r1, r3, #29
 800c6b6:	d505      	bpl.n	800c6c4 <__sflush_r+0x44>
 800c6b8:	6863      	ldr	r3, [r4, #4]
 800c6ba:	1ad2      	subs	r2, r2, r3
 800c6bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c6be:	b10b      	cbz	r3, 800c6c4 <__sflush_r+0x44>
 800c6c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c6c2:	1ad2      	subs	r2, r2, r3
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c6c8:	6a21      	ldr	r1, [r4, #32]
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	47b0      	blx	r6
 800c6ce:	1c43      	adds	r3, r0, #1
 800c6d0:	89a3      	ldrh	r3, [r4, #12]
 800c6d2:	d106      	bne.n	800c6e2 <__sflush_r+0x62>
 800c6d4:	6829      	ldr	r1, [r5, #0]
 800c6d6:	291d      	cmp	r1, #29
 800c6d8:	d82b      	bhi.n	800c732 <__sflush_r+0xb2>
 800c6da:	4a2a      	ldr	r2, [pc, #168]	@ (800c784 <__sflush_r+0x104>)
 800c6dc:	40ca      	lsrs	r2, r1
 800c6de:	07d6      	lsls	r6, r2, #31
 800c6e0:	d527      	bpl.n	800c732 <__sflush_r+0xb2>
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	6062      	str	r2, [r4, #4]
 800c6e6:	04d9      	lsls	r1, r3, #19
 800c6e8:	6922      	ldr	r2, [r4, #16]
 800c6ea:	6022      	str	r2, [r4, #0]
 800c6ec:	d504      	bpl.n	800c6f8 <__sflush_r+0x78>
 800c6ee:	1c42      	adds	r2, r0, #1
 800c6f0:	d101      	bne.n	800c6f6 <__sflush_r+0x76>
 800c6f2:	682b      	ldr	r3, [r5, #0]
 800c6f4:	b903      	cbnz	r3, 800c6f8 <__sflush_r+0x78>
 800c6f6:	6560      	str	r0, [r4, #84]	@ 0x54
 800c6f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c6fa:	602f      	str	r7, [r5, #0]
 800c6fc:	b1b9      	cbz	r1, 800c72e <__sflush_r+0xae>
 800c6fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c702:	4299      	cmp	r1, r3
 800c704:	d002      	beq.n	800c70c <__sflush_r+0x8c>
 800c706:	4628      	mov	r0, r5
 800c708:	f7ff fbf4 	bl	800bef4 <_free_r>
 800c70c:	2300      	movs	r3, #0
 800c70e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c710:	e00d      	b.n	800c72e <__sflush_r+0xae>
 800c712:	2301      	movs	r3, #1
 800c714:	4628      	mov	r0, r5
 800c716:	47b0      	blx	r6
 800c718:	4602      	mov	r2, r0
 800c71a:	1c50      	adds	r0, r2, #1
 800c71c:	d1c9      	bne.n	800c6b2 <__sflush_r+0x32>
 800c71e:	682b      	ldr	r3, [r5, #0]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d0c6      	beq.n	800c6b2 <__sflush_r+0x32>
 800c724:	2b1d      	cmp	r3, #29
 800c726:	d001      	beq.n	800c72c <__sflush_r+0xac>
 800c728:	2b16      	cmp	r3, #22
 800c72a:	d11e      	bne.n	800c76a <__sflush_r+0xea>
 800c72c:	602f      	str	r7, [r5, #0]
 800c72e:	2000      	movs	r0, #0
 800c730:	e022      	b.n	800c778 <__sflush_r+0xf8>
 800c732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c736:	b21b      	sxth	r3, r3
 800c738:	e01b      	b.n	800c772 <__sflush_r+0xf2>
 800c73a:	690f      	ldr	r7, [r1, #16]
 800c73c:	2f00      	cmp	r7, #0
 800c73e:	d0f6      	beq.n	800c72e <__sflush_r+0xae>
 800c740:	0793      	lsls	r3, r2, #30
 800c742:	680e      	ldr	r6, [r1, #0]
 800c744:	bf08      	it	eq
 800c746:	694b      	ldreq	r3, [r1, #20]
 800c748:	600f      	str	r7, [r1, #0]
 800c74a:	bf18      	it	ne
 800c74c:	2300      	movne	r3, #0
 800c74e:	eba6 0807 	sub.w	r8, r6, r7
 800c752:	608b      	str	r3, [r1, #8]
 800c754:	f1b8 0f00 	cmp.w	r8, #0
 800c758:	dde9      	ble.n	800c72e <__sflush_r+0xae>
 800c75a:	6a21      	ldr	r1, [r4, #32]
 800c75c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c75e:	4643      	mov	r3, r8
 800c760:	463a      	mov	r2, r7
 800c762:	4628      	mov	r0, r5
 800c764:	47b0      	blx	r6
 800c766:	2800      	cmp	r0, #0
 800c768:	dc08      	bgt.n	800c77c <__sflush_r+0xfc>
 800c76a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c76e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c772:	81a3      	strh	r3, [r4, #12]
 800c774:	f04f 30ff 	mov.w	r0, #4294967295
 800c778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c77c:	4407      	add	r7, r0
 800c77e:	eba8 0800 	sub.w	r8, r8, r0
 800c782:	e7e7      	b.n	800c754 <__sflush_r+0xd4>
 800c784:	20400001 	.word	0x20400001

0800c788 <_fflush_r>:
 800c788:	b538      	push	{r3, r4, r5, lr}
 800c78a:	690b      	ldr	r3, [r1, #16]
 800c78c:	4605      	mov	r5, r0
 800c78e:	460c      	mov	r4, r1
 800c790:	b913      	cbnz	r3, 800c798 <_fflush_r+0x10>
 800c792:	2500      	movs	r5, #0
 800c794:	4628      	mov	r0, r5
 800c796:	bd38      	pop	{r3, r4, r5, pc}
 800c798:	b118      	cbz	r0, 800c7a2 <_fflush_r+0x1a>
 800c79a:	6a03      	ldr	r3, [r0, #32]
 800c79c:	b90b      	cbnz	r3, 800c7a2 <_fflush_r+0x1a>
 800c79e:	f7ff f9af 	bl	800bb00 <__sinit>
 800c7a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d0f3      	beq.n	800c792 <_fflush_r+0xa>
 800c7aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c7ac:	07d0      	lsls	r0, r2, #31
 800c7ae:	d404      	bmi.n	800c7ba <_fflush_r+0x32>
 800c7b0:	0599      	lsls	r1, r3, #22
 800c7b2:	d402      	bmi.n	800c7ba <_fflush_r+0x32>
 800c7b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7b6:	f7ff fb9a 	bl	800beee <__retarget_lock_acquire_recursive>
 800c7ba:	4628      	mov	r0, r5
 800c7bc:	4621      	mov	r1, r4
 800c7be:	f7ff ff5f 	bl	800c680 <__sflush_r>
 800c7c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c7c4:	07da      	lsls	r2, r3, #31
 800c7c6:	4605      	mov	r5, r0
 800c7c8:	d4e4      	bmi.n	800c794 <_fflush_r+0xc>
 800c7ca:	89a3      	ldrh	r3, [r4, #12]
 800c7cc:	059b      	lsls	r3, r3, #22
 800c7ce:	d4e1      	bmi.n	800c794 <_fflush_r+0xc>
 800c7d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7d2:	f7ff fb8d 	bl	800bef0 <__retarget_lock_release_recursive>
 800c7d6:	e7dd      	b.n	800c794 <_fflush_r+0xc>

0800c7d8 <__swhatbuf_r>:
 800c7d8:	b570      	push	{r4, r5, r6, lr}
 800c7da:	460c      	mov	r4, r1
 800c7dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7e0:	2900      	cmp	r1, #0
 800c7e2:	b096      	sub	sp, #88	@ 0x58
 800c7e4:	4615      	mov	r5, r2
 800c7e6:	461e      	mov	r6, r3
 800c7e8:	da0d      	bge.n	800c806 <__swhatbuf_r+0x2e>
 800c7ea:	89a3      	ldrh	r3, [r4, #12]
 800c7ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c7f0:	f04f 0100 	mov.w	r1, #0
 800c7f4:	bf14      	ite	ne
 800c7f6:	2340      	movne	r3, #64	@ 0x40
 800c7f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c7fc:	2000      	movs	r0, #0
 800c7fe:	6031      	str	r1, [r6, #0]
 800c800:	602b      	str	r3, [r5, #0]
 800c802:	b016      	add	sp, #88	@ 0x58
 800c804:	bd70      	pop	{r4, r5, r6, pc}
 800c806:	466a      	mov	r2, sp
 800c808:	f000 f848 	bl	800c89c <_fstat_r>
 800c80c:	2800      	cmp	r0, #0
 800c80e:	dbec      	blt.n	800c7ea <__swhatbuf_r+0x12>
 800c810:	9901      	ldr	r1, [sp, #4]
 800c812:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c816:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c81a:	4259      	negs	r1, r3
 800c81c:	4159      	adcs	r1, r3
 800c81e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c822:	e7eb      	b.n	800c7fc <__swhatbuf_r+0x24>

0800c824 <__smakebuf_r>:
 800c824:	898b      	ldrh	r3, [r1, #12]
 800c826:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c828:	079d      	lsls	r5, r3, #30
 800c82a:	4606      	mov	r6, r0
 800c82c:	460c      	mov	r4, r1
 800c82e:	d507      	bpl.n	800c840 <__smakebuf_r+0x1c>
 800c830:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c834:	6023      	str	r3, [r4, #0]
 800c836:	6123      	str	r3, [r4, #16]
 800c838:	2301      	movs	r3, #1
 800c83a:	6163      	str	r3, [r4, #20]
 800c83c:	b003      	add	sp, #12
 800c83e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c840:	ab01      	add	r3, sp, #4
 800c842:	466a      	mov	r2, sp
 800c844:	f7ff ffc8 	bl	800c7d8 <__swhatbuf_r>
 800c848:	9f00      	ldr	r7, [sp, #0]
 800c84a:	4605      	mov	r5, r0
 800c84c:	4639      	mov	r1, r7
 800c84e:	4630      	mov	r0, r6
 800c850:	f7ff fbbc 	bl	800bfcc <_malloc_r>
 800c854:	b948      	cbnz	r0, 800c86a <__smakebuf_r+0x46>
 800c856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c85a:	059a      	lsls	r2, r3, #22
 800c85c:	d4ee      	bmi.n	800c83c <__smakebuf_r+0x18>
 800c85e:	f023 0303 	bic.w	r3, r3, #3
 800c862:	f043 0302 	orr.w	r3, r3, #2
 800c866:	81a3      	strh	r3, [r4, #12]
 800c868:	e7e2      	b.n	800c830 <__smakebuf_r+0xc>
 800c86a:	89a3      	ldrh	r3, [r4, #12]
 800c86c:	6020      	str	r0, [r4, #0]
 800c86e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c872:	81a3      	strh	r3, [r4, #12]
 800c874:	9b01      	ldr	r3, [sp, #4]
 800c876:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c87a:	b15b      	cbz	r3, 800c894 <__smakebuf_r+0x70>
 800c87c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c880:	4630      	mov	r0, r6
 800c882:	f000 f81d 	bl	800c8c0 <_isatty_r>
 800c886:	b128      	cbz	r0, 800c894 <__smakebuf_r+0x70>
 800c888:	89a3      	ldrh	r3, [r4, #12]
 800c88a:	f023 0303 	bic.w	r3, r3, #3
 800c88e:	f043 0301 	orr.w	r3, r3, #1
 800c892:	81a3      	strh	r3, [r4, #12]
 800c894:	89a3      	ldrh	r3, [r4, #12]
 800c896:	431d      	orrs	r5, r3
 800c898:	81a5      	strh	r5, [r4, #12]
 800c89a:	e7cf      	b.n	800c83c <__smakebuf_r+0x18>

0800c89c <_fstat_r>:
 800c89c:	b538      	push	{r3, r4, r5, lr}
 800c89e:	4d07      	ldr	r5, [pc, #28]	@ (800c8bc <_fstat_r+0x20>)
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	4604      	mov	r4, r0
 800c8a4:	4608      	mov	r0, r1
 800c8a6:	4611      	mov	r1, r2
 800c8a8:	602b      	str	r3, [r5, #0]
 800c8aa:	f7ff f83e 	bl	800b92a <_fstat>
 800c8ae:	1c43      	adds	r3, r0, #1
 800c8b0:	d102      	bne.n	800c8b8 <_fstat_r+0x1c>
 800c8b2:	682b      	ldr	r3, [r5, #0]
 800c8b4:	b103      	cbz	r3, 800c8b8 <_fstat_r+0x1c>
 800c8b6:	6023      	str	r3, [r4, #0]
 800c8b8:	bd38      	pop	{r3, r4, r5, pc}
 800c8ba:	bf00      	nop
 800c8bc:	20000dcc 	.word	0x20000dcc

0800c8c0 <_isatty_r>:
 800c8c0:	b538      	push	{r3, r4, r5, lr}
 800c8c2:	4d06      	ldr	r5, [pc, #24]	@ (800c8dc <_isatty_r+0x1c>)
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	4604      	mov	r4, r0
 800c8c8:	4608      	mov	r0, r1
 800c8ca:	602b      	str	r3, [r5, #0]
 800c8cc:	f7ff f83d 	bl	800b94a <_isatty>
 800c8d0:	1c43      	adds	r3, r0, #1
 800c8d2:	d102      	bne.n	800c8da <_isatty_r+0x1a>
 800c8d4:	682b      	ldr	r3, [r5, #0]
 800c8d6:	b103      	cbz	r3, 800c8da <_isatty_r+0x1a>
 800c8d8:	6023      	str	r3, [r4, #0]
 800c8da:	bd38      	pop	{r3, r4, r5, pc}
 800c8dc:	20000dcc 	.word	0x20000dcc

0800c8e0 <_sbrk_r>:
 800c8e0:	b538      	push	{r3, r4, r5, lr}
 800c8e2:	4d06      	ldr	r5, [pc, #24]	@ (800c8fc <_sbrk_r+0x1c>)
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	4604      	mov	r4, r0
 800c8e8:	4608      	mov	r0, r1
 800c8ea:	602b      	str	r3, [r5, #0]
 800c8ec:	f7ff f846 	bl	800b97c <_sbrk>
 800c8f0:	1c43      	adds	r3, r0, #1
 800c8f2:	d102      	bne.n	800c8fa <_sbrk_r+0x1a>
 800c8f4:	682b      	ldr	r3, [r5, #0]
 800c8f6:	b103      	cbz	r3, 800c8fa <_sbrk_r+0x1a>
 800c8f8:	6023      	str	r3, [r4, #0]
 800c8fa:	bd38      	pop	{r3, r4, r5, pc}
 800c8fc:	20000dcc 	.word	0x20000dcc

0800c900 <_init>:
 800c900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c902:	bf00      	nop
 800c904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c906:	bc08      	pop	{r3}
 800c908:	469e      	mov	lr, r3
 800c90a:	4770      	bx	lr

0800c90c <_fini>:
 800c90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c90e:	bf00      	nop
 800c910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c912:	bc08      	pop	{r3}
 800c914:	469e      	mov	lr, r3
 800c916:	4770      	bx	lr
