<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.5">
  <compounddef id="structdw__i2s__rx__reg" kind="struct" prot="public">
    <compoundname>dw_i2s_rx_reg</compoundname>
    <includes refid="dw__i2s_8h" local="no">dw_i2s.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a46696e9d7bb30de77541c82b647a3b52" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::IER</definition>
        <argsstring></argsstring>
        <name>IER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x000) : Enable Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="115" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="115" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga42c190a80f098936146f1deb315f1b48" compoundref="dw__i2s_8c" startline="80" endline="83">dw_i2s_rx_enable</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ace289c6f433b82b3439b83e84c840f3d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::IRER</definition>
        <argsstring></argsstring>
        <name>IRER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x004) : I2S Receiver Block Enable Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="116" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="116" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga5a33da03f5c5864b9504c34ae76f473f" compoundref="dw__i2s_8c" startline="97" endline="100">dw_i2s_rx_block_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga0d8e62d0521faf55b42758250100e6c7" compoundref="dw__i2s_8c" startline="102" endline="105">dw_i2s_rx_block_enable</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a8ed02f104ef3f2e032ea5694ffd93da2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ITER</definition>
        <argsstring></argsstring>
        <name>ITER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0X008) : I2S Transmitter Block Enable Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="117" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ad50ec020b176374241a280c3d96a5b7f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::CER</definition>
        <argsstring></argsstring>
        <name>CER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x00C) : Clock Enable Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="118" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="118" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga6e1790c58b29db1eaca63babfbc3630f" compoundref="dw__i2s_8c" startline="440" endline="443">dw_i2s_rx_clock_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga0eedfd3889793d542b540d0993e547e2" compoundref="dw__i2s_8c" startline="435" endline="438">dw_i2s_rx_clock_enable</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a18f1d1fd063db9c5163c378643249556" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::CCR</definition>
        <argsstring></argsstring>
        <name>CCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x010) : Clock Configuration Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="119" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="119" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gaead710ae56669826c874559d81f52dec" compoundref="dw__i2s_8c" startline="453" endline="457">dw_i2s_rx_set_wss</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a09a7ca647a9382ebf38d23a6049275ce" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RXFFR</definition>
        <argsstring></argsstring>
        <name>RXFFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x014) : Receiver Block FIFO Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="120" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="120" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga5db720a7b172bb59b304bbb328eed027" compoundref="dw__i2s_8c" startline="460" endline="463">dw_i2s_rx_flush_fifo</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a1a1705f4c0772d5cd72f54aa7a7701d8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TXFFR</definition>
        <argsstring></argsstring>
        <name>TXFFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x018) : Transmitter Block FIFO Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="121" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a2ae6c6500ff6ae98883a984d2db45d4d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x01C) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="122" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aa71c5ade7b142b3eb35d735c0ae99ee5" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::LRBR0</definition>
        <argsstring></argsstring>
        <name>LRBR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x020) : Left Receive Buffer 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="123" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a793b18c397582e127e45aeaf2e83f0bd" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RRBR0</definition>
        <argsstring></argsstring>
        <name>RRBR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x024) : Right Receive Buffer 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="124" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aebfd972b3a8b37d3ec7295370d06bdd5" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RER0</definition>
        <argsstring></argsstring>
        <name>RER0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x028) : Receive Enable Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="125" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="125" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gaea32166a6d2d5581a5d9f5e9a648f896" compoundref="dw__i2s_8c" startline="118" endline="137">dw_i2s_rx_channel_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gac72696308e708da2b4538c4a109df000" compoundref="dw__i2s_8c" startline="139" endline="158">dw_i2s_rx_channel_enable</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ae82a16f55eee8c447e50b3b0f7921486" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TER0</definition>
        <argsstring></argsstring>
        <name>TER0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x02C) : Transmit Enable Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="126" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aa650c2e7b856a99fa238bf9a6e9f31c0" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RCR0</definition>
        <argsstring></argsstring>
        <name>RCR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x030) : Receive Configuration Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="127" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1afe88adec085f3fe17c25b77cd3ca1d7c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TCR0</definition>
        <argsstring></argsstring>
        <name>TCR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x034) : Transmit Configuration Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="128" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ace54b51a48ca92d79e6a0b7bf3ea9c0f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ISR0</definition>
        <argsstring></argsstring>
        <name>ISR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x038) : Interrupt Status Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="129" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="129" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___f_u_n_c_d_l_r_1ga1d9ef7056c96a5d52a6fe3ef1cb132e4" compoundref="dw__i2s_8c" startline="2062" endline="2132">dw_i2s_read</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a90ea430f0f3c09cf78c59fab3c578f2d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::IMR0</definition>
        <argsstring></argsstring>
        <name>IMR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x03C) : Interrupt Mask Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="130" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="130" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga1956c2dac5ee5053e095aa0bd4e541b4" compoundref="dw__i2s_8c" startline="269" endline="288">dw_i2s_rx_mask_interrupt</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gadac08360b21a67279c82986a198fcbbd" compoundref="dw__i2s_8c" startline="248" endline="267">dw_i2s_rx_unmask_interrupt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1abee17aa6d13f369be4c82f47cadbc327" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ROR0</definition>
        <argsstring></argsstring>
        <name>ROR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x040) : Receive Overrun Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="131" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="131" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gad2b59014282183a83ee8f9cc95e24ccb" compoundref="dw__i2s_8c" startline="204" endline="223">dw_i2s_rx_clear_overrun_interrupt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aa9a1a30908c89cd0a5ee49059e26c084" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TOR0</definition>
        <argsstring></argsstring>
        <name>TOR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x044) : Transmit Overrun Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="132" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1afdbd92600053da5274db7c777f235f03" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RFCR0</definition>
        <argsstring></argsstring>
        <name>RFCR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x048) : Receive FIFO Configuration Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="133" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="133" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga3f9296d45647849dd782ee96574b3ddc" compoundref="dw__i2s_8c" startline="380" endline="401">dw_i2s_rx_get_rxchdt</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga77a9ce680646b27629cfa784e76f48e3" compoundref="dw__i2s_8c" startline="404" endline="421">dw_i2s_rx_set_rxchdt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ad0c147f15b9bc7116cba0dc62a6aa33c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TFCR0</definition>
        <argsstring></argsstring>
        <name>TFCR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x04C) : Transmit FIFO Configuration Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="134" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1acf67b309d5ca45b11a0f01e17f008fa1" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RFF0</definition>
        <argsstring></argsstring>
        <name>RFF0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x050) : Receive FIFO Flush 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="135" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a5e2f8ac7b2a0f3c4e3e72d5cb51b5290" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TFF0</definition>
        <argsstring></argsstring>
        <name>TFF0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x054) : Transmit FIFO Flush 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="136" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="136" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a9aeb4a8d5c5b7e92cca4500ea5c6a4ca" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RESERVED1[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x058) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="137" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="137" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1abb45b54a19b53124ae27adf8815e8f44" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::LRBR1</definition>
        <argsstring></argsstring>
        <name>LRBR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x060) : Left Receive Buffer 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="138" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="138" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a8fb28c70d740e3f92333f43b5f0a7f57" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RRBR1</definition>
        <argsstring></argsstring>
        <name>RRBR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x064) : Right Receive Buffer 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="139" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="139" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a4378ab823bd3c7fffe471cfb1789aa8a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RER1</definition>
        <argsstring></argsstring>
        <name>RER1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x068) : Receive Enable Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="140" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="140" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gaea32166a6d2d5581a5d9f5e9a648f896" compoundref="dw__i2s_8c" startline="118" endline="137">dw_i2s_rx_channel_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gac72696308e708da2b4538c4a109df000" compoundref="dw__i2s_8c" startline="139" endline="158">dw_i2s_rx_channel_enable</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a3800822ba0144c9e30e5fc369d0d95fe" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TER1</definition>
        <argsstring></argsstring>
        <name>TER1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x06C) : Transmit Enable Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="141" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aeeec1060a8d07a832d1fc59d7b8eca8d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RCR1</definition>
        <argsstring></argsstring>
        <name>RCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x070) : Receive Configuration Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="142" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="142" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ab49e065a276d310149b922c2014af4bc" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TCR1</definition>
        <argsstring></argsstring>
        <name>TCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x074) : Transmit Configuration Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="143" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="143" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a25d1cb947c1889b8f9b2c9e345f10feb" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ISR1</definition>
        <argsstring></argsstring>
        <name>ISR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x078) : Interrupt Status Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="144" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="144" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aa975fb692f9ed5a40cc32bd772928276" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::IMR1</definition>
        <argsstring></argsstring>
        <name>IMR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x07C) : Interrupt Mask Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="145" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="145" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga1956c2dac5ee5053e095aa0bd4e541b4" compoundref="dw__i2s_8c" startline="269" endline="288">dw_i2s_rx_mask_interrupt</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gadac08360b21a67279c82986a198fcbbd" compoundref="dw__i2s_8c" startline="248" endline="267">dw_i2s_rx_unmask_interrupt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a522f9993274f420068ffd91b7a990d3d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ROR1</definition>
        <argsstring></argsstring>
        <name>ROR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x080) : Receive Overrun Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="146" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="146" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gad2b59014282183a83ee8f9cc95e24ccb" compoundref="dw__i2s_8c" startline="204" endline="223">dw_i2s_rx_clear_overrun_interrupt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a515f6822da89a0f77207419ed572bd69" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TOR1</definition>
        <argsstring></argsstring>
        <name>TOR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x084) : Transmit Overrun Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="147" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a4a83e5e8ba102919356fbb187032ed4f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RFCR1</definition>
        <argsstring></argsstring>
        <name>RFCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x088) : Receive FIFO Configuration Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="148" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="148" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga3f9296d45647849dd782ee96574b3ddc" compoundref="dw__i2s_8c" startline="380" endline="401">dw_i2s_rx_get_rxchdt</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga77a9ce680646b27629cfa784e76f48e3" compoundref="dw__i2s_8c" startline="404" endline="421">dw_i2s_rx_set_rxchdt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a5a7b8024c01c1762db5a709df88ea2ee" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TFCR1</definition>
        <argsstring></argsstring>
        <name>TFCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x08C) : Transmit FIFO Configuration Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="149" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="149" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a5f354420786257e6c04d3629c1ea8bb3" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RFF1</definition>
        <argsstring></argsstring>
        <name>RFF1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x090) : Receive FIFO Flush 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="150" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="150" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a65e46df54e26219f112ecb9ccaa79642" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TFF1</definition>
        <argsstring></argsstring>
        <name>TFF1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x094) : Transmit FIFO Flush 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="151" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a4acbdb90ab095eb2d2dc6e8d3be03a17" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RESERVED2[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x098) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="152" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="152" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a8bc184e1ddf50ec91670bae5aabdd1cb" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::LRBR2</definition>
        <argsstring></argsstring>
        <name>LRBR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0A0) : Left Receive Buffer 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="153" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="153" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a596976e7f964cb8c0236d288c5f9c9ef" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RRBR2</definition>
        <argsstring></argsstring>
        <name>RRBR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0A4) : Right Receive Buffer 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="154" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="154" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a524e6a5cfc3ccc738522527047e2e315" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RER2</definition>
        <argsstring></argsstring>
        <name>RER2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0A8) : Receive Enable Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="155" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="155" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gaea32166a6d2d5581a5d9f5e9a648f896" compoundref="dw__i2s_8c" startline="118" endline="137">dw_i2s_rx_channel_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gac72696308e708da2b4538c4a109df000" compoundref="dw__i2s_8c" startline="139" endline="158">dw_i2s_rx_channel_enable</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a613f77aced82d5413ddf432d993cb22a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TER2</definition>
        <argsstring></argsstring>
        <name>TER2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0AC) : Transmit Enable Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="156" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="156" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ab32fd9987e6771204b85f009e13c18f6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RCR2</definition>
        <argsstring></argsstring>
        <name>RCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0B0) : Receive Configuration Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="157" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="157" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ab9609012b8600725df85e78435d006be" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TCR2</definition>
        <argsstring></argsstring>
        <name>TCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0B4) : Transmit Configuration Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="158" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="158" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a283e4eca161206f0d5ff1cf57dd39557" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ISR2</definition>
        <argsstring></argsstring>
        <name>ISR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0B8) : Interrupt Status Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="159" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="159" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ac02596b02a112214b8ccdd08226de6dd" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::IMR2</definition>
        <argsstring></argsstring>
        <name>IMR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0BC) : Interrupt Mask Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="160" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="160" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga1956c2dac5ee5053e095aa0bd4e541b4" compoundref="dw__i2s_8c" startline="269" endline="288">dw_i2s_rx_mask_interrupt</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gadac08360b21a67279c82986a198fcbbd" compoundref="dw__i2s_8c" startline="248" endline="267">dw_i2s_rx_unmask_interrupt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a0a9becb4903c0a19ef6bdbeebca83077" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ROR2</definition>
        <argsstring></argsstring>
        <name>ROR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0C0) : Receive Overrun Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="161" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="161" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gad2b59014282183a83ee8f9cc95e24ccb" compoundref="dw__i2s_8c" startline="204" endline="223">dw_i2s_rx_clear_overrun_interrupt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a2646630a9b2b26a88fac43507d3b7616" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TOR2</definition>
        <argsstring></argsstring>
        <name>TOR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0C4) : Transmit Overrun Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="162" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="162" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a9356bdaded622431aa814ca0def4fa5b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RFCR2</definition>
        <argsstring></argsstring>
        <name>RFCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0C8) : Receive FIFO Configuration Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="163" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="163" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga3f9296d45647849dd782ee96574b3ddc" compoundref="dw__i2s_8c" startline="380" endline="401">dw_i2s_rx_get_rxchdt</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga77a9ce680646b27629cfa784e76f48e3" compoundref="dw__i2s_8c" startline="404" endline="421">dw_i2s_rx_set_rxchdt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ac0c537a6ea5c9dcfbba67e6b52a7d853" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TFCR2</definition>
        <argsstring></argsstring>
        <name>TFCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0CC) : Transmit FIFO Configuration Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="164" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1addac43066737dac0ad7745086166dbf6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RFF2</definition>
        <argsstring></argsstring>
        <name>RFF2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0D0) : Receive FIFO Flush 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="165" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="165" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ac78689f3bf6b3575c788de7408717517" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TFF2</definition>
        <argsstring></argsstring>
        <name>TFF2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0D4) : Transmit FIFO Flush 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="166" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="166" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a1898df4fe400fe6d5f8baac7460f40c8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RESERVED3[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0D8) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="167" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a572fffa2fadcf868f0695b3089eaa196" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::LRBR3</definition>
        <argsstring></argsstring>
        <name>LRBR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0E0) : Left Receive Buffer 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="168" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="168" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a6e80cc49ffb6d19ca99d6ecc642525fa" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RRBR3</definition>
        <argsstring></argsstring>
        <name>RRBR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0E4) : Right Receive Buffer 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="169" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="169" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a4d985545c53f503500b9849d17fa4d8d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RER3</definition>
        <argsstring></argsstring>
        <name>RER3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0E8) : Receive Enable Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="170" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="170" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gaea32166a6d2d5581a5d9f5e9a648f896" compoundref="dw__i2s_8c" startline="118" endline="137">dw_i2s_rx_channel_disable</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gac72696308e708da2b4538c4a109df000" compoundref="dw__i2s_8c" startline="139" endline="158">dw_i2s_rx_channel_enable</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a66d5ae427916204a6426bcdd60b6fe92" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TER3</definition>
        <argsstring></argsstring>
        <name>TER3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0EC) : Transmit Enable Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="171" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="171" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ad7d5605be2f4d1247ad0ed44839c36c9" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RCR3</definition>
        <argsstring></argsstring>
        <name>RCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0F0) : Receive Configuration Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="172" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="172" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aa79f44948552e7ca0d0409f295edd9a7" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TCR3</definition>
        <argsstring></argsstring>
        <name>TCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0F4) : Transmit Configuration Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="173" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="173" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a9c61db8b1dcc94bdc40b3dd5577fa6e6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ISR3</definition>
        <argsstring></argsstring>
        <name>ISR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0F8) : Interrupt Status Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="174" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="174" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ae66c0c36e4bd491b997de08a47f3d1ac" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::IMR3</definition>
        <argsstring></argsstring>
        <name>IMR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0FC) : Interrupt Mask Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="175" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="175" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga1956c2dac5ee5053e095aa0bd4e541b4" compoundref="dw__i2s_8c" startline="269" endline="288">dw_i2s_rx_mask_interrupt</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gadac08360b21a67279c82986a198fcbbd" compoundref="dw__i2s_8c" startline="248" endline="267">dw_i2s_rx_unmask_interrupt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a9d8e35261408a381aea987d282db8761" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::ROR3</definition>
        <argsstring></argsstring>
        <name>ROR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x100) : Receive Overrun Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="176" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="176" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1gad2b59014282183a83ee8f9cc95e24ccb" compoundref="dw__i2s_8c" startline="204" endline="223">dw_i2s_rx_clear_overrun_interrupt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a6d7b2a3f8020953ab1c29e294452a485" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TOR3</definition>
        <argsstring></argsstring>
        <name>TOR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x104) : Transmit Overrun Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="177" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a8ecd71855baab0fa8c6a46d62ac009a2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RFCR3</definition>
        <argsstring></argsstring>
        <name>RFCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x108) : Receive FIFO Configuration Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="178" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="178" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga3f9296d45647849dd782ee96574b3ddc" compoundref="dw__i2s_8c" startline="380" endline="401">dw_i2s_rx_get_rxchdt</referencedby>
        <referencedby refid="group___d_e_v_i_c_e___d_w___i2_s___s_t_a_t_i_c_1ga77a9ce680646b27629cfa784e76f48e3" compoundref="dw__i2s_8c" startline="404" endline="421">dw_i2s_rx_set_rxchdt</referencedby>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1afd132f3411a6d6c572a12797b2e4505d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TFCR3</definition>
        <argsstring></argsstring>
        <name>TFCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x10C) : Transmit FIFO Configuration Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="179" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="179" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a96f0bb8b6d6b25529a176967547cbeca" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RFF3</definition>
        <argsstring></argsstring>
        <name>RFF3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x110) : Receive FIFO Flush 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="180" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="180" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aaf7e4426eb935ca9dcedd1c37dbe380f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TFF3</definition>
        <argsstring></argsstring>
        <name>TFF3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x114) : Transmit FIFO Flush 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="181" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="181" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1af6a1d6ee88e3fae0d5c5a413cc639294" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RESERVED4[42]</definition>
        <argsstring>[42]</argsstring>
        <name>RESERVED4</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x118) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="182" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="182" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a0ae01fd1b27a634e2b52501f9788fa18" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RXDMA</definition>
        <argsstring></argsstring>
        <name>RXDMA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1C0) : Receiver Block DMA Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="183" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="183" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1aeea48db41dc3309789e73119ed9113bf" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RRXDMA</definition>
        <argsstring></argsstring>
        <name>RRXDMA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1C4) : Reset Receiver Block DMA Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="184" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="184" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1af96c9a34fe5122e978dc90d329a2acbf" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::TXDMA</definition>
        <argsstring></argsstring>
        <name>TXDMA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1C8) : Transmitter Block DMA Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="185" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="185" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ad5143c87d38978b3aad76582bb754a03" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RTXDMA</definition>
        <argsstring></argsstring>
        <name>RTXDMA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1CC) : Reset Transmitter Block DMA Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="186" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="186" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1acaf510751abee85c24a2ce2d2887e6d1" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::RESERVED5[8]</definition>
        <argsstring>[8]</argsstring>
        <name>RESERVED5</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1D0) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="187" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="187" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1ad1bc62623cadd18de4d2462a3c9bde08" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::I2S_COMP_PARAM_2</definition>
        <argsstring></argsstring>
        <name>I2S_COMP_PARAM_2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1F0) : Component Parameter 2 Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="188" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="188" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a55f7b970cc36ca8ba4289a2017537e52" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::I2S_COMP_PARAM_1</definition>
        <argsstring></argsstring>
        <name>I2S_COMP_PARAM_1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1F4) : Component Parameter 1 Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="189" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="189" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a5c587f615dea0de225519ab652ea499e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::I2S_COMP_VERSION</definition>
        <argsstring></argsstring>
        <name>I2S_COMP_VERSION</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1F8) : Component Version ID </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="190" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="190" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__rx__reg_1a0567e1662a78504133e93a60ea016262" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_rx_reg::I2S_COMP_TYPE</definition>
        <argsstring></argsstring>
        <name>I2S_COMP_TYPE</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1FC) : DesignWare Component Type </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="191" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="191" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>DesignWare I2S receiver register structure. </para>    </briefdescription>
    <detaileddescription>
<para>Detailed struct description of DesignWare I2S receiver </para>    </detaileddescription>
    <collaborationgraph>
      <node id="207">
        <label>dw_i2s_rx_reg</label>
        <link refid="structdw__i2s__rx__reg"/>
      </node>
    </collaborationgraph>
    <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="114" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="114" bodyend="192"/>
    <listofallmembers>
      <member refid="structdw__i2s__rx__reg_1a18f1d1fd063db9c5163c378643249556" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>CCR</name></member>
      <member refid="structdw__i2s__rx__reg_1ad50ec020b176374241a280c3d96a5b7f" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>CER</name></member>
      <member refid="structdw__i2s__rx__reg_1a55f7b970cc36ca8ba4289a2017537e52" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>I2S_COMP_PARAM_1</name></member>
      <member refid="structdw__i2s__rx__reg_1ad1bc62623cadd18de4d2462a3c9bde08" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>I2S_COMP_PARAM_2</name></member>
      <member refid="structdw__i2s__rx__reg_1a0567e1662a78504133e93a60ea016262" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>I2S_COMP_TYPE</name></member>
      <member refid="structdw__i2s__rx__reg_1a5c587f615dea0de225519ab652ea499e" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>I2S_COMP_VERSION</name></member>
      <member refid="structdw__i2s__rx__reg_1a46696e9d7bb30de77541c82b647a3b52" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>IER</name></member>
      <member refid="structdw__i2s__rx__reg_1a90ea430f0f3c09cf78c59fab3c578f2d" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>IMR0</name></member>
      <member refid="structdw__i2s__rx__reg_1aa975fb692f9ed5a40cc32bd772928276" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>IMR1</name></member>
      <member refid="structdw__i2s__rx__reg_1ac02596b02a112214b8ccdd08226de6dd" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>IMR2</name></member>
      <member refid="structdw__i2s__rx__reg_1ae66c0c36e4bd491b997de08a47f3d1ac" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>IMR3</name></member>
      <member refid="structdw__i2s__rx__reg_1ace289c6f433b82b3439b83e84c840f3d" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>IRER</name></member>
      <member refid="structdw__i2s__rx__reg_1ace54b51a48ca92d79e6a0b7bf3ea9c0f" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ISR0</name></member>
      <member refid="structdw__i2s__rx__reg_1a25d1cb947c1889b8f9b2c9e345f10feb" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ISR1</name></member>
      <member refid="structdw__i2s__rx__reg_1a283e4eca161206f0d5ff1cf57dd39557" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ISR2</name></member>
      <member refid="structdw__i2s__rx__reg_1a9c61db8b1dcc94bdc40b3dd5577fa6e6" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ISR3</name></member>
      <member refid="structdw__i2s__rx__reg_1a8ed02f104ef3f2e032ea5694ffd93da2" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ITER</name></member>
      <member refid="structdw__i2s__rx__reg_1aa71c5ade7b142b3eb35d735c0ae99ee5" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>LRBR0</name></member>
      <member refid="structdw__i2s__rx__reg_1abb45b54a19b53124ae27adf8815e8f44" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>LRBR1</name></member>
      <member refid="structdw__i2s__rx__reg_1a8bc184e1ddf50ec91670bae5aabdd1cb" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>LRBR2</name></member>
      <member refid="structdw__i2s__rx__reg_1a572fffa2fadcf868f0695b3089eaa196" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>LRBR3</name></member>
      <member refid="structdw__i2s__rx__reg_1aa650c2e7b856a99fa238bf9a6e9f31c0" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RCR0</name></member>
      <member refid="structdw__i2s__rx__reg_1aeeec1060a8d07a832d1fc59d7b8eca8d" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RCR1</name></member>
      <member refid="structdw__i2s__rx__reg_1ab32fd9987e6771204b85f009e13c18f6" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RCR2</name></member>
      <member refid="structdw__i2s__rx__reg_1ad7d5605be2f4d1247ad0ed44839c36c9" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RCR3</name></member>
      <member refid="structdw__i2s__rx__reg_1aebfd972b3a8b37d3ec7295370d06bdd5" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RER0</name></member>
      <member refid="structdw__i2s__rx__reg_1a4378ab823bd3c7fffe471cfb1789aa8a" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RER1</name></member>
      <member refid="structdw__i2s__rx__reg_1a524e6a5cfc3ccc738522527047e2e315" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RER2</name></member>
      <member refid="structdw__i2s__rx__reg_1a4d985545c53f503500b9849d17fa4d8d" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RER3</name></member>
      <member refid="structdw__i2s__rx__reg_1a2ae6c6500ff6ae98883a984d2db45d4d" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RESERVED0</name></member>
      <member refid="structdw__i2s__rx__reg_1a9aeb4a8d5c5b7e92cca4500ea5c6a4ca" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RESERVED1</name></member>
      <member refid="structdw__i2s__rx__reg_1a4acbdb90ab095eb2d2dc6e8d3be03a17" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RESERVED2</name></member>
      <member refid="structdw__i2s__rx__reg_1a1898df4fe400fe6d5f8baac7460f40c8" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RESERVED3</name></member>
      <member refid="structdw__i2s__rx__reg_1af6a1d6ee88e3fae0d5c5a413cc639294" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RESERVED4</name></member>
      <member refid="structdw__i2s__rx__reg_1acaf510751abee85c24a2ce2d2887e6d1" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RESERVED5</name></member>
      <member refid="structdw__i2s__rx__reg_1afdbd92600053da5274db7c777f235f03" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RFCR0</name></member>
      <member refid="structdw__i2s__rx__reg_1a4a83e5e8ba102919356fbb187032ed4f" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RFCR1</name></member>
      <member refid="structdw__i2s__rx__reg_1a9356bdaded622431aa814ca0def4fa5b" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RFCR2</name></member>
      <member refid="structdw__i2s__rx__reg_1a8ecd71855baab0fa8c6a46d62ac009a2" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RFCR3</name></member>
      <member refid="structdw__i2s__rx__reg_1acf67b309d5ca45b11a0f01e17f008fa1" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RFF0</name></member>
      <member refid="structdw__i2s__rx__reg_1a5f354420786257e6c04d3629c1ea8bb3" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RFF1</name></member>
      <member refid="structdw__i2s__rx__reg_1addac43066737dac0ad7745086166dbf6" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RFF2</name></member>
      <member refid="structdw__i2s__rx__reg_1a96f0bb8b6d6b25529a176967547cbeca" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RFF3</name></member>
      <member refid="structdw__i2s__rx__reg_1abee17aa6d13f369be4c82f47cadbc327" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ROR0</name></member>
      <member refid="structdw__i2s__rx__reg_1a522f9993274f420068ffd91b7a990d3d" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ROR1</name></member>
      <member refid="structdw__i2s__rx__reg_1a0a9becb4903c0a19ef6bdbeebca83077" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ROR2</name></member>
      <member refid="structdw__i2s__rx__reg_1a9d8e35261408a381aea987d282db8761" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>ROR3</name></member>
      <member refid="structdw__i2s__rx__reg_1a793b18c397582e127e45aeaf2e83f0bd" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RRBR0</name></member>
      <member refid="structdw__i2s__rx__reg_1a8fb28c70d740e3f92333f43b5f0a7f57" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RRBR1</name></member>
      <member refid="structdw__i2s__rx__reg_1a596976e7f964cb8c0236d288c5f9c9ef" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RRBR2</name></member>
      <member refid="structdw__i2s__rx__reg_1a6e80cc49ffb6d19ca99d6ecc642525fa" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RRBR3</name></member>
      <member refid="structdw__i2s__rx__reg_1aeea48db41dc3309789e73119ed9113bf" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RRXDMA</name></member>
      <member refid="structdw__i2s__rx__reg_1ad5143c87d38978b3aad76582bb754a03" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RTXDMA</name></member>
      <member refid="structdw__i2s__rx__reg_1a0ae01fd1b27a634e2b52501f9788fa18" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RXDMA</name></member>
      <member refid="structdw__i2s__rx__reg_1a09a7ca647a9382ebf38d23a6049275ce" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>RXFFR</name></member>
      <member refid="structdw__i2s__rx__reg_1afe88adec085f3fe17c25b77cd3ca1d7c" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TCR0</name></member>
      <member refid="structdw__i2s__rx__reg_1ab49e065a276d310149b922c2014af4bc" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TCR1</name></member>
      <member refid="structdw__i2s__rx__reg_1ab9609012b8600725df85e78435d006be" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TCR2</name></member>
      <member refid="structdw__i2s__rx__reg_1aa79f44948552e7ca0d0409f295edd9a7" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TCR3</name></member>
      <member refid="structdw__i2s__rx__reg_1ae82a16f55eee8c447e50b3b0f7921486" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TER0</name></member>
      <member refid="structdw__i2s__rx__reg_1a3800822ba0144c9e30e5fc369d0d95fe" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TER1</name></member>
      <member refid="structdw__i2s__rx__reg_1a613f77aced82d5413ddf432d993cb22a" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TER2</name></member>
      <member refid="structdw__i2s__rx__reg_1a66d5ae427916204a6426bcdd60b6fe92" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TER3</name></member>
      <member refid="structdw__i2s__rx__reg_1ad0c147f15b9bc7116cba0dc62a6aa33c" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TFCR0</name></member>
      <member refid="structdw__i2s__rx__reg_1a5a7b8024c01c1762db5a709df88ea2ee" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TFCR1</name></member>
      <member refid="structdw__i2s__rx__reg_1ac0c537a6ea5c9dcfbba67e6b52a7d853" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TFCR2</name></member>
      <member refid="structdw__i2s__rx__reg_1afd132f3411a6d6c572a12797b2e4505d" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TFCR3</name></member>
      <member refid="structdw__i2s__rx__reg_1a5e2f8ac7b2a0f3c4e3e72d5cb51b5290" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TFF0</name></member>
      <member refid="structdw__i2s__rx__reg_1a65e46df54e26219f112ecb9ccaa79642" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TFF1</name></member>
      <member refid="structdw__i2s__rx__reg_1ac78689f3bf6b3575c788de7408717517" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TFF2</name></member>
      <member refid="structdw__i2s__rx__reg_1aaf7e4426eb935ca9dcedd1c37dbe380f" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TFF3</name></member>
      <member refid="structdw__i2s__rx__reg_1aa9a1a30908c89cd0a5ee49059e26c084" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TOR0</name></member>
      <member refid="structdw__i2s__rx__reg_1a515f6822da89a0f77207419ed572bd69" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TOR1</name></member>
      <member refid="structdw__i2s__rx__reg_1a2646630a9b2b26a88fac43507d3b7616" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TOR2</name></member>
      <member refid="structdw__i2s__rx__reg_1a6d7b2a3f8020953ab1c29e294452a485" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TOR3</name></member>
      <member refid="structdw__i2s__rx__reg_1af96c9a34fe5122e978dc90d329a2acbf" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TXDMA</name></member>
      <member refid="structdw__i2s__rx__reg_1a1a1705f4c0772d5cd72f54aa7a7701d8" prot="public" virt="non-virtual"><scope>dw_i2s_rx_reg</scope><name>TXFFR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
