// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module mmult_mmult_Pipeline_MEM_LOOP_R_MEM_LOOP_C (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_A_AWVALID,
        m_axi_A_AWREADY,
        m_axi_A_AWADDR,
        m_axi_A_AWID,
        m_axi_A_AWLEN,
        m_axi_A_AWSIZE,
        m_axi_A_AWBURST,
        m_axi_A_AWLOCK,
        m_axi_A_AWCACHE,
        m_axi_A_AWPROT,
        m_axi_A_AWQOS,
        m_axi_A_AWREGION,
        m_axi_A_AWUSER,
        m_axi_A_WVALID,
        m_axi_A_WREADY,
        m_axi_A_WDATA,
        m_axi_A_WSTRB,
        m_axi_A_WLAST,
        m_axi_A_WID,
        m_axi_A_WUSER,
        m_axi_A_ARVALID,
        m_axi_A_ARREADY,
        m_axi_A_ARADDR,
        m_axi_A_ARID,
        m_axi_A_ARLEN,
        m_axi_A_ARSIZE,
        m_axi_A_ARBURST,
        m_axi_A_ARLOCK,
        m_axi_A_ARCACHE,
        m_axi_A_ARPROT,
        m_axi_A_ARQOS,
        m_axi_A_ARREGION,
        m_axi_A_ARUSER,
        m_axi_A_RVALID,
        m_axi_A_RREADY,
        m_axi_A_RDATA,
        m_axi_A_RLAST,
        m_axi_A_RID,
        m_axi_A_RFIFONUM,
        m_axi_A_RUSER,
        m_axi_A_RRESP,
        m_axi_A_BVALID,
        m_axi_A_BREADY,
        m_axi_A_BRESP,
        m_axi_A_BID,
        m_axi_A_BUSER,
        m_axi_B_AWVALID,
        m_axi_B_AWREADY,
        m_axi_B_AWADDR,
        m_axi_B_AWID,
        m_axi_B_AWLEN,
        m_axi_B_AWSIZE,
        m_axi_B_AWBURST,
        m_axi_B_AWLOCK,
        m_axi_B_AWCACHE,
        m_axi_B_AWPROT,
        m_axi_B_AWQOS,
        m_axi_B_AWREGION,
        m_axi_B_AWUSER,
        m_axi_B_WVALID,
        m_axi_B_WREADY,
        m_axi_B_WDATA,
        m_axi_B_WSTRB,
        m_axi_B_WLAST,
        m_axi_B_WID,
        m_axi_B_WUSER,
        m_axi_B_ARVALID,
        m_axi_B_ARREADY,
        m_axi_B_ARADDR,
        m_axi_B_ARID,
        m_axi_B_ARLEN,
        m_axi_B_ARSIZE,
        m_axi_B_ARBURST,
        m_axi_B_ARLOCK,
        m_axi_B_ARCACHE,
        m_axi_B_ARPROT,
        m_axi_B_ARQOS,
        m_axi_B_ARREGION,
        m_axi_B_ARUSER,
        m_axi_B_RVALID,
        m_axi_B_RREADY,
        m_axi_B_RDATA,
        m_axi_B_RLAST,
        m_axi_B_RID,
        m_axi_B_RFIFONUM,
        m_axi_B_RUSER,
        m_axi_B_RRESP,
        m_axi_B_BVALID,
        m_axi_B_BREADY,
        m_axi_B_BRESP,
        m_axi_B_BID,
        m_axi_B_BUSER,
        sext_ln41_1,
        sext_ln41,
        Bbuf_address0,
        Bbuf_ce0,
        Bbuf_we0,
        Bbuf_d0,
        Bbuf_1_address0,
        Bbuf_1_ce0,
        Bbuf_1_we0,
        Bbuf_1_d0,
        Bbuf_2_address0,
        Bbuf_2_ce0,
        Bbuf_2_we0,
        Bbuf_2_d0,
        Bbuf_3_address0,
        Bbuf_3_ce0,
        Bbuf_3_we0,
        Bbuf_3_d0,
        Bbuf_4_address0,
        Bbuf_4_ce0,
        Bbuf_4_we0,
        Bbuf_4_d0,
        Bbuf_5_address0,
        Bbuf_5_ce0,
        Bbuf_5_we0,
        Bbuf_5_d0,
        Bbuf_6_address0,
        Bbuf_6_ce0,
        Bbuf_6_we0,
        Bbuf_6_d0,
        Bbuf_7_address0,
        Bbuf_7_ce0,
        Bbuf_7_we0,
        Bbuf_7_d0,
        Bbuf_8_address0,
        Bbuf_8_ce0,
        Bbuf_8_we0,
        Bbuf_8_d0,
        Bbuf_9_address0,
        Bbuf_9_ce0,
        Bbuf_9_we0,
        Bbuf_9_d0,
        Bbuf_10_address0,
        Bbuf_10_ce0,
        Bbuf_10_we0,
        Bbuf_10_d0,
        Bbuf_11_address0,
        Bbuf_11_ce0,
        Bbuf_11_we0,
        Bbuf_11_d0,
        Bbuf_12_address0,
        Bbuf_12_ce0,
        Bbuf_12_we0,
        Bbuf_12_d0,
        Bbuf_13_address0,
        Bbuf_13_ce0,
        Bbuf_13_we0,
        Bbuf_13_d0,
        Bbuf_14_address0,
        Bbuf_14_ce0,
        Bbuf_14_we0,
        Bbuf_14_d0,
        Bbuf_15_address0,
        Bbuf_15_ce0,
        Bbuf_15_we0,
        Bbuf_15_d0,
        Bbuf_16_address0,
        Bbuf_16_ce0,
        Bbuf_16_we0,
        Bbuf_16_d0,
        Bbuf_17_address0,
        Bbuf_17_ce0,
        Bbuf_17_we0,
        Bbuf_17_d0,
        Bbuf_18_address0,
        Bbuf_18_ce0,
        Bbuf_18_we0,
        Bbuf_18_d0,
        Bbuf_19_address0,
        Bbuf_19_ce0,
        Bbuf_19_we0,
        Bbuf_19_d0,
        Bbuf_20_address0,
        Bbuf_20_ce0,
        Bbuf_20_we0,
        Bbuf_20_d0,
        Bbuf_21_address0,
        Bbuf_21_ce0,
        Bbuf_21_we0,
        Bbuf_21_d0,
        Bbuf_22_address0,
        Bbuf_22_ce0,
        Bbuf_22_we0,
        Bbuf_22_d0,
        Bbuf_23_address0,
        Bbuf_23_ce0,
        Bbuf_23_we0,
        Bbuf_23_d0,
        Bbuf_24_address0,
        Bbuf_24_ce0,
        Bbuf_24_we0,
        Bbuf_24_d0,
        Bbuf_25_address0,
        Bbuf_25_ce0,
        Bbuf_25_we0,
        Bbuf_25_d0,
        Bbuf_26_address0,
        Bbuf_26_ce0,
        Bbuf_26_we0,
        Bbuf_26_d0,
        Bbuf_27_address0,
        Bbuf_27_ce0,
        Bbuf_27_we0,
        Bbuf_27_d0,
        Bbuf_28_address0,
        Bbuf_28_ce0,
        Bbuf_28_we0,
        Bbuf_28_d0,
        Bbuf_29_address0,
        Bbuf_29_ce0,
        Bbuf_29_we0,
        Bbuf_29_d0,
        Bbuf_30_address0,
        Bbuf_30_ce0,
        Bbuf_30_we0,
        Bbuf_30_d0,
        Bbuf_31_address0,
        Bbuf_31_ce0,
        Bbuf_31_we0,
        Bbuf_31_d0,
        Bbuf_32_address0,
        Bbuf_32_ce0,
        Bbuf_32_we0,
        Bbuf_32_d0,
        Bbuf_33_address0,
        Bbuf_33_ce0,
        Bbuf_33_we0,
        Bbuf_33_d0,
        Bbuf_34_address0,
        Bbuf_34_ce0,
        Bbuf_34_we0,
        Bbuf_34_d0,
        Bbuf_35_address0,
        Bbuf_35_ce0,
        Bbuf_35_we0,
        Bbuf_35_d0,
        Bbuf_36_address0,
        Bbuf_36_ce0,
        Bbuf_36_we0,
        Bbuf_36_d0,
        Bbuf_37_address0,
        Bbuf_37_ce0,
        Bbuf_37_we0,
        Bbuf_37_d0,
        Bbuf_38_address0,
        Bbuf_38_ce0,
        Bbuf_38_we0,
        Bbuf_38_d0,
        Bbuf_39_address0,
        Bbuf_39_ce0,
        Bbuf_39_we0,
        Bbuf_39_d0,
        Bbuf_40_address0,
        Bbuf_40_ce0,
        Bbuf_40_we0,
        Bbuf_40_d0,
        Bbuf_41_address0,
        Bbuf_41_ce0,
        Bbuf_41_we0,
        Bbuf_41_d0,
        Bbuf_42_address0,
        Bbuf_42_ce0,
        Bbuf_42_we0,
        Bbuf_42_d0,
        Bbuf_43_address0,
        Bbuf_43_ce0,
        Bbuf_43_we0,
        Bbuf_43_d0,
        Bbuf_44_address0,
        Bbuf_44_ce0,
        Bbuf_44_we0,
        Bbuf_44_d0,
        Bbuf_45_address0,
        Bbuf_45_ce0,
        Bbuf_45_we0,
        Bbuf_45_d0,
        Bbuf_46_address0,
        Bbuf_46_ce0,
        Bbuf_46_we0,
        Bbuf_46_d0,
        Bbuf_47_address0,
        Bbuf_47_ce0,
        Bbuf_47_we0,
        Bbuf_47_d0,
        Bbuf_48_address0,
        Bbuf_48_ce0,
        Bbuf_48_we0,
        Bbuf_48_d0,
        Bbuf_49_address0,
        Bbuf_49_ce0,
        Bbuf_49_we0,
        Bbuf_49_d0,
        Bbuf_50_address0,
        Bbuf_50_ce0,
        Bbuf_50_we0,
        Bbuf_50_d0,
        Bbuf_51_address0,
        Bbuf_51_ce0,
        Bbuf_51_we0,
        Bbuf_51_d0,
        Bbuf_52_address0,
        Bbuf_52_ce0,
        Bbuf_52_we0,
        Bbuf_52_d0,
        Bbuf_53_address0,
        Bbuf_53_ce0,
        Bbuf_53_we0,
        Bbuf_53_d0,
        Bbuf_54_address0,
        Bbuf_54_ce0,
        Bbuf_54_we0,
        Bbuf_54_d0,
        Bbuf_55_address0,
        Bbuf_55_ce0,
        Bbuf_55_we0,
        Bbuf_55_d0,
        Bbuf_56_address0,
        Bbuf_56_ce0,
        Bbuf_56_we0,
        Bbuf_56_d0,
        Bbuf_57_address0,
        Bbuf_57_ce0,
        Bbuf_57_we0,
        Bbuf_57_d0,
        Bbuf_58_address0,
        Bbuf_58_ce0,
        Bbuf_58_we0,
        Bbuf_58_d0,
        Bbuf_59_address0,
        Bbuf_59_ce0,
        Bbuf_59_we0,
        Bbuf_59_d0,
        Bbuf_60_address0,
        Bbuf_60_ce0,
        Bbuf_60_we0,
        Bbuf_60_d0,
        Bbuf_61_address0,
        Bbuf_61_ce0,
        Bbuf_61_we0,
        Bbuf_61_d0,
        Bbuf_62_address0,
        Bbuf_62_ce0,
        Bbuf_62_we0,
        Bbuf_62_d0,
        Bbuf_63_address0,
        Bbuf_63_ce0,
        Bbuf_63_we0,
        Bbuf_63_d0,
        Abuf_address0,
        Abuf_ce0,
        Abuf_we0,
        Abuf_d0,
        Abuf_1_address0,
        Abuf_1_ce0,
        Abuf_1_we0,
        Abuf_1_d0,
        Abuf_2_address0,
        Abuf_2_ce0,
        Abuf_2_we0,
        Abuf_2_d0,
        Abuf_3_address0,
        Abuf_3_ce0,
        Abuf_3_we0,
        Abuf_3_d0,
        Abuf_4_address0,
        Abuf_4_ce0,
        Abuf_4_we0,
        Abuf_4_d0,
        Abuf_5_address0,
        Abuf_5_ce0,
        Abuf_5_we0,
        Abuf_5_d0,
        Abuf_6_address0,
        Abuf_6_ce0,
        Abuf_6_we0,
        Abuf_6_d0,
        Abuf_7_address0,
        Abuf_7_ce0,
        Abuf_7_we0,
        Abuf_7_d0,
        Abuf_8_address0,
        Abuf_8_ce0,
        Abuf_8_we0,
        Abuf_8_d0,
        Abuf_9_address0,
        Abuf_9_ce0,
        Abuf_9_we0,
        Abuf_9_d0,
        Abuf_10_address0,
        Abuf_10_ce0,
        Abuf_10_we0,
        Abuf_10_d0,
        Abuf_11_address0,
        Abuf_11_ce0,
        Abuf_11_we0,
        Abuf_11_d0,
        Abuf_12_address0,
        Abuf_12_ce0,
        Abuf_12_we0,
        Abuf_12_d0,
        Abuf_13_address0,
        Abuf_13_ce0,
        Abuf_13_we0,
        Abuf_13_d0,
        Abuf_14_address0,
        Abuf_14_ce0,
        Abuf_14_we0,
        Abuf_14_d0,
        Abuf_15_address0,
        Abuf_15_ce0,
        Abuf_15_we0,
        Abuf_15_d0,
        Abuf_16_address0,
        Abuf_16_ce0,
        Abuf_16_we0,
        Abuf_16_d0,
        Abuf_17_address0,
        Abuf_17_ce0,
        Abuf_17_we0,
        Abuf_17_d0,
        Abuf_18_address0,
        Abuf_18_ce0,
        Abuf_18_we0,
        Abuf_18_d0,
        Abuf_19_address0,
        Abuf_19_ce0,
        Abuf_19_we0,
        Abuf_19_d0,
        Abuf_20_address0,
        Abuf_20_ce0,
        Abuf_20_we0,
        Abuf_20_d0,
        Abuf_21_address0,
        Abuf_21_ce0,
        Abuf_21_we0,
        Abuf_21_d0,
        Abuf_22_address0,
        Abuf_22_ce0,
        Abuf_22_we0,
        Abuf_22_d0,
        Abuf_23_address0,
        Abuf_23_ce0,
        Abuf_23_we0,
        Abuf_23_d0,
        Abuf_24_address0,
        Abuf_24_ce0,
        Abuf_24_we0,
        Abuf_24_d0,
        Abuf_25_address0,
        Abuf_25_ce0,
        Abuf_25_we0,
        Abuf_25_d0,
        Abuf_26_address0,
        Abuf_26_ce0,
        Abuf_26_we0,
        Abuf_26_d0,
        Abuf_27_address0,
        Abuf_27_ce0,
        Abuf_27_we0,
        Abuf_27_d0,
        Abuf_28_address0,
        Abuf_28_ce0,
        Abuf_28_we0,
        Abuf_28_d0,
        Abuf_29_address0,
        Abuf_29_ce0,
        Abuf_29_we0,
        Abuf_29_d0,
        Abuf_30_address0,
        Abuf_30_ce0,
        Abuf_30_we0,
        Abuf_30_d0,
        Abuf_31_address0,
        Abuf_31_ce0,
        Abuf_31_we0,
        Abuf_31_d0,
        Abuf_32_address0,
        Abuf_32_ce0,
        Abuf_32_we0,
        Abuf_32_d0,
        Abuf_33_address0,
        Abuf_33_ce0,
        Abuf_33_we0,
        Abuf_33_d0,
        Abuf_34_address0,
        Abuf_34_ce0,
        Abuf_34_we0,
        Abuf_34_d0,
        Abuf_35_address0,
        Abuf_35_ce0,
        Abuf_35_we0,
        Abuf_35_d0,
        Abuf_36_address0,
        Abuf_36_ce0,
        Abuf_36_we0,
        Abuf_36_d0,
        Abuf_37_address0,
        Abuf_37_ce0,
        Abuf_37_we0,
        Abuf_37_d0,
        Abuf_38_address0,
        Abuf_38_ce0,
        Abuf_38_we0,
        Abuf_38_d0,
        Abuf_39_address0,
        Abuf_39_ce0,
        Abuf_39_we0,
        Abuf_39_d0,
        Abuf_40_address0,
        Abuf_40_ce0,
        Abuf_40_we0,
        Abuf_40_d0,
        Abuf_41_address0,
        Abuf_41_ce0,
        Abuf_41_we0,
        Abuf_41_d0,
        Abuf_42_address0,
        Abuf_42_ce0,
        Abuf_42_we0,
        Abuf_42_d0,
        Abuf_43_address0,
        Abuf_43_ce0,
        Abuf_43_we0,
        Abuf_43_d0,
        Abuf_44_address0,
        Abuf_44_ce0,
        Abuf_44_we0,
        Abuf_44_d0,
        Abuf_45_address0,
        Abuf_45_ce0,
        Abuf_45_we0,
        Abuf_45_d0,
        Abuf_46_address0,
        Abuf_46_ce0,
        Abuf_46_we0,
        Abuf_46_d0,
        Abuf_47_address0,
        Abuf_47_ce0,
        Abuf_47_we0,
        Abuf_47_d0,
        Abuf_48_address0,
        Abuf_48_ce0,
        Abuf_48_we0,
        Abuf_48_d0,
        Abuf_49_address0,
        Abuf_49_ce0,
        Abuf_49_we0,
        Abuf_49_d0,
        Abuf_50_address0,
        Abuf_50_ce0,
        Abuf_50_we0,
        Abuf_50_d0,
        Abuf_51_address0,
        Abuf_51_ce0,
        Abuf_51_we0,
        Abuf_51_d0,
        Abuf_52_address0,
        Abuf_52_ce0,
        Abuf_52_we0,
        Abuf_52_d0,
        Abuf_53_address0,
        Abuf_53_ce0,
        Abuf_53_we0,
        Abuf_53_d0,
        Abuf_54_address0,
        Abuf_54_ce0,
        Abuf_54_we0,
        Abuf_54_d0,
        Abuf_55_address0,
        Abuf_55_ce0,
        Abuf_55_we0,
        Abuf_55_d0,
        Abuf_56_address0,
        Abuf_56_ce0,
        Abuf_56_we0,
        Abuf_56_d0,
        Abuf_57_address0,
        Abuf_57_ce0,
        Abuf_57_we0,
        Abuf_57_d0,
        Abuf_58_address0,
        Abuf_58_ce0,
        Abuf_58_we0,
        Abuf_58_d0,
        Abuf_59_address0,
        Abuf_59_ce0,
        Abuf_59_we0,
        Abuf_59_d0,
        Abuf_60_address0,
        Abuf_60_ce0,
        Abuf_60_we0,
        Abuf_60_d0,
        Abuf_61_address0,
        Abuf_61_ce0,
        Abuf_61_we0,
        Abuf_61_d0,
        Abuf_62_address0,
        Abuf_62_ce0,
        Abuf_62_we0,
        Abuf_62_d0,
        Abuf_63_address0,
        Abuf_63_ce0,
        Abuf_63_we0,
        Abuf_63_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_A_AWVALID;
input   m_axi_A_AWREADY;
output  [63:0] m_axi_A_AWADDR;
output  [0:0] m_axi_A_AWID;
output  [31:0] m_axi_A_AWLEN;
output  [2:0] m_axi_A_AWSIZE;
output  [1:0] m_axi_A_AWBURST;
output  [1:0] m_axi_A_AWLOCK;
output  [3:0] m_axi_A_AWCACHE;
output  [2:0] m_axi_A_AWPROT;
output  [3:0] m_axi_A_AWQOS;
output  [3:0] m_axi_A_AWREGION;
output  [0:0] m_axi_A_AWUSER;
output   m_axi_A_WVALID;
input   m_axi_A_WREADY;
output  [31:0] m_axi_A_WDATA;
output  [3:0] m_axi_A_WSTRB;
output   m_axi_A_WLAST;
output  [0:0] m_axi_A_WID;
output  [0:0] m_axi_A_WUSER;
output   m_axi_A_ARVALID;
input   m_axi_A_ARREADY;
output  [63:0] m_axi_A_ARADDR;
output  [0:0] m_axi_A_ARID;
output  [31:0] m_axi_A_ARLEN;
output  [2:0] m_axi_A_ARSIZE;
output  [1:0] m_axi_A_ARBURST;
output  [1:0] m_axi_A_ARLOCK;
output  [3:0] m_axi_A_ARCACHE;
output  [2:0] m_axi_A_ARPROT;
output  [3:0] m_axi_A_ARQOS;
output  [3:0] m_axi_A_ARREGION;
output  [0:0] m_axi_A_ARUSER;
input   m_axi_A_RVALID;
output   m_axi_A_RREADY;
input  [31:0] m_axi_A_RDATA;
input   m_axi_A_RLAST;
input  [0:0] m_axi_A_RID;
input  [8:0] m_axi_A_RFIFONUM;
input  [0:0] m_axi_A_RUSER;
input  [1:0] m_axi_A_RRESP;
input   m_axi_A_BVALID;
output   m_axi_A_BREADY;
input  [1:0] m_axi_A_BRESP;
input  [0:0] m_axi_A_BID;
input  [0:0] m_axi_A_BUSER;
output   m_axi_B_AWVALID;
input   m_axi_B_AWREADY;
output  [63:0] m_axi_B_AWADDR;
output  [0:0] m_axi_B_AWID;
output  [31:0] m_axi_B_AWLEN;
output  [2:0] m_axi_B_AWSIZE;
output  [1:0] m_axi_B_AWBURST;
output  [1:0] m_axi_B_AWLOCK;
output  [3:0] m_axi_B_AWCACHE;
output  [2:0] m_axi_B_AWPROT;
output  [3:0] m_axi_B_AWQOS;
output  [3:0] m_axi_B_AWREGION;
output  [0:0] m_axi_B_AWUSER;
output   m_axi_B_WVALID;
input   m_axi_B_WREADY;
output  [31:0] m_axi_B_WDATA;
output  [3:0] m_axi_B_WSTRB;
output   m_axi_B_WLAST;
output  [0:0] m_axi_B_WID;
output  [0:0] m_axi_B_WUSER;
output   m_axi_B_ARVALID;
input   m_axi_B_ARREADY;
output  [63:0] m_axi_B_ARADDR;
output  [0:0] m_axi_B_ARID;
output  [31:0] m_axi_B_ARLEN;
output  [2:0] m_axi_B_ARSIZE;
output  [1:0] m_axi_B_ARBURST;
output  [1:0] m_axi_B_ARLOCK;
output  [3:0] m_axi_B_ARCACHE;
output  [2:0] m_axi_B_ARPROT;
output  [3:0] m_axi_B_ARQOS;
output  [3:0] m_axi_B_ARREGION;
output  [0:0] m_axi_B_ARUSER;
input   m_axi_B_RVALID;
output   m_axi_B_RREADY;
input  [31:0] m_axi_B_RDATA;
input   m_axi_B_RLAST;
input  [0:0] m_axi_B_RID;
input  [8:0] m_axi_B_RFIFONUM;
input  [0:0] m_axi_B_RUSER;
input  [1:0] m_axi_B_RRESP;
input   m_axi_B_BVALID;
output   m_axi_B_BREADY;
input  [1:0] m_axi_B_BRESP;
input  [0:0] m_axi_B_BID;
input  [0:0] m_axi_B_BUSER;
input  [61:0] sext_ln41_1;
input  [61:0] sext_ln41;
output  [7:0] Bbuf_address0;
output   Bbuf_ce0;
output   Bbuf_we0;
output  [31:0] Bbuf_d0;
output  [7:0] Bbuf_1_address0;
output   Bbuf_1_ce0;
output   Bbuf_1_we0;
output  [31:0] Bbuf_1_d0;
output  [7:0] Bbuf_2_address0;
output   Bbuf_2_ce0;
output   Bbuf_2_we0;
output  [31:0] Bbuf_2_d0;
output  [7:0] Bbuf_3_address0;
output   Bbuf_3_ce0;
output   Bbuf_3_we0;
output  [31:0] Bbuf_3_d0;
output  [7:0] Bbuf_4_address0;
output   Bbuf_4_ce0;
output   Bbuf_4_we0;
output  [31:0] Bbuf_4_d0;
output  [7:0] Bbuf_5_address0;
output   Bbuf_5_ce0;
output   Bbuf_5_we0;
output  [31:0] Bbuf_5_d0;
output  [7:0] Bbuf_6_address0;
output   Bbuf_6_ce0;
output   Bbuf_6_we0;
output  [31:0] Bbuf_6_d0;
output  [7:0] Bbuf_7_address0;
output   Bbuf_7_ce0;
output   Bbuf_7_we0;
output  [31:0] Bbuf_7_d0;
output  [7:0] Bbuf_8_address0;
output   Bbuf_8_ce0;
output   Bbuf_8_we0;
output  [31:0] Bbuf_8_d0;
output  [7:0] Bbuf_9_address0;
output   Bbuf_9_ce0;
output   Bbuf_9_we0;
output  [31:0] Bbuf_9_d0;
output  [7:0] Bbuf_10_address0;
output   Bbuf_10_ce0;
output   Bbuf_10_we0;
output  [31:0] Bbuf_10_d0;
output  [7:0] Bbuf_11_address0;
output   Bbuf_11_ce0;
output   Bbuf_11_we0;
output  [31:0] Bbuf_11_d0;
output  [7:0] Bbuf_12_address0;
output   Bbuf_12_ce0;
output   Bbuf_12_we0;
output  [31:0] Bbuf_12_d0;
output  [7:0] Bbuf_13_address0;
output   Bbuf_13_ce0;
output   Bbuf_13_we0;
output  [31:0] Bbuf_13_d0;
output  [7:0] Bbuf_14_address0;
output   Bbuf_14_ce0;
output   Bbuf_14_we0;
output  [31:0] Bbuf_14_d0;
output  [7:0] Bbuf_15_address0;
output   Bbuf_15_ce0;
output   Bbuf_15_we0;
output  [31:0] Bbuf_15_d0;
output  [7:0] Bbuf_16_address0;
output   Bbuf_16_ce0;
output   Bbuf_16_we0;
output  [31:0] Bbuf_16_d0;
output  [7:0] Bbuf_17_address0;
output   Bbuf_17_ce0;
output   Bbuf_17_we0;
output  [31:0] Bbuf_17_d0;
output  [7:0] Bbuf_18_address0;
output   Bbuf_18_ce0;
output   Bbuf_18_we0;
output  [31:0] Bbuf_18_d0;
output  [7:0] Bbuf_19_address0;
output   Bbuf_19_ce0;
output   Bbuf_19_we0;
output  [31:0] Bbuf_19_d0;
output  [7:0] Bbuf_20_address0;
output   Bbuf_20_ce0;
output   Bbuf_20_we0;
output  [31:0] Bbuf_20_d0;
output  [7:0] Bbuf_21_address0;
output   Bbuf_21_ce0;
output   Bbuf_21_we0;
output  [31:0] Bbuf_21_d0;
output  [7:0] Bbuf_22_address0;
output   Bbuf_22_ce0;
output   Bbuf_22_we0;
output  [31:0] Bbuf_22_d0;
output  [7:0] Bbuf_23_address0;
output   Bbuf_23_ce0;
output   Bbuf_23_we0;
output  [31:0] Bbuf_23_d0;
output  [7:0] Bbuf_24_address0;
output   Bbuf_24_ce0;
output   Bbuf_24_we0;
output  [31:0] Bbuf_24_d0;
output  [7:0] Bbuf_25_address0;
output   Bbuf_25_ce0;
output   Bbuf_25_we0;
output  [31:0] Bbuf_25_d0;
output  [7:0] Bbuf_26_address0;
output   Bbuf_26_ce0;
output   Bbuf_26_we0;
output  [31:0] Bbuf_26_d0;
output  [7:0] Bbuf_27_address0;
output   Bbuf_27_ce0;
output   Bbuf_27_we0;
output  [31:0] Bbuf_27_d0;
output  [7:0] Bbuf_28_address0;
output   Bbuf_28_ce0;
output   Bbuf_28_we0;
output  [31:0] Bbuf_28_d0;
output  [7:0] Bbuf_29_address0;
output   Bbuf_29_ce0;
output   Bbuf_29_we0;
output  [31:0] Bbuf_29_d0;
output  [7:0] Bbuf_30_address0;
output   Bbuf_30_ce0;
output   Bbuf_30_we0;
output  [31:0] Bbuf_30_d0;
output  [7:0] Bbuf_31_address0;
output   Bbuf_31_ce0;
output   Bbuf_31_we0;
output  [31:0] Bbuf_31_d0;
output  [7:0] Bbuf_32_address0;
output   Bbuf_32_ce0;
output   Bbuf_32_we0;
output  [31:0] Bbuf_32_d0;
output  [7:0] Bbuf_33_address0;
output   Bbuf_33_ce0;
output   Bbuf_33_we0;
output  [31:0] Bbuf_33_d0;
output  [7:0] Bbuf_34_address0;
output   Bbuf_34_ce0;
output   Bbuf_34_we0;
output  [31:0] Bbuf_34_d0;
output  [7:0] Bbuf_35_address0;
output   Bbuf_35_ce0;
output   Bbuf_35_we0;
output  [31:0] Bbuf_35_d0;
output  [7:0] Bbuf_36_address0;
output   Bbuf_36_ce0;
output   Bbuf_36_we0;
output  [31:0] Bbuf_36_d0;
output  [7:0] Bbuf_37_address0;
output   Bbuf_37_ce0;
output   Bbuf_37_we0;
output  [31:0] Bbuf_37_d0;
output  [7:0] Bbuf_38_address0;
output   Bbuf_38_ce0;
output   Bbuf_38_we0;
output  [31:0] Bbuf_38_d0;
output  [7:0] Bbuf_39_address0;
output   Bbuf_39_ce0;
output   Bbuf_39_we0;
output  [31:0] Bbuf_39_d0;
output  [7:0] Bbuf_40_address0;
output   Bbuf_40_ce0;
output   Bbuf_40_we0;
output  [31:0] Bbuf_40_d0;
output  [7:0] Bbuf_41_address0;
output   Bbuf_41_ce0;
output   Bbuf_41_we0;
output  [31:0] Bbuf_41_d0;
output  [7:0] Bbuf_42_address0;
output   Bbuf_42_ce0;
output   Bbuf_42_we0;
output  [31:0] Bbuf_42_d0;
output  [7:0] Bbuf_43_address0;
output   Bbuf_43_ce0;
output   Bbuf_43_we0;
output  [31:0] Bbuf_43_d0;
output  [7:0] Bbuf_44_address0;
output   Bbuf_44_ce0;
output   Bbuf_44_we0;
output  [31:0] Bbuf_44_d0;
output  [7:0] Bbuf_45_address0;
output   Bbuf_45_ce0;
output   Bbuf_45_we0;
output  [31:0] Bbuf_45_d0;
output  [7:0] Bbuf_46_address0;
output   Bbuf_46_ce0;
output   Bbuf_46_we0;
output  [31:0] Bbuf_46_d0;
output  [7:0] Bbuf_47_address0;
output   Bbuf_47_ce0;
output   Bbuf_47_we0;
output  [31:0] Bbuf_47_d0;
output  [7:0] Bbuf_48_address0;
output   Bbuf_48_ce0;
output   Bbuf_48_we0;
output  [31:0] Bbuf_48_d0;
output  [7:0] Bbuf_49_address0;
output   Bbuf_49_ce0;
output   Bbuf_49_we0;
output  [31:0] Bbuf_49_d0;
output  [7:0] Bbuf_50_address0;
output   Bbuf_50_ce0;
output   Bbuf_50_we0;
output  [31:0] Bbuf_50_d0;
output  [7:0] Bbuf_51_address0;
output   Bbuf_51_ce0;
output   Bbuf_51_we0;
output  [31:0] Bbuf_51_d0;
output  [7:0] Bbuf_52_address0;
output   Bbuf_52_ce0;
output   Bbuf_52_we0;
output  [31:0] Bbuf_52_d0;
output  [7:0] Bbuf_53_address0;
output   Bbuf_53_ce0;
output   Bbuf_53_we0;
output  [31:0] Bbuf_53_d0;
output  [7:0] Bbuf_54_address0;
output   Bbuf_54_ce0;
output   Bbuf_54_we0;
output  [31:0] Bbuf_54_d0;
output  [7:0] Bbuf_55_address0;
output   Bbuf_55_ce0;
output   Bbuf_55_we0;
output  [31:0] Bbuf_55_d0;
output  [7:0] Bbuf_56_address0;
output   Bbuf_56_ce0;
output   Bbuf_56_we0;
output  [31:0] Bbuf_56_d0;
output  [7:0] Bbuf_57_address0;
output   Bbuf_57_ce0;
output   Bbuf_57_we0;
output  [31:0] Bbuf_57_d0;
output  [7:0] Bbuf_58_address0;
output   Bbuf_58_ce0;
output   Bbuf_58_we0;
output  [31:0] Bbuf_58_d0;
output  [7:0] Bbuf_59_address0;
output   Bbuf_59_ce0;
output   Bbuf_59_we0;
output  [31:0] Bbuf_59_d0;
output  [7:0] Bbuf_60_address0;
output   Bbuf_60_ce0;
output   Bbuf_60_we0;
output  [31:0] Bbuf_60_d0;
output  [7:0] Bbuf_61_address0;
output   Bbuf_61_ce0;
output   Bbuf_61_we0;
output  [31:0] Bbuf_61_d0;
output  [7:0] Bbuf_62_address0;
output   Bbuf_62_ce0;
output   Bbuf_62_we0;
output  [31:0] Bbuf_62_d0;
output  [7:0] Bbuf_63_address0;
output   Bbuf_63_ce0;
output   Bbuf_63_we0;
output  [31:0] Bbuf_63_d0;
output  [7:0] Abuf_address0;
output   Abuf_ce0;
output   Abuf_we0;
output  [31:0] Abuf_d0;
output  [7:0] Abuf_1_address0;
output   Abuf_1_ce0;
output   Abuf_1_we0;
output  [31:0] Abuf_1_d0;
output  [7:0] Abuf_2_address0;
output   Abuf_2_ce0;
output   Abuf_2_we0;
output  [31:0] Abuf_2_d0;
output  [7:0] Abuf_3_address0;
output   Abuf_3_ce0;
output   Abuf_3_we0;
output  [31:0] Abuf_3_d0;
output  [7:0] Abuf_4_address0;
output   Abuf_4_ce0;
output   Abuf_4_we0;
output  [31:0] Abuf_4_d0;
output  [7:0] Abuf_5_address0;
output   Abuf_5_ce0;
output   Abuf_5_we0;
output  [31:0] Abuf_5_d0;
output  [7:0] Abuf_6_address0;
output   Abuf_6_ce0;
output   Abuf_6_we0;
output  [31:0] Abuf_6_d0;
output  [7:0] Abuf_7_address0;
output   Abuf_7_ce0;
output   Abuf_7_we0;
output  [31:0] Abuf_7_d0;
output  [7:0] Abuf_8_address0;
output   Abuf_8_ce0;
output   Abuf_8_we0;
output  [31:0] Abuf_8_d0;
output  [7:0] Abuf_9_address0;
output   Abuf_9_ce0;
output   Abuf_9_we0;
output  [31:0] Abuf_9_d0;
output  [7:0] Abuf_10_address0;
output   Abuf_10_ce0;
output   Abuf_10_we0;
output  [31:0] Abuf_10_d0;
output  [7:0] Abuf_11_address0;
output   Abuf_11_ce0;
output   Abuf_11_we0;
output  [31:0] Abuf_11_d0;
output  [7:0] Abuf_12_address0;
output   Abuf_12_ce0;
output   Abuf_12_we0;
output  [31:0] Abuf_12_d0;
output  [7:0] Abuf_13_address0;
output   Abuf_13_ce0;
output   Abuf_13_we0;
output  [31:0] Abuf_13_d0;
output  [7:0] Abuf_14_address0;
output   Abuf_14_ce0;
output   Abuf_14_we0;
output  [31:0] Abuf_14_d0;
output  [7:0] Abuf_15_address0;
output   Abuf_15_ce0;
output   Abuf_15_we0;
output  [31:0] Abuf_15_d0;
output  [7:0] Abuf_16_address0;
output   Abuf_16_ce0;
output   Abuf_16_we0;
output  [31:0] Abuf_16_d0;
output  [7:0] Abuf_17_address0;
output   Abuf_17_ce0;
output   Abuf_17_we0;
output  [31:0] Abuf_17_d0;
output  [7:0] Abuf_18_address0;
output   Abuf_18_ce0;
output   Abuf_18_we0;
output  [31:0] Abuf_18_d0;
output  [7:0] Abuf_19_address0;
output   Abuf_19_ce0;
output   Abuf_19_we0;
output  [31:0] Abuf_19_d0;
output  [7:0] Abuf_20_address0;
output   Abuf_20_ce0;
output   Abuf_20_we0;
output  [31:0] Abuf_20_d0;
output  [7:0] Abuf_21_address0;
output   Abuf_21_ce0;
output   Abuf_21_we0;
output  [31:0] Abuf_21_d0;
output  [7:0] Abuf_22_address0;
output   Abuf_22_ce0;
output   Abuf_22_we0;
output  [31:0] Abuf_22_d0;
output  [7:0] Abuf_23_address0;
output   Abuf_23_ce0;
output   Abuf_23_we0;
output  [31:0] Abuf_23_d0;
output  [7:0] Abuf_24_address0;
output   Abuf_24_ce0;
output   Abuf_24_we0;
output  [31:0] Abuf_24_d0;
output  [7:0] Abuf_25_address0;
output   Abuf_25_ce0;
output   Abuf_25_we0;
output  [31:0] Abuf_25_d0;
output  [7:0] Abuf_26_address0;
output   Abuf_26_ce0;
output   Abuf_26_we0;
output  [31:0] Abuf_26_d0;
output  [7:0] Abuf_27_address0;
output   Abuf_27_ce0;
output   Abuf_27_we0;
output  [31:0] Abuf_27_d0;
output  [7:0] Abuf_28_address0;
output   Abuf_28_ce0;
output   Abuf_28_we0;
output  [31:0] Abuf_28_d0;
output  [7:0] Abuf_29_address0;
output   Abuf_29_ce0;
output   Abuf_29_we0;
output  [31:0] Abuf_29_d0;
output  [7:0] Abuf_30_address0;
output   Abuf_30_ce0;
output   Abuf_30_we0;
output  [31:0] Abuf_30_d0;
output  [7:0] Abuf_31_address0;
output   Abuf_31_ce0;
output   Abuf_31_we0;
output  [31:0] Abuf_31_d0;
output  [7:0] Abuf_32_address0;
output   Abuf_32_ce0;
output   Abuf_32_we0;
output  [31:0] Abuf_32_d0;
output  [7:0] Abuf_33_address0;
output   Abuf_33_ce0;
output   Abuf_33_we0;
output  [31:0] Abuf_33_d0;
output  [7:0] Abuf_34_address0;
output   Abuf_34_ce0;
output   Abuf_34_we0;
output  [31:0] Abuf_34_d0;
output  [7:0] Abuf_35_address0;
output   Abuf_35_ce0;
output   Abuf_35_we0;
output  [31:0] Abuf_35_d0;
output  [7:0] Abuf_36_address0;
output   Abuf_36_ce0;
output   Abuf_36_we0;
output  [31:0] Abuf_36_d0;
output  [7:0] Abuf_37_address0;
output   Abuf_37_ce0;
output   Abuf_37_we0;
output  [31:0] Abuf_37_d0;
output  [7:0] Abuf_38_address0;
output   Abuf_38_ce0;
output   Abuf_38_we0;
output  [31:0] Abuf_38_d0;
output  [7:0] Abuf_39_address0;
output   Abuf_39_ce0;
output   Abuf_39_we0;
output  [31:0] Abuf_39_d0;
output  [7:0] Abuf_40_address0;
output   Abuf_40_ce0;
output   Abuf_40_we0;
output  [31:0] Abuf_40_d0;
output  [7:0] Abuf_41_address0;
output   Abuf_41_ce0;
output   Abuf_41_we0;
output  [31:0] Abuf_41_d0;
output  [7:0] Abuf_42_address0;
output   Abuf_42_ce0;
output   Abuf_42_we0;
output  [31:0] Abuf_42_d0;
output  [7:0] Abuf_43_address0;
output   Abuf_43_ce0;
output   Abuf_43_we0;
output  [31:0] Abuf_43_d0;
output  [7:0] Abuf_44_address0;
output   Abuf_44_ce0;
output   Abuf_44_we0;
output  [31:0] Abuf_44_d0;
output  [7:0] Abuf_45_address0;
output   Abuf_45_ce0;
output   Abuf_45_we0;
output  [31:0] Abuf_45_d0;
output  [7:0] Abuf_46_address0;
output   Abuf_46_ce0;
output   Abuf_46_we0;
output  [31:0] Abuf_46_d0;
output  [7:0] Abuf_47_address0;
output   Abuf_47_ce0;
output   Abuf_47_we0;
output  [31:0] Abuf_47_d0;
output  [7:0] Abuf_48_address0;
output   Abuf_48_ce0;
output   Abuf_48_we0;
output  [31:0] Abuf_48_d0;
output  [7:0] Abuf_49_address0;
output   Abuf_49_ce0;
output   Abuf_49_we0;
output  [31:0] Abuf_49_d0;
output  [7:0] Abuf_50_address0;
output   Abuf_50_ce0;
output   Abuf_50_we0;
output  [31:0] Abuf_50_d0;
output  [7:0] Abuf_51_address0;
output   Abuf_51_ce0;
output   Abuf_51_we0;
output  [31:0] Abuf_51_d0;
output  [7:0] Abuf_52_address0;
output   Abuf_52_ce0;
output   Abuf_52_we0;
output  [31:0] Abuf_52_d0;
output  [7:0] Abuf_53_address0;
output   Abuf_53_ce0;
output   Abuf_53_we0;
output  [31:0] Abuf_53_d0;
output  [7:0] Abuf_54_address0;
output   Abuf_54_ce0;
output   Abuf_54_we0;
output  [31:0] Abuf_54_d0;
output  [7:0] Abuf_55_address0;
output   Abuf_55_ce0;
output   Abuf_55_we0;
output  [31:0] Abuf_55_d0;
output  [7:0] Abuf_56_address0;
output   Abuf_56_ce0;
output   Abuf_56_we0;
output  [31:0] Abuf_56_d0;
output  [7:0] Abuf_57_address0;
output   Abuf_57_ce0;
output   Abuf_57_we0;
output  [31:0] Abuf_57_d0;
output  [7:0] Abuf_58_address0;
output   Abuf_58_ce0;
output   Abuf_58_we0;
output  [31:0] Abuf_58_d0;
output  [7:0] Abuf_59_address0;
output   Abuf_59_ce0;
output   Abuf_59_we0;
output  [31:0] Abuf_59_d0;
output  [7:0] Abuf_60_address0;
output   Abuf_60_ce0;
output   Abuf_60_we0;
output  [31:0] Abuf_60_d0;
output  [7:0] Abuf_61_address0;
output   Abuf_61_ce0;
output   Abuf_61_we0;
output  [31:0] Abuf_61_d0;
output  [7:0] Abuf_62_address0;
output   Abuf_62_ce0;
output   Abuf_62_we0;
output  [31:0] Abuf_62_d0;
output  [7:0] Abuf_63_address0;
output   Abuf_63_ce0;
output   Abuf_63_we0;
output  [31:0] Abuf_63_d0;

reg ap_idle;
reg m_axi_A_RREADY;
reg m_axi_B_RREADY;
reg Bbuf_ce0;
reg Bbuf_we0;
reg Bbuf_1_ce0;
reg Bbuf_1_we0;
reg Bbuf_2_ce0;
reg Bbuf_2_we0;
reg Bbuf_3_ce0;
reg Bbuf_3_we0;
reg Bbuf_4_ce0;
reg Bbuf_4_we0;
reg Bbuf_5_ce0;
reg Bbuf_5_we0;
reg Bbuf_6_ce0;
reg Bbuf_6_we0;
reg Bbuf_7_ce0;
reg Bbuf_7_we0;
reg Bbuf_8_ce0;
reg Bbuf_8_we0;
reg Bbuf_9_ce0;
reg Bbuf_9_we0;
reg Bbuf_10_ce0;
reg Bbuf_10_we0;
reg Bbuf_11_ce0;
reg Bbuf_11_we0;
reg Bbuf_12_ce0;
reg Bbuf_12_we0;
reg Bbuf_13_ce0;
reg Bbuf_13_we0;
reg Bbuf_14_ce0;
reg Bbuf_14_we0;
reg Bbuf_15_ce0;
reg Bbuf_15_we0;
reg Bbuf_16_ce0;
reg Bbuf_16_we0;
reg Bbuf_17_ce0;
reg Bbuf_17_we0;
reg Bbuf_18_ce0;
reg Bbuf_18_we0;
reg Bbuf_19_ce0;
reg Bbuf_19_we0;
reg Bbuf_20_ce0;
reg Bbuf_20_we0;
reg Bbuf_21_ce0;
reg Bbuf_21_we0;
reg Bbuf_22_ce0;
reg Bbuf_22_we0;
reg Bbuf_23_ce0;
reg Bbuf_23_we0;
reg Bbuf_24_ce0;
reg Bbuf_24_we0;
reg Bbuf_25_ce0;
reg Bbuf_25_we0;
reg Bbuf_26_ce0;
reg Bbuf_26_we0;
reg Bbuf_27_ce0;
reg Bbuf_27_we0;
reg Bbuf_28_ce0;
reg Bbuf_28_we0;
reg Bbuf_29_ce0;
reg Bbuf_29_we0;
reg Bbuf_30_ce0;
reg Bbuf_30_we0;
reg Bbuf_31_ce0;
reg Bbuf_31_we0;
reg Bbuf_32_ce0;
reg Bbuf_32_we0;
reg Bbuf_33_ce0;
reg Bbuf_33_we0;
reg Bbuf_34_ce0;
reg Bbuf_34_we0;
reg Bbuf_35_ce0;
reg Bbuf_35_we0;
reg Bbuf_36_ce0;
reg Bbuf_36_we0;
reg Bbuf_37_ce0;
reg Bbuf_37_we0;
reg Bbuf_38_ce0;
reg Bbuf_38_we0;
reg Bbuf_39_ce0;
reg Bbuf_39_we0;
reg Bbuf_40_ce0;
reg Bbuf_40_we0;
reg Bbuf_41_ce0;
reg Bbuf_41_we0;
reg Bbuf_42_ce0;
reg Bbuf_42_we0;
reg Bbuf_43_ce0;
reg Bbuf_43_we0;
reg Bbuf_44_ce0;
reg Bbuf_44_we0;
reg Bbuf_45_ce0;
reg Bbuf_45_we0;
reg Bbuf_46_ce0;
reg Bbuf_46_we0;
reg Bbuf_47_ce0;
reg Bbuf_47_we0;
reg Bbuf_48_ce0;
reg Bbuf_48_we0;
reg Bbuf_49_ce0;
reg Bbuf_49_we0;
reg Bbuf_50_ce0;
reg Bbuf_50_we0;
reg Bbuf_51_ce0;
reg Bbuf_51_we0;
reg Bbuf_52_ce0;
reg Bbuf_52_we0;
reg Bbuf_53_ce0;
reg Bbuf_53_we0;
reg Bbuf_54_ce0;
reg Bbuf_54_we0;
reg Bbuf_55_ce0;
reg Bbuf_55_we0;
reg Bbuf_56_ce0;
reg Bbuf_56_we0;
reg Bbuf_57_ce0;
reg Bbuf_57_we0;
reg Bbuf_58_ce0;
reg Bbuf_58_we0;
reg Bbuf_59_ce0;
reg Bbuf_59_we0;
reg Bbuf_60_ce0;
reg Bbuf_60_we0;
reg Bbuf_61_ce0;
reg Bbuf_61_we0;
reg Bbuf_62_ce0;
reg Bbuf_62_we0;
reg Bbuf_63_ce0;
reg Bbuf_63_we0;
reg Abuf_ce0;
reg Abuf_we0;
reg Abuf_1_ce0;
reg Abuf_1_we0;
reg Abuf_2_ce0;
reg Abuf_2_we0;
reg Abuf_3_ce0;
reg Abuf_3_we0;
reg Abuf_4_ce0;
reg Abuf_4_we0;
reg Abuf_5_ce0;
reg Abuf_5_we0;
reg Abuf_6_ce0;
reg Abuf_6_we0;
reg Abuf_7_ce0;
reg Abuf_7_we0;
reg Abuf_8_ce0;
reg Abuf_8_we0;
reg Abuf_9_ce0;
reg Abuf_9_we0;
reg Abuf_10_ce0;
reg Abuf_10_we0;
reg Abuf_11_ce0;
reg Abuf_11_we0;
reg Abuf_12_ce0;
reg Abuf_12_we0;
reg Abuf_13_ce0;
reg Abuf_13_we0;
reg Abuf_14_ce0;
reg Abuf_14_we0;
reg Abuf_15_ce0;
reg Abuf_15_we0;
reg Abuf_16_ce0;
reg Abuf_16_we0;
reg Abuf_17_ce0;
reg Abuf_17_we0;
reg Abuf_18_ce0;
reg Abuf_18_we0;
reg Abuf_19_ce0;
reg Abuf_19_we0;
reg Abuf_20_ce0;
reg Abuf_20_we0;
reg Abuf_21_ce0;
reg Abuf_21_we0;
reg Abuf_22_ce0;
reg Abuf_22_we0;
reg Abuf_23_ce0;
reg Abuf_23_we0;
reg Abuf_24_ce0;
reg Abuf_24_we0;
reg Abuf_25_ce0;
reg Abuf_25_we0;
reg Abuf_26_ce0;
reg Abuf_26_we0;
reg Abuf_27_ce0;
reg Abuf_27_we0;
reg Abuf_28_ce0;
reg Abuf_28_we0;
reg Abuf_29_ce0;
reg Abuf_29_we0;
reg Abuf_30_ce0;
reg Abuf_30_we0;
reg Abuf_31_ce0;
reg Abuf_31_we0;
reg Abuf_32_ce0;
reg Abuf_32_we0;
reg Abuf_33_ce0;
reg Abuf_33_we0;
reg Abuf_34_ce0;
reg Abuf_34_we0;
reg Abuf_35_ce0;
reg Abuf_35_we0;
reg Abuf_36_ce0;
reg Abuf_36_we0;
reg Abuf_37_ce0;
reg Abuf_37_we0;
reg Abuf_38_ce0;
reg Abuf_38_we0;
reg Abuf_39_ce0;
reg Abuf_39_we0;
reg Abuf_40_ce0;
reg Abuf_40_we0;
reg Abuf_41_ce0;
reg Abuf_41_we0;
reg Abuf_42_ce0;
reg Abuf_42_we0;
reg Abuf_43_ce0;
reg Abuf_43_we0;
reg Abuf_44_ce0;
reg Abuf_44_we0;
reg Abuf_45_ce0;
reg Abuf_45_we0;
reg Abuf_46_ce0;
reg Abuf_46_we0;
reg Abuf_47_ce0;
reg Abuf_47_we0;
reg Abuf_48_ce0;
reg Abuf_48_we0;
reg Abuf_49_ce0;
reg Abuf_49_we0;
reg Abuf_50_ce0;
reg Abuf_50_we0;
reg Abuf_51_ce0;
reg Abuf_51_we0;
reg Abuf_52_ce0;
reg Abuf_52_we0;
reg Abuf_53_ce0;
reg Abuf_53_we0;
reg Abuf_54_ce0;
reg Abuf_54_we0;
reg Abuf_55_ce0;
reg Abuf_55_we0;
reg Abuf_56_ce0;
reg Abuf_56_we0;
reg Abuf_57_ce0;
reg Abuf_57_we0;
reg Abuf_58_ce0;
reg Abuf_58_we0;
reg Abuf_59_ce0;
reg Abuf_59_we0;
reg Abuf_60_ce0;
reg Abuf_60_we0;
reg Abuf_61_ce0;
reg Abuf_61_we0;
reg Abuf_62_ce0;
reg Abuf_62_we0;
reg Abuf_63_ce0;
reg Abuf_63_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_2172_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    B_blk_n_R;
wire    ap_block_pp0_stage0;
reg    A_blk_n_R;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln42_fu_2187_p2;
reg   [0:0] icmp_ln42_reg_2473;
wire   [7:0] select_ln41_fu_2193_p3;
reg   [7:0] select_ln41_reg_2478;
reg   [7:0] select_ln41_reg_2478_pp0_iter1_reg;
wire   [0:0] trunc_ln42_fu_2201_p1;
reg   [0:0] trunc_ln42_reg_2483;
reg   [0:0] trunc_ln42_reg_2483_pp0_iter1_reg;
reg   [5:0] trunc_ln2_reg_2488;
wire   [7:0] select_ln41_1_fu_2252_p3;
reg   [7:0] select_ln41_1_reg_2492;
wire   [6:0] trunc_ln45_fu_2259_p1;
reg   [6:0] trunc_ln45_reg_2497;
reg   [5:0] trunc_ln1_reg_2502;
wire   [31:0] bitcast_ln44_fu_2273_p1;
reg   [31:0] bitcast_ln44_reg_2506;
wire   [31:0] bitcast_ln45_fu_2277_p1;
reg   [31:0] bitcast_ln45_reg_2574;
wire   [63:0] zext_ln45_fu_2296_p1;
wire   [63:0] zext_ln44_fu_2370_p1;
reg   [7:0] j_fu_448;
wire   [7:0] add_ln42_fu_2215_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_j_load;
reg   [7:0] i_fu_452;
reg   [14:0] indvar_flatten_fu_456;
wire   [14:0] add_ln41_1_fu_2178_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_predicate_pred1267_state3;
reg    ap_predicate_pred1272_state3;
reg    ap_predicate_pred1277_state3;
reg    ap_predicate_pred1282_state3;
reg    ap_predicate_pred1287_state3;
reg    ap_predicate_pred1292_state3;
reg    ap_predicate_pred1297_state3;
reg    ap_predicate_pred1302_state3;
reg    ap_predicate_pred1307_state3;
reg    ap_predicate_pred1312_state3;
reg    ap_predicate_pred1317_state3;
reg    ap_predicate_pred1322_state3;
reg    ap_predicate_pred1327_state3;
reg    ap_predicate_pred1332_state3;
reg    ap_predicate_pred1337_state3;
reg    ap_predicate_pred1342_state3;
reg    ap_predicate_pred1347_state3;
reg    ap_predicate_pred1352_state3;
reg    ap_predicate_pred1357_state3;
reg    ap_predicate_pred1362_state3;
reg    ap_predicate_pred1367_state3;
reg    ap_predicate_pred1372_state3;
reg    ap_predicate_pred1377_state3;
reg    ap_predicate_pred1382_state3;
reg    ap_predicate_pred1387_state3;
reg    ap_predicate_pred1392_state3;
reg    ap_predicate_pred1397_state3;
reg    ap_predicate_pred1402_state3;
reg    ap_predicate_pred1407_state3;
reg    ap_predicate_pred1412_state3;
reg    ap_predicate_pred1417_state3;
reg    ap_predicate_pred1422_state3;
reg    ap_predicate_pred1427_state3;
reg    ap_predicate_pred1432_state3;
reg    ap_predicate_pred1437_state3;
reg    ap_predicate_pred1442_state3;
reg    ap_predicate_pred1447_state3;
reg    ap_predicate_pred1452_state3;
reg    ap_predicate_pred1457_state3;
reg    ap_predicate_pred1462_state3;
reg    ap_predicate_pred1467_state3;
reg    ap_predicate_pred1472_state3;
reg    ap_predicate_pred1477_state3;
reg    ap_predicate_pred1482_state3;
reg    ap_predicate_pred1487_state3;
reg    ap_predicate_pred1492_state3;
reg    ap_predicate_pred1497_state3;
reg    ap_predicate_pred1502_state3;
reg    ap_predicate_pred1507_state3;
reg    ap_predicate_pred1512_state3;
reg    ap_predicate_pred1517_state3;
reg    ap_predicate_pred1522_state3;
reg    ap_predicate_pred1527_state3;
reg    ap_predicate_pred1532_state3;
reg    ap_predicate_pred1537_state3;
reg    ap_predicate_pred1542_state3;
reg    ap_predicate_pred1547_state3;
reg    ap_predicate_pred1552_state3;
reg    ap_predicate_pred1557_state3;
reg    ap_predicate_pred1562_state3;
reg    ap_predicate_pred1567_state3;
reg    ap_predicate_pred1572_state3;
reg    ap_predicate_pred1577_state3;
reg    ap_predicate_pred1582_state3;
wire   [7:0] add_ln41_fu_2246_p2;
wire   [7:0] shl_ln45_fu_2286_p2;
wire   [7:0] add_ln45_fu_2291_p2;
wire   [7:0] tmp_s_fu_2364_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_448 = 8'd0;
#0 i_fu_452 = 8'd0;
#0 indvar_flatten_fu_456 = 15'd0;
#0 ap_done_reg = 1'b0;
end

mmult_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_452 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i_fu_452 <= select_ln41_1_fu_2252_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_2172_p2 == 1'd0))) begin
            indvar_flatten_fu_456 <= add_ln41_1_fu_2178_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_456 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_2172_p2 == 1'd0))) begin
            j_fu_448 <= add_ln42_fu_2215_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_448 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_predicate_pred1267_state3 <= (trunc_ln2_reg_2488 == 6'd62);
        ap_predicate_pred1272_state3 <= (trunc_ln2_reg_2488 == 6'd61);
        ap_predicate_pred1277_state3 <= (trunc_ln2_reg_2488 == 6'd60);
        ap_predicate_pred1282_state3 <= (trunc_ln2_reg_2488 == 6'd59);
        ap_predicate_pred1287_state3 <= (trunc_ln2_reg_2488 == 6'd58);
        ap_predicate_pred1292_state3 <= (trunc_ln2_reg_2488 == 6'd57);
        ap_predicate_pred1297_state3 <= (trunc_ln2_reg_2488 == 6'd56);
        ap_predicate_pred1302_state3 <= (trunc_ln2_reg_2488 == 6'd55);
        ap_predicate_pred1307_state3 <= (trunc_ln2_reg_2488 == 6'd54);
        ap_predicate_pred1312_state3 <= (trunc_ln2_reg_2488 == 6'd53);
        ap_predicate_pred1317_state3 <= (trunc_ln2_reg_2488 == 6'd52);
        ap_predicate_pred1322_state3 <= (trunc_ln2_reg_2488 == 6'd51);
        ap_predicate_pred1327_state3 <= (trunc_ln2_reg_2488 == 6'd50);
        ap_predicate_pred1332_state3 <= (trunc_ln2_reg_2488 == 6'd49);
        ap_predicate_pred1337_state3 <= (trunc_ln2_reg_2488 == 6'd48);
        ap_predicate_pred1342_state3 <= (trunc_ln2_reg_2488 == 6'd47);
        ap_predicate_pred1347_state3 <= (trunc_ln2_reg_2488 == 6'd46);
        ap_predicate_pred1352_state3 <= (trunc_ln2_reg_2488 == 6'd45);
        ap_predicate_pred1357_state3 <= (trunc_ln2_reg_2488 == 6'd44);
        ap_predicate_pred1362_state3 <= (trunc_ln2_reg_2488 == 6'd43);
        ap_predicate_pred1367_state3 <= (trunc_ln2_reg_2488 == 6'd42);
        ap_predicate_pred1372_state3 <= (trunc_ln2_reg_2488 == 6'd41);
        ap_predicate_pred1377_state3 <= (trunc_ln2_reg_2488 == 6'd40);
        ap_predicate_pred1382_state3 <= (trunc_ln2_reg_2488 == 6'd39);
        ap_predicate_pred1387_state3 <= (trunc_ln2_reg_2488 == 6'd38);
        ap_predicate_pred1392_state3 <= (trunc_ln2_reg_2488 == 6'd37);
        ap_predicate_pred1397_state3 <= (trunc_ln2_reg_2488 == 6'd36);
        ap_predicate_pred1402_state3 <= (trunc_ln2_reg_2488 == 6'd35);
        ap_predicate_pred1407_state3 <= (trunc_ln2_reg_2488 == 6'd34);
        ap_predicate_pred1412_state3 <= (trunc_ln2_reg_2488 == 6'd33);
        ap_predicate_pred1417_state3 <= (trunc_ln2_reg_2488 == 6'd32);
        ap_predicate_pred1422_state3 <= (trunc_ln2_reg_2488 == 6'd31);
        ap_predicate_pred1427_state3 <= (trunc_ln2_reg_2488 == 6'd30);
        ap_predicate_pred1432_state3 <= (trunc_ln2_reg_2488 == 6'd29);
        ap_predicate_pred1437_state3 <= (trunc_ln2_reg_2488 == 6'd28);
        ap_predicate_pred1442_state3 <= (trunc_ln2_reg_2488 == 6'd27);
        ap_predicate_pred1447_state3 <= (trunc_ln2_reg_2488 == 6'd26);
        ap_predicate_pred1452_state3 <= (trunc_ln2_reg_2488 == 6'd25);
        ap_predicate_pred1457_state3 <= (trunc_ln2_reg_2488 == 6'd24);
        ap_predicate_pred1462_state3 <= (trunc_ln2_reg_2488 == 6'd23);
        ap_predicate_pred1467_state3 <= (trunc_ln2_reg_2488 == 6'd22);
        ap_predicate_pred1472_state3 <= (trunc_ln2_reg_2488 == 6'd21);
        ap_predicate_pred1477_state3 <= (trunc_ln2_reg_2488 == 6'd20);
        ap_predicate_pred1482_state3 <= (trunc_ln2_reg_2488 == 6'd19);
        ap_predicate_pred1487_state3 <= (trunc_ln2_reg_2488 == 6'd18);
        ap_predicate_pred1492_state3 <= (trunc_ln2_reg_2488 == 6'd17);
        ap_predicate_pred1497_state3 <= (trunc_ln2_reg_2488 == 6'd16);
        ap_predicate_pred1502_state3 <= (trunc_ln2_reg_2488 == 6'd15);
        ap_predicate_pred1507_state3 <= (trunc_ln2_reg_2488 == 6'd14);
        ap_predicate_pred1512_state3 <= (trunc_ln2_reg_2488 == 6'd13);
        ap_predicate_pred1517_state3 <= (trunc_ln2_reg_2488 == 6'd12);
        ap_predicate_pred1522_state3 <= (trunc_ln2_reg_2488 == 6'd11);
        ap_predicate_pred1527_state3 <= (trunc_ln2_reg_2488 == 6'd10);
        ap_predicate_pred1532_state3 <= (trunc_ln2_reg_2488 == 6'd9);
        ap_predicate_pred1537_state3 <= (trunc_ln2_reg_2488 == 6'd8);
        ap_predicate_pred1542_state3 <= (trunc_ln2_reg_2488 == 6'd7);
        ap_predicate_pred1547_state3 <= (trunc_ln2_reg_2488 == 6'd6);
        ap_predicate_pred1552_state3 <= (trunc_ln2_reg_2488 == 6'd5);
        ap_predicate_pred1557_state3 <= (trunc_ln2_reg_2488 == 6'd4);
        ap_predicate_pred1562_state3 <= (trunc_ln2_reg_2488 == 6'd3);
        ap_predicate_pred1567_state3 <= (trunc_ln2_reg_2488 == 6'd2);
        ap_predicate_pred1572_state3 <= (trunc_ln2_reg_2488 == 6'd1);
        ap_predicate_pred1577_state3 <= (trunc_ln2_reg_2488 == 6'd0);
        ap_predicate_pred1582_state3 <= (trunc_ln2_reg_2488 == 6'd63);
        bitcast_ln44_reg_2506 <= bitcast_ln44_fu_2273_p1;
        bitcast_ln45_reg_2574 <= bitcast_ln45_fu_2277_p1;
        icmp_ln42_reg_2473 <= icmp_ln42_fu_2187_p2;
        select_ln41_1_reg_2492 <= select_ln41_1_fu_2252_p3;
        select_ln41_reg_2478 <= select_ln41_fu_2193_p3;
        select_ln41_reg_2478_pp0_iter1_reg <= select_ln41_reg_2478;
        trunc_ln1_reg_2502 <= {{select_ln41_1_fu_2252_p3[6:1]}};
        trunc_ln2_reg_2488 <= {{select_ln41_fu_2193_p3[6:1]}};
        trunc_ln42_reg_2483 <= trunc_ln42_fu_2201_p1;
        trunc_ln42_reg_2483_pp0_iter1_reg <= trunc_ln42_reg_2483;
        trunc_ln45_reg_2497 <= trunc_ln45_fu_2259_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        A_blk_n_R = m_axi_A_RVALID;
    end else begin
        A_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_10_ce0 = 1'b1;
    end else begin
        Abuf_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1527_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_10_we0 = 1'b1;
    end else begin
        Abuf_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_11_ce0 = 1'b1;
    end else begin
        Abuf_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1522_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_11_we0 = 1'b1;
    end else begin
        Abuf_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_12_ce0 = 1'b1;
    end else begin
        Abuf_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1517_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_12_we0 = 1'b1;
    end else begin
        Abuf_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_13_ce0 = 1'b1;
    end else begin
        Abuf_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1512_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_13_we0 = 1'b1;
    end else begin
        Abuf_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_14_ce0 = 1'b1;
    end else begin
        Abuf_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1507_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_14_we0 = 1'b1;
    end else begin
        Abuf_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_15_ce0 = 1'b1;
    end else begin
        Abuf_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1502_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_15_we0 = 1'b1;
    end else begin
        Abuf_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_16_ce0 = 1'b1;
    end else begin
        Abuf_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1497_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_16_we0 = 1'b1;
    end else begin
        Abuf_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_17_ce0 = 1'b1;
    end else begin
        Abuf_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1492_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_17_we0 = 1'b1;
    end else begin
        Abuf_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_18_ce0 = 1'b1;
    end else begin
        Abuf_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1487_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_18_we0 = 1'b1;
    end else begin
        Abuf_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_19_ce0 = 1'b1;
    end else begin
        Abuf_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1482_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_19_we0 = 1'b1;
    end else begin
        Abuf_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_1_ce0 = 1'b1;
    end else begin
        Abuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1572_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_1_we0 = 1'b1;
    end else begin
        Abuf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_20_ce0 = 1'b1;
    end else begin
        Abuf_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1477_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_20_we0 = 1'b1;
    end else begin
        Abuf_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_21_ce0 = 1'b1;
    end else begin
        Abuf_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1472_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_21_we0 = 1'b1;
    end else begin
        Abuf_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_22_ce0 = 1'b1;
    end else begin
        Abuf_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1467_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_22_we0 = 1'b1;
    end else begin
        Abuf_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_23_ce0 = 1'b1;
    end else begin
        Abuf_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1462_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_23_we0 = 1'b1;
    end else begin
        Abuf_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_24_ce0 = 1'b1;
    end else begin
        Abuf_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1457_state3 == 1'b1))) begin
        Abuf_24_we0 = 1'b1;
    end else begin
        Abuf_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_25_ce0 = 1'b1;
    end else begin
        Abuf_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1452_state3 == 1'b1))) begin
        Abuf_25_we0 = 1'b1;
    end else begin
        Abuf_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_26_ce0 = 1'b1;
    end else begin
        Abuf_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1447_state3 == 1'b1))) begin
        Abuf_26_we0 = 1'b1;
    end else begin
        Abuf_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_27_ce0 = 1'b1;
    end else begin
        Abuf_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1442_state3 == 1'b1))) begin
        Abuf_27_we0 = 1'b1;
    end else begin
        Abuf_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_28_ce0 = 1'b1;
    end else begin
        Abuf_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1437_state3 == 1'b1))) begin
        Abuf_28_we0 = 1'b1;
    end else begin
        Abuf_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_29_ce0 = 1'b1;
    end else begin
        Abuf_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1432_state3 == 1'b1))) begin
        Abuf_29_we0 = 1'b1;
    end else begin
        Abuf_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_2_ce0 = 1'b1;
    end else begin
        Abuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1567_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_2_we0 = 1'b1;
    end else begin
        Abuf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_30_ce0 = 1'b1;
    end else begin
        Abuf_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1427_state3 == 1'b1))) begin
        Abuf_30_we0 = 1'b1;
    end else begin
        Abuf_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_31_ce0 = 1'b1;
    end else begin
        Abuf_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1422_state3 == 1'b1))) begin
        Abuf_31_we0 = 1'b1;
    end else begin
        Abuf_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_32_ce0 = 1'b1;
    end else begin
        Abuf_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1417_state3 == 1'b1))) begin
        Abuf_32_we0 = 1'b1;
    end else begin
        Abuf_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_33_ce0 = 1'b1;
    end else begin
        Abuf_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1412_state3 == 1'b1))) begin
        Abuf_33_we0 = 1'b1;
    end else begin
        Abuf_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_34_ce0 = 1'b1;
    end else begin
        Abuf_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1407_state3 == 1'b1))) begin
        Abuf_34_we0 = 1'b1;
    end else begin
        Abuf_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_35_ce0 = 1'b1;
    end else begin
        Abuf_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1402_state3 == 1'b1))) begin
        Abuf_35_we0 = 1'b1;
    end else begin
        Abuf_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_36_ce0 = 1'b1;
    end else begin
        Abuf_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1397_state3 == 1'b1))) begin
        Abuf_36_we0 = 1'b1;
    end else begin
        Abuf_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_37_ce0 = 1'b1;
    end else begin
        Abuf_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1392_state3 == 1'b1))) begin
        Abuf_37_we0 = 1'b1;
    end else begin
        Abuf_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_38_ce0 = 1'b1;
    end else begin
        Abuf_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1387_state3 == 1'b1))) begin
        Abuf_38_we0 = 1'b1;
    end else begin
        Abuf_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_39_ce0 = 1'b1;
    end else begin
        Abuf_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1382_state3 == 1'b1))) begin
        Abuf_39_we0 = 1'b1;
    end else begin
        Abuf_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_3_ce0 = 1'b1;
    end else begin
        Abuf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1562_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_3_we0 = 1'b1;
    end else begin
        Abuf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_40_ce0 = 1'b1;
    end else begin
        Abuf_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1377_state3 == 1'b1))) begin
        Abuf_40_we0 = 1'b1;
    end else begin
        Abuf_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_41_ce0 = 1'b1;
    end else begin
        Abuf_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1372_state3 == 1'b1))) begin
        Abuf_41_we0 = 1'b1;
    end else begin
        Abuf_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_42_ce0 = 1'b1;
    end else begin
        Abuf_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1367_state3 == 1'b1))) begin
        Abuf_42_we0 = 1'b1;
    end else begin
        Abuf_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_43_ce0 = 1'b1;
    end else begin
        Abuf_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1362_state3 == 1'b1))) begin
        Abuf_43_we0 = 1'b1;
    end else begin
        Abuf_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_44_ce0 = 1'b1;
    end else begin
        Abuf_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1357_state3 == 1'b1))) begin
        Abuf_44_we0 = 1'b1;
    end else begin
        Abuf_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_45_ce0 = 1'b1;
    end else begin
        Abuf_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1352_state3 == 1'b1))) begin
        Abuf_45_we0 = 1'b1;
    end else begin
        Abuf_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_46_ce0 = 1'b1;
    end else begin
        Abuf_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1347_state3 == 1'b1))) begin
        Abuf_46_we0 = 1'b1;
    end else begin
        Abuf_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_47_ce0 = 1'b1;
    end else begin
        Abuf_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1342_state3 == 1'b1))) begin
        Abuf_47_we0 = 1'b1;
    end else begin
        Abuf_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_48_ce0 = 1'b1;
    end else begin
        Abuf_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1337_state3 == 1'b1))) begin
        Abuf_48_we0 = 1'b1;
    end else begin
        Abuf_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_49_ce0 = 1'b1;
    end else begin
        Abuf_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1332_state3 == 1'b1))) begin
        Abuf_49_we0 = 1'b1;
    end else begin
        Abuf_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_4_ce0 = 1'b1;
    end else begin
        Abuf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1557_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_4_we0 = 1'b1;
    end else begin
        Abuf_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_50_ce0 = 1'b1;
    end else begin
        Abuf_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1327_state3 == 1'b1))) begin
        Abuf_50_we0 = 1'b1;
    end else begin
        Abuf_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_51_ce0 = 1'b1;
    end else begin
        Abuf_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1322_state3 == 1'b1))) begin
        Abuf_51_we0 = 1'b1;
    end else begin
        Abuf_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_52_ce0 = 1'b1;
    end else begin
        Abuf_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1317_state3 == 1'b1))) begin
        Abuf_52_we0 = 1'b1;
    end else begin
        Abuf_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_53_ce0 = 1'b1;
    end else begin
        Abuf_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1312_state3 == 1'b1))) begin
        Abuf_53_we0 = 1'b1;
    end else begin
        Abuf_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_54_ce0 = 1'b1;
    end else begin
        Abuf_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1307_state3 == 1'b1))) begin
        Abuf_54_we0 = 1'b1;
    end else begin
        Abuf_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_55_ce0 = 1'b1;
    end else begin
        Abuf_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1302_state3 == 1'b1))) begin
        Abuf_55_we0 = 1'b1;
    end else begin
        Abuf_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_56_ce0 = 1'b1;
    end else begin
        Abuf_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1297_state3 == 1'b1))) begin
        Abuf_56_we0 = 1'b1;
    end else begin
        Abuf_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_57_ce0 = 1'b1;
    end else begin
        Abuf_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1292_state3 == 1'b1))) begin
        Abuf_57_we0 = 1'b1;
    end else begin
        Abuf_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_58_ce0 = 1'b1;
    end else begin
        Abuf_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1287_state3 == 1'b1))) begin
        Abuf_58_we0 = 1'b1;
    end else begin
        Abuf_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_59_ce0 = 1'b1;
    end else begin
        Abuf_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1282_state3 == 1'b1))) begin
        Abuf_59_we0 = 1'b1;
    end else begin
        Abuf_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_5_ce0 = 1'b1;
    end else begin
        Abuf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1552_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_5_we0 = 1'b1;
    end else begin
        Abuf_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_60_ce0 = 1'b1;
    end else begin
        Abuf_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1277_state3 == 1'b1))) begin
        Abuf_60_we0 = 1'b1;
    end else begin
        Abuf_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_61_ce0 = 1'b1;
    end else begin
        Abuf_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1272_state3 == 1'b1))) begin
        Abuf_61_we0 = 1'b1;
    end else begin
        Abuf_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_62_ce0 = 1'b1;
    end else begin
        Abuf_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1267_state3 == 1'b1))) begin
        Abuf_62_we0 = 1'b1;
    end else begin
        Abuf_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_63_ce0 = 1'b1;
    end else begin
        Abuf_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1582_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_63_we0 = 1'b1;
    end else begin
        Abuf_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_6_ce0 = 1'b1;
    end else begin
        Abuf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1547_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_6_we0 = 1'b1;
    end else begin
        Abuf_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_7_ce0 = 1'b1;
    end else begin
        Abuf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1542_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_7_we0 = 1'b1;
    end else begin
        Abuf_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_8_ce0 = 1'b1;
    end else begin
        Abuf_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1537_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_8_we0 = 1'b1;
    end else begin
        Abuf_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_9_ce0 = 1'b1;
    end else begin
        Abuf_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1532_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_9_we0 = 1'b1;
    end else begin
        Abuf_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_ce0 = 1'b1;
    end else begin
        Abuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1577_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Abuf_we0 = 1'b1;
    end else begin
        Abuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        B_blk_n_R = m_axi_B_RVALID;
    end else begin
        B_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_10_ce0 = 1'b1;
    end else begin
        Bbuf_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd10))) begin
        Bbuf_10_we0 = 1'b1;
    end else begin
        Bbuf_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_11_ce0 = 1'b1;
    end else begin
        Bbuf_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd11))) begin
        Bbuf_11_we0 = 1'b1;
    end else begin
        Bbuf_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_12_ce0 = 1'b1;
    end else begin
        Bbuf_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd12))) begin
        Bbuf_12_we0 = 1'b1;
    end else begin
        Bbuf_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_13_ce0 = 1'b1;
    end else begin
        Bbuf_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd13))) begin
        Bbuf_13_we0 = 1'b1;
    end else begin
        Bbuf_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_14_ce0 = 1'b1;
    end else begin
        Bbuf_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd14))) begin
        Bbuf_14_we0 = 1'b1;
    end else begin
        Bbuf_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_15_ce0 = 1'b1;
    end else begin
        Bbuf_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd15))) begin
        Bbuf_15_we0 = 1'b1;
    end else begin
        Bbuf_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_16_ce0 = 1'b1;
    end else begin
        Bbuf_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd16))) begin
        Bbuf_16_we0 = 1'b1;
    end else begin
        Bbuf_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_17_ce0 = 1'b1;
    end else begin
        Bbuf_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd17))) begin
        Bbuf_17_we0 = 1'b1;
    end else begin
        Bbuf_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_18_ce0 = 1'b1;
    end else begin
        Bbuf_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd18))) begin
        Bbuf_18_we0 = 1'b1;
    end else begin
        Bbuf_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_19_ce0 = 1'b1;
    end else begin
        Bbuf_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd19))) begin
        Bbuf_19_we0 = 1'b1;
    end else begin
        Bbuf_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_1_ce0 = 1'b1;
    end else begin
        Bbuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd1))) begin
        Bbuf_1_we0 = 1'b1;
    end else begin
        Bbuf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_20_ce0 = 1'b1;
    end else begin
        Bbuf_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd20))) begin
        Bbuf_20_we0 = 1'b1;
    end else begin
        Bbuf_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_21_ce0 = 1'b1;
    end else begin
        Bbuf_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd21))) begin
        Bbuf_21_we0 = 1'b1;
    end else begin
        Bbuf_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_22_ce0 = 1'b1;
    end else begin
        Bbuf_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd22))) begin
        Bbuf_22_we0 = 1'b1;
    end else begin
        Bbuf_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_23_ce0 = 1'b1;
    end else begin
        Bbuf_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd23))) begin
        Bbuf_23_we0 = 1'b1;
    end else begin
        Bbuf_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_24_ce0 = 1'b1;
    end else begin
        Bbuf_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd24))) begin
        Bbuf_24_we0 = 1'b1;
    end else begin
        Bbuf_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_25_ce0 = 1'b1;
    end else begin
        Bbuf_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd25))) begin
        Bbuf_25_we0 = 1'b1;
    end else begin
        Bbuf_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_26_ce0 = 1'b1;
    end else begin
        Bbuf_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd26))) begin
        Bbuf_26_we0 = 1'b1;
    end else begin
        Bbuf_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_27_ce0 = 1'b1;
    end else begin
        Bbuf_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd27))) begin
        Bbuf_27_we0 = 1'b1;
    end else begin
        Bbuf_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_28_ce0 = 1'b1;
    end else begin
        Bbuf_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd28))) begin
        Bbuf_28_we0 = 1'b1;
    end else begin
        Bbuf_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_29_ce0 = 1'b1;
    end else begin
        Bbuf_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd29))) begin
        Bbuf_29_we0 = 1'b1;
    end else begin
        Bbuf_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_2_ce0 = 1'b1;
    end else begin
        Bbuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd2))) begin
        Bbuf_2_we0 = 1'b1;
    end else begin
        Bbuf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_30_ce0 = 1'b1;
    end else begin
        Bbuf_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd30))) begin
        Bbuf_30_we0 = 1'b1;
    end else begin
        Bbuf_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_31_ce0 = 1'b1;
    end else begin
        Bbuf_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd31))) begin
        Bbuf_31_we0 = 1'b1;
    end else begin
        Bbuf_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_32_ce0 = 1'b1;
    end else begin
        Bbuf_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd32))) begin
        Bbuf_32_we0 = 1'b1;
    end else begin
        Bbuf_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_33_ce0 = 1'b1;
    end else begin
        Bbuf_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd33))) begin
        Bbuf_33_we0 = 1'b1;
    end else begin
        Bbuf_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_34_ce0 = 1'b1;
    end else begin
        Bbuf_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd34))) begin
        Bbuf_34_we0 = 1'b1;
    end else begin
        Bbuf_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_35_ce0 = 1'b1;
    end else begin
        Bbuf_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd35))) begin
        Bbuf_35_we0 = 1'b1;
    end else begin
        Bbuf_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_36_ce0 = 1'b1;
    end else begin
        Bbuf_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd36))) begin
        Bbuf_36_we0 = 1'b1;
    end else begin
        Bbuf_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_37_ce0 = 1'b1;
    end else begin
        Bbuf_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd37))) begin
        Bbuf_37_we0 = 1'b1;
    end else begin
        Bbuf_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_38_ce0 = 1'b1;
    end else begin
        Bbuf_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd38))) begin
        Bbuf_38_we0 = 1'b1;
    end else begin
        Bbuf_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_39_ce0 = 1'b1;
    end else begin
        Bbuf_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd39))) begin
        Bbuf_39_we0 = 1'b1;
    end else begin
        Bbuf_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_3_ce0 = 1'b1;
    end else begin
        Bbuf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd3))) begin
        Bbuf_3_we0 = 1'b1;
    end else begin
        Bbuf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_40_ce0 = 1'b1;
    end else begin
        Bbuf_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd40))) begin
        Bbuf_40_we0 = 1'b1;
    end else begin
        Bbuf_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_41_ce0 = 1'b1;
    end else begin
        Bbuf_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd41))) begin
        Bbuf_41_we0 = 1'b1;
    end else begin
        Bbuf_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_42_ce0 = 1'b1;
    end else begin
        Bbuf_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd42))) begin
        Bbuf_42_we0 = 1'b1;
    end else begin
        Bbuf_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_43_ce0 = 1'b1;
    end else begin
        Bbuf_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd43))) begin
        Bbuf_43_we0 = 1'b1;
    end else begin
        Bbuf_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_44_ce0 = 1'b1;
    end else begin
        Bbuf_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd44))) begin
        Bbuf_44_we0 = 1'b1;
    end else begin
        Bbuf_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_45_ce0 = 1'b1;
    end else begin
        Bbuf_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd45))) begin
        Bbuf_45_we0 = 1'b1;
    end else begin
        Bbuf_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_46_ce0 = 1'b1;
    end else begin
        Bbuf_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd46))) begin
        Bbuf_46_we0 = 1'b1;
    end else begin
        Bbuf_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_47_ce0 = 1'b1;
    end else begin
        Bbuf_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd47))) begin
        Bbuf_47_we0 = 1'b1;
    end else begin
        Bbuf_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_48_ce0 = 1'b1;
    end else begin
        Bbuf_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd48))) begin
        Bbuf_48_we0 = 1'b1;
    end else begin
        Bbuf_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_49_ce0 = 1'b1;
    end else begin
        Bbuf_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd49))) begin
        Bbuf_49_we0 = 1'b1;
    end else begin
        Bbuf_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_4_ce0 = 1'b1;
    end else begin
        Bbuf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd4))) begin
        Bbuf_4_we0 = 1'b1;
    end else begin
        Bbuf_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_50_ce0 = 1'b1;
    end else begin
        Bbuf_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd50))) begin
        Bbuf_50_we0 = 1'b1;
    end else begin
        Bbuf_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_51_ce0 = 1'b1;
    end else begin
        Bbuf_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd51))) begin
        Bbuf_51_we0 = 1'b1;
    end else begin
        Bbuf_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_52_ce0 = 1'b1;
    end else begin
        Bbuf_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd52))) begin
        Bbuf_52_we0 = 1'b1;
    end else begin
        Bbuf_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_53_ce0 = 1'b1;
    end else begin
        Bbuf_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd53))) begin
        Bbuf_53_we0 = 1'b1;
    end else begin
        Bbuf_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_54_ce0 = 1'b1;
    end else begin
        Bbuf_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd54))) begin
        Bbuf_54_we0 = 1'b1;
    end else begin
        Bbuf_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_55_ce0 = 1'b1;
    end else begin
        Bbuf_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd55))) begin
        Bbuf_55_we0 = 1'b1;
    end else begin
        Bbuf_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_56_ce0 = 1'b1;
    end else begin
        Bbuf_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd56))) begin
        Bbuf_56_we0 = 1'b1;
    end else begin
        Bbuf_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_57_ce0 = 1'b1;
    end else begin
        Bbuf_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd57))) begin
        Bbuf_57_we0 = 1'b1;
    end else begin
        Bbuf_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_58_ce0 = 1'b1;
    end else begin
        Bbuf_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd58))) begin
        Bbuf_58_we0 = 1'b1;
    end else begin
        Bbuf_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_59_ce0 = 1'b1;
    end else begin
        Bbuf_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd59))) begin
        Bbuf_59_we0 = 1'b1;
    end else begin
        Bbuf_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_5_ce0 = 1'b1;
    end else begin
        Bbuf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd5))) begin
        Bbuf_5_we0 = 1'b1;
    end else begin
        Bbuf_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_60_ce0 = 1'b1;
    end else begin
        Bbuf_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd60))) begin
        Bbuf_60_we0 = 1'b1;
    end else begin
        Bbuf_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_61_ce0 = 1'b1;
    end else begin
        Bbuf_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd61))) begin
        Bbuf_61_we0 = 1'b1;
    end else begin
        Bbuf_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_62_ce0 = 1'b1;
    end else begin
        Bbuf_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd62))) begin
        Bbuf_62_we0 = 1'b1;
    end else begin
        Bbuf_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_63_ce0 = 1'b1;
    end else begin
        Bbuf_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd63))) begin
        Bbuf_63_we0 = 1'b1;
    end else begin
        Bbuf_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_6_ce0 = 1'b1;
    end else begin
        Bbuf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd6))) begin
        Bbuf_6_we0 = 1'b1;
    end else begin
        Bbuf_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_7_ce0 = 1'b1;
    end else begin
        Bbuf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd7))) begin
        Bbuf_7_we0 = 1'b1;
    end else begin
        Bbuf_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_8_ce0 = 1'b1;
    end else begin
        Bbuf_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd8))) begin
        Bbuf_8_we0 = 1'b1;
    end else begin
        Bbuf_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_9_ce0 = 1'b1;
    end else begin
        Bbuf_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd9))) begin
        Bbuf_9_we0 = 1'b1;
    end else begin
        Bbuf_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Bbuf_ce0 = 1'b1;
    end else begin
        Bbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln1_reg_2502 == 6'd0))) begin
        Bbuf_we0 = 1'b1;
    end else begin
        Bbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln41_fu_2172_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_456;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 8'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_448;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_A_RREADY = 1'b1;
    end else begin
        m_axi_A_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_B_RREADY = 1'b1;
    end else begin
        m_axi_B_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Abuf_10_address0 = zext_ln44_fu_2370_p1;

assign Abuf_10_d0 = bitcast_ln44_reg_2506;

assign Abuf_11_address0 = zext_ln44_fu_2370_p1;

assign Abuf_11_d0 = bitcast_ln44_reg_2506;

assign Abuf_12_address0 = zext_ln44_fu_2370_p1;

assign Abuf_12_d0 = bitcast_ln44_reg_2506;

assign Abuf_13_address0 = zext_ln44_fu_2370_p1;

assign Abuf_13_d0 = bitcast_ln44_reg_2506;

assign Abuf_14_address0 = zext_ln44_fu_2370_p1;

assign Abuf_14_d0 = bitcast_ln44_reg_2506;

assign Abuf_15_address0 = zext_ln44_fu_2370_p1;

assign Abuf_15_d0 = bitcast_ln44_reg_2506;

assign Abuf_16_address0 = zext_ln44_fu_2370_p1;

assign Abuf_16_d0 = bitcast_ln44_reg_2506;

assign Abuf_17_address0 = zext_ln44_fu_2370_p1;

assign Abuf_17_d0 = bitcast_ln44_reg_2506;

assign Abuf_18_address0 = zext_ln44_fu_2370_p1;

assign Abuf_18_d0 = bitcast_ln44_reg_2506;

assign Abuf_19_address0 = zext_ln44_fu_2370_p1;

assign Abuf_19_d0 = bitcast_ln44_reg_2506;

assign Abuf_1_address0 = zext_ln44_fu_2370_p1;

assign Abuf_1_d0 = bitcast_ln44_reg_2506;

assign Abuf_20_address0 = zext_ln44_fu_2370_p1;

assign Abuf_20_d0 = bitcast_ln44_reg_2506;

assign Abuf_21_address0 = zext_ln44_fu_2370_p1;

assign Abuf_21_d0 = bitcast_ln44_reg_2506;

assign Abuf_22_address0 = zext_ln44_fu_2370_p1;

assign Abuf_22_d0 = bitcast_ln44_reg_2506;

assign Abuf_23_address0 = zext_ln44_fu_2370_p1;

assign Abuf_23_d0 = bitcast_ln44_reg_2506;

assign Abuf_24_address0 = zext_ln44_fu_2370_p1;

assign Abuf_24_d0 = bitcast_ln44_reg_2506;

assign Abuf_25_address0 = zext_ln44_fu_2370_p1;

assign Abuf_25_d0 = bitcast_ln44_reg_2506;

assign Abuf_26_address0 = zext_ln44_fu_2370_p1;

assign Abuf_26_d0 = bitcast_ln44_reg_2506;

assign Abuf_27_address0 = zext_ln44_fu_2370_p1;

assign Abuf_27_d0 = bitcast_ln44_reg_2506;

assign Abuf_28_address0 = zext_ln44_fu_2370_p1;

assign Abuf_28_d0 = bitcast_ln44_reg_2506;

assign Abuf_29_address0 = zext_ln44_fu_2370_p1;

assign Abuf_29_d0 = bitcast_ln44_reg_2506;

assign Abuf_2_address0 = zext_ln44_fu_2370_p1;

assign Abuf_2_d0 = bitcast_ln44_reg_2506;

assign Abuf_30_address0 = zext_ln44_fu_2370_p1;

assign Abuf_30_d0 = bitcast_ln44_reg_2506;

assign Abuf_31_address0 = zext_ln44_fu_2370_p1;

assign Abuf_31_d0 = bitcast_ln44_reg_2506;

assign Abuf_32_address0 = zext_ln44_fu_2370_p1;

assign Abuf_32_d0 = bitcast_ln44_reg_2506;

assign Abuf_33_address0 = zext_ln44_fu_2370_p1;

assign Abuf_33_d0 = bitcast_ln44_reg_2506;

assign Abuf_34_address0 = zext_ln44_fu_2370_p1;

assign Abuf_34_d0 = bitcast_ln44_reg_2506;

assign Abuf_35_address0 = zext_ln44_fu_2370_p1;

assign Abuf_35_d0 = bitcast_ln44_reg_2506;

assign Abuf_36_address0 = zext_ln44_fu_2370_p1;

assign Abuf_36_d0 = bitcast_ln44_reg_2506;

assign Abuf_37_address0 = zext_ln44_fu_2370_p1;

assign Abuf_37_d0 = bitcast_ln44_reg_2506;

assign Abuf_38_address0 = zext_ln44_fu_2370_p1;

assign Abuf_38_d0 = bitcast_ln44_reg_2506;

assign Abuf_39_address0 = zext_ln44_fu_2370_p1;

assign Abuf_39_d0 = bitcast_ln44_reg_2506;

assign Abuf_3_address0 = zext_ln44_fu_2370_p1;

assign Abuf_3_d0 = bitcast_ln44_reg_2506;

assign Abuf_40_address0 = zext_ln44_fu_2370_p1;

assign Abuf_40_d0 = bitcast_ln44_reg_2506;

assign Abuf_41_address0 = zext_ln44_fu_2370_p1;

assign Abuf_41_d0 = bitcast_ln44_reg_2506;

assign Abuf_42_address0 = zext_ln44_fu_2370_p1;

assign Abuf_42_d0 = bitcast_ln44_reg_2506;

assign Abuf_43_address0 = zext_ln44_fu_2370_p1;

assign Abuf_43_d0 = bitcast_ln44_reg_2506;

assign Abuf_44_address0 = zext_ln44_fu_2370_p1;

assign Abuf_44_d0 = bitcast_ln44_reg_2506;

assign Abuf_45_address0 = zext_ln44_fu_2370_p1;

assign Abuf_45_d0 = bitcast_ln44_reg_2506;

assign Abuf_46_address0 = zext_ln44_fu_2370_p1;

assign Abuf_46_d0 = bitcast_ln44_reg_2506;

assign Abuf_47_address0 = zext_ln44_fu_2370_p1;

assign Abuf_47_d0 = bitcast_ln44_reg_2506;

assign Abuf_48_address0 = zext_ln44_fu_2370_p1;

assign Abuf_48_d0 = bitcast_ln44_reg_2506;

assign Abuf_49_address0 = zext_ln44_fu_2370_p1;

assign Abuf_49_d0 = bitcast_ln44_reg_2506;

assign Abuf_4_address0 = zext_ln44_fu_2370_p1;

assign Abuf_4_d0 = bitcast_ln44_reg_2506;

assign Abuf_50_address0 = zext_ln44_fu_2370_p1;

assign Abuf_50_d0 = bitcast_ln44_reg_2506;

assign Abuf_51_address0 = zext_ln44_fu_2370_p1;

assign Abuf_51_d0 = bitcast_ln44_reg_2506;

assign Abuf_52_address0 = zext_ln44_fu_2370_p1;

assign Abuf_52_d0 = bitcast_ln44_reg_2506;

assign Abuf_53_address0 = zext_ln44_fu_2370_p1;

assign Abuf_53_d0 = bitcast_ln44_reg_2506;

assign Abuf_54_address0 = zext_ln44_fu_2370_p1;

assign Abuf_54_d0 = bitcast_ln44_reg_2506;

assign Abuf_55_address0 = zext_ln44_fu_2370_p1;

assign Abuf_55_d0 = bitcast_ln44_reg_2506;

assign Abuf_56_address0 = zext_ln44_fu_2370_p1;

assign Abuf_56_d0 = bitcast_ln44_reg_2506;

assign Abuf_57_address0 = zext_ln44_fu_2370_p1;

assign Abuf_57_d0 = bitcast_ln44_reg_2506;

assign Abuf_58_address0 = zext_ln44_fu_2370_p1;

assign Abuf_58_d0 = bitcast_ln44_reg_2506;

assign Abuf_59_address0 = zext_ln44_fu_2370_p1;

assign Abuf_59_d0 = bitcast_ln44_reg_2506;

assign Abuf_5_address0 = zext_ln44_fu_2370_p1;

assign Abuf_5_d0 = bitcast_ln44_reg_2506;

assign Abuf_60_address0 = zext_ln44_fu_2370_p1;

assign Abuf_60_d0 = bitcast_ln44_reg_2506;

assign Abuf_61_address0 = zext_ln44_fu_2370_p1;

assign Abuf_61_d0 = bitcast_ln44_reg_2506;

assign Abuf_62_address0 = zext_ln44_fu_2370_p1;

assign Abuf_62_d0 = bitcast_ln44_reg_2506;

assign Abuf_63_address0 = zext_ln44_fu_2370_p1;

assign Abuf_63_d0 = bitcast_ln44_reg_2506;

assign Abuf_6_address0 = zext_ln44_fu_2370_p1;

assign Abuf_6_d0 = bitcast_ln44_reg_2506;

assign Abuf_7_address0 = zext_ln44_fu_2370_p1;

assign Abuf_7_d0 = bitcast_ln44_reg_2506;

assign Abuf_8_address0 = zext_ln44_fu_2370_p1;

assign Abuf_8_d0 = bitcast_ln44_reg_2506;

assign Abuf_9_address0 = zext_ln44_fu_2370_p1;

assign Abuf_9_d0 = bitcast_ln44_reg_2506;

assign Abuf_address0 = zext_ln44_fu_2370_p1;

assign Abuf_d0 = bitcast_ln44_reg_2506;

assign Bbuf_10_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_10_d0 = bitcast_ln45_reg_2574;

assign Bbuf_11_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_11_d0 = bitcast_ln45_reg_2574;

assign Bbuf_12_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_12_d0 = bitcast_ln45_reg_2574;

assign Bbuf_13_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_13_d0 = bitcast_ln45_reg_2574;

assign Bbuf_14_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_14_d0 = bitcast_ln45_reg_2574;

assign Bbuf_15_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_15_d0 = bitcast_ln45_reg_2574;

assign Bbuf_16_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_16_d0 = bitcast_ln45_reg_2574;

assign Bbuf_17_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_17_d0 = bitcast_ln45_reg_2574;

assign Bbuf_18_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_18_d0 = bitcast_ln45_reg_2574;

assign Bbuf_19_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_19_d0 = bitcast_ln45_reg_2574;

assign Bbuf_1_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_1_d0 = bitcast_ln45_reg_2574;

assign Bbuf_20_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_20_d0 = bitcast_ln45_reg_2574;

assign Bbuf_21_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_21_d0 = bitcast_ln45_reg_2574;

assign Bbuf_22_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_22_d0 = bitcast_ln45_reg_2574;

assign Bbuf_23_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_23_d0 = bitcast_ln45_reg_2574;

assign Bbuf_24_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_24_d0 = bitcast_ln45_reg_2574;

assign Bbuf_25_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_25_d0 = bitcast_ln45_reg_2574;

assign Bbuf_26_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_26_d0 = bitcast_ln45_reg_2574;

assign Bbuf_27_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_27_d0 = bitcast_ln45_reg_2574;

assign Bbuf_28_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_28_d0 = bitcast_ln45_reg_2574;

assign Bbuf_29_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_29_d0 = bitcast_ln45_reg_2574;

assign Bbuf_2_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_2_d0 = bitcast_ln45_reg_2574;

assign Bbuf_30_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_30_d0 = bitcast_ln45_reg_2574;

assign Bbuf_31_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_31_d0 = bitcast_ln45_reg_2574;

assign Bbuf_32_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_32_d0 = bitcast_ln45_reg_2574;

assign Bbuf_33_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_33_d0 = bitcast_ln45_reg_2574;

assign Bbuf_34_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_34_d0 = bitcast_ln45_reg_2574;

assign Bbuf_35_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_35_d0 = bitcast_ln45_reg_2574;

assign Bbuf_36_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_36_d0 = bitcast_ln45_reg_2574;

assign Bbuf_37_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_37_d0 = bitcast_ln45_reg_2574;

assign Bbuf_38_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_38_d0 = bitcast_ln45_reg_2574;

assign Bbuf_39_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_39_d0 = bitcast_ln45_reg_2574;

assign Bbuf_3_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_3_d0 = bitcast_ln45_reg_2574;

assign Bbuf_40_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_40_d0 = bitcast_ln45_reg_2574;

assign Bbuf_41_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_41_d0 = bitcast_ln45_reg_2574;

assign Bbuf_42_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_42_d0 = bitcast_ln45_reg_2574;

assign Bbuf_43_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_43_d0 = bitcast_ln45_reg_2574;

assign Bbuf_44_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_44_d0 = bitcast_ln45_reg_2574;

assign Bbuf_45_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_45_d0 = bitcast_ln45_reg_2574;

assign Bbuf_46_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_46_d0 = bitcast_ln45_reg_2574;

assign Bbuf_47_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_47_d0 = bitcast_ln45_reg_2574;

assign Bbuf_48_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_48_d0 = bitcast_ln45_reg_2574;

assign Bbuf_49_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_49_d0 = bitcast_ln45_reg_2574;

assign Bbuf_4_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_4_d0 = bitcast_ln45_reg_2574;

assign Bbuf_50_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_50_d0 = bitcast_ln45_reg_2574;

assign Bbuf_51_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_51_d0 = bitcast_ln45_reg_2574;

assign Bbuf_52_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_52_d0 = bitcast_ln45_reg_2574;

assign Bbuf_53_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_53_d0 = bitcast_ln45_reg_2574;

assign Bbuf_54_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_54_d0 = bitcast_ln45_reg_2574;

assign Bbuf_55_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_55_d0 = bitcast_ln45_reg_2574;

assign Bbuf_56_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_56_d0 = bitcast_ln45_reg_2574;

assign Bbuf_57_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_57_d0 = bitcast_ln45_reg_2574;

assign Bbuf_58_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_58_d0 = bitcast_ln45_reg_2574;

assign Bbuf_59_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_59_d0 = bitcast_ln45_reg_2574;

assign Bbuf_5_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_5_d0 = bitcast_ln45_reg_2574;

assign Bbuf_60_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_60_d0 = bitcast_ln45_reg_2574;

assign Bbuf_61_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_61_d0 = bitcast_ln45_reg_2574;

assign Bbuf_62_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_62_d0 = bitcast_ln45_reg_2574;

assign Bbuf_63_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_63_d0 = bitcast_ln45_reg_2574;

assign Bbuf_6_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_6_d0 = bitcast_ln45_reg_2574;

assign Bbuf_7_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_7_d0 = bitcast_ln45_reg_2574;

assign Bbuf_8_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_8_d0 = bitcast_ln45_reg_2574;

assign Bbuf_9_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_9_d0 = bitcast_ln45_reg_2574;

assign Bbuf_address0 = zext_ln45_fu_2296_p1;

assign Bbuf_d0 = bitcast_ln45_reg_2574;

assign add_ln41_1_fu_2178_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln41_fu_2246_p2 = (i_fu_452 + 8'd1);

assign add_ln42_fu_2215_p2 = (select_ln41_fu_2193_p3 + 8'd1);

assign add_ln45_fu_2291_p2 = (shl_ln45_fu_2286_p2 + select_ln41_reg_2478_pp0_iter1_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((m_axi_A_RVALID == 1'b0) | (m_axi_B_RVALID == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln44_fu_2273_p1 = m_axi_A_RDATA;

assign bitcast_ln45_fu_2277_p1 = m_axi_B_RDATA;

assign icmp_ln41_fu_2172_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_2187_p2 = ((ap_sig_allocacmp_j_load == 8'd128) ? 1'b1 : 1'b0);

assign m_axi_A_ARADDR = 64'd0;

assign m_axi_A_ARBURST = 2'd0;

assign m_axi_A_ARCACHE = 4'd0;

assign m_axi_A_ARID = 1'd0;

assign m_axi_A_ARLEN = 32'd0;

assign m_axi_A_ARLOCK = 2'd0;

assign m_axi_A_ARPROT = 3'd0;

assign m_axi_A_ARQOS = 4'd0;

assign m_axi_A_ARREGION = 4'd0;

assign m_axi_A_ARSIZE = 3'd0;

assign m_axi_A_ARUSER = 1'd0;

assign m_axi_A_ARVALID = 1'b0;

assign m_axi_A_AWADDR = 64'd0;

assign m_axi_A_AWBURST = 2'd0;

assign m_axi_A_AWCACHE = 4'd0;

assign m_axi_A_AWID = 1'd0;

assign m_axi_A_AWLEN = 32'd0;

assign m_axi_A_AWLOCK = 2'd0;

assign m_axi_A_AWPROT = 3'd0;

assign m_axi_A_AWQOS = 4'd0;

assign m_axi_A_AWREGION = 4'd0;

assign m_axi_A_AWSIZE = 3'd0;

assign m_axi_A_AWUSER = 1'd0;

assign m_axi_A_AWVALID = 1'b0;

assign m_axi_A_BREADY = 1'b0;

assign m_axi_A_WDATA = 32'd0;

assign m_axi_A_WID = 1'd0;

assign m_axi_A_WLAST = 1'b0;

assign m_axi_A_WSTRB = 4'd0;

assign m_axi_A_WUSER = 1'd0;

assign m_axi_A_WVALID = 1'b0;

assign m_axi_B_ARADDR = 64'd0;

assign m_axi_B_ARBURST = 2'd0;

assign m_axi_B_ARCACHE = 4'd0;

assign m_axi_B_ARID = 1'd0;

assign m_axi_B_ARLEN = 32'd0;

assign m_axi_B_ARLOCK = 2'd0;

assign m_axi_B_ARPROT = 3'd0;

assign m_axi_B_ARQOS = 4'd0;

assign m_axi_B_ARREGION = 4'd0;

assign m_axi_B_ARSIZE = 3'd0;

assign m_axi_B_ARUSER = 1'd0;

assign m_axi_B_ARVALID = 1'b0;

assign m_axi_B_AWADDR = 64'd0;

assign m_axi_B_AWBURST = 2'd0;

assign m_axi_B_AWCACHE = 4'd0;

assign m_axi_B_AWID = 1'd0;

assign m_axi_B_AWLEN = 32'd0;

assign m_axi_B_AWLOCK = 2'd0;

assign m_axi_B_AWPROT = 3'd0;

assign m_axi_B_AWQOS = 4'd0;

assign m_axi_B_AWREGION = 4'd0;

assign m_axi_B_AWSIZE = 3'd0;

assign m_axi_B_AWUSER = 1'd0;

assign m_axi_B_AWVALID = 1'b0;

assign m_axi_B_BREADY = 1'b0;

assign m_axi_B_WDATA = 32'd0;

assign m_axi_B_WID = 1'd0;

assign m_axi_B_WLAST = 1'b0;

assign m_axi_B_WSTRB = 4'd0;

assign m_axi_B_WUSER = 1'd0;

assign m_axi_B_WVALID = 1'b0;

assign select_ln41_1_fu_2252_p3 = ((icmp_ln42_reg_2473[0:0] == 1'b1) ? add_ln41_fu_2246_p2 : i_fu_452);

assign select_ln41_fu_2193_p3 = ((icmp_ln42_fu_2187_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_j_load);

assign shl_ln45_fu_2286_p2 = select_ln41_1_reg_2492 << 8'd7;

assign tmp_s_fu_2364_p3 = {{trunc_ln45_reg_2497}, {trunc_ln42_reg_2483_pp0_iter1_reg}};

assign trunc_ln42_fu_2201_p1 = select_ln41_fu_2193_p3[0:0];

assign trunc_ln45_fu_2259_p1 = select_ln41_1_fu_2252_p3[6:0];

assign zext_ln44_fu_2370_p1 = tmp_s_fu_2364_p3;

assign zext_ln45_fu_2296_p1 = add_ln45_fu_2291_p2;

endmodule //mmult_mmult_Pipeline_MEM_LOOP_R_MEM_LOOP_C
