; Generated by gcc 2.95.1 19990816 (release) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY
|gcc2_compiled.|
	ALIGN
	EXPORT	|osd_mark_dirty|
|osd_mark_dirty|
	; args = 4, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	ldr	__ip, |L..7|
	mov	__lr, __a2
	ldr	__a3, [__ip, #0]
	mov	__v1, __a4
	cmp	__a3, #0
	ldmeqea	__fp, {__v1, __fp, __sp, __pc}^
	cmp	__lr, #0
	movge	__lr, __a2
	movlt	__lr, #0
	mov	__ip, #508
	add	__ip, __ip, #3
	cmp	__lr, __ip
	movge	__lr, __ip
	cmp	__v1, __ip
	ldr	__a3, |L..7|+4
	mov	__a2, #1
	ldr	__a1, [__a3, #0]
	suble	__a3, __a4, __lr
	subgt	__a3, __ip, __lr
	add	__a3, __a3, __a2
	add	__a1, __a1, __lr
	bl	|memset|
	ldmea	__fp, {__v1, __fp, __sp, __pc}^
|L..8|
	ALIGN
|L..7|
	DCD	|use_dirty|
	DCD	|dirty_new|
	END
