#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 26 19:12:36 2019
# Process ID: 5779
# Current directory: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado
# Command line: vivado
# Log file: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/vivado.log
# Journal file: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Project_1 /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
add_files {/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_gpio.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_srec_parser.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ejtag_reset.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_uart_receiver.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_withloader.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_sys.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/mfp_ahb_p_ram.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/mfp_ahb_b_ram.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b1.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b0.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b3.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_srec_parser_to_ahb_lite_bridge.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p3.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p1.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p0.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_const.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux8.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_const.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_gate.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux4.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clock_nogate.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_ngc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_ctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_ibrk.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mmu.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_4.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_biu.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_guest_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_antitamper_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_8.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_bus32mux2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tck.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_umips_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_bistctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/i_wsram_2k2way_xilinx.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_root_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S16.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_sps_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_mb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_s.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_dasam.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_async_snd.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cache_mux.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_spstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_scanio_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ic_bistctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_glue.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_fb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_mb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_gf_mux2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cp2_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_eicoffset_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_brk21.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_and2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_ngc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_pc_top.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_spmb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_rngc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz_16b.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_pcsam.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/ram_dual_port.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb16entries.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_5.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_dtlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_siu.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_9.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_add_simple.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_cpy.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_c.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_exc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_dasamstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_fdcstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/tagram_2k2way_xilinx.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_alu_shft_32bit.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_tpl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_c.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_core.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_alu_dsp_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb1entry.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm_mpustub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_fpuclk1_nogate.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_ctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dc_bistctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_fifo_1r1w_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cop2_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb4entries.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_s.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_scanio_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_pc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_config.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_utlbentry.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_guest_srs1.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_watch_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_parity_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmmstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_dbrk.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_ctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_custom.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_6.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clockandlatch.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_top.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_spstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ic.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_13.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S8.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tripsync.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_async_rec.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cache_cmp.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_siu_int_sync.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_dec.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dspram_ext_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dsp_const.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cop1_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_area.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb16.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_pcsamstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_ucregister_wide.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux16.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_prid.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_24.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_pdttcb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_itlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/d_wsram_2k2way_xilinx.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_spram_top.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mmuc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_spmb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_latchn.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_buf_misc_pro.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm_ctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide_utlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_utlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_3.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_collector.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_fdc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/ram_reset_dual_port.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_reg.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_10.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clockxnorgate.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ispram_ext_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_dp.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/dataram_2k2way_xilinx.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_buf_misc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_parity_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_add_simple.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide_tlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz_4b.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_mux2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_srs1.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cp1_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clock_buf.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpu.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/testbench/testbench_sw2led.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/testbench/testbench.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/testbench/testbench_boot.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v}
add_files -fileset constrs_1 -norecurse /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.ip_user_files/sim_scripts -ip_user_files_dir /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.ip_user_files -ipstatic_source_dir /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/modelsim} {questa=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/questa} {ies=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/ies} {xcelium=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/xcelium} {vcs=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/vcs} {riviera=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/memfiles/1_IncrementLEDs/ram_b1.txt /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/memfiles/1_IncrementLEDs/ram_b0.txt /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/memfiles/1_IncrementLEDs/ram_b2.txt /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/memfiles/1_IncrementLEDs/ram_b3.txt}
launch_simulation
source testbench.tcl
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
current_wave_config {Untitled 1}
add_wave {{/testbench/sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0}} 
restart
run 200 ns
run 200 ns
run 200 ns
run 200 ns
current_wave_config {Untitled 1}
add_wave {{/testbench/sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0}} 
current_wave_config {Untitled 1}
add_wave {{/testbench/sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0}} 
restart
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
