/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef __ASM_CPU_MIGRN_ERRATA_H
#define __ASM_CPU_MIGRN_ERRATA_H

/* Add an enum for any migration safe eraratum here*/
enum {
	ARM64_MIGRN_NOT_SUPPORTED = 0,
	ARM64_MIGRN_WORKAROUND_CLEAN_CACHE,
	ARM64_MIGRN_WORKAROUND_DEVICE_LOAD_ACQUIRE,
	ARM64_MIGRN_WORKAROUND_834220,
	ARM64_MIGRN_WORKAROUND_843419,
	ARM64_MIGRN_WORKAROUND_845719,
	ARM64_MIGRN_WORKAROUND_CAVIUM_23154,
	ARM64_MIGRN_WORKAROUND_CAVIUM_27456,
	ARM64_MIGRN_WORKAROUND_CAVIUM_30115,
	ARM64_MIGRN_WORKAROUND_QCOM_FALKOR_E1003,
	ARM64_MIGRN_WORKAROUND_REPEAT_TLBI,
	ARM64_MIGRN_WORKAROUND_858921,
	ARM64_MIGRN_WORKAROUND_1418040,
	ARM64_MIGRN_WORKAROUND_SPECULATIVE_AT,
	ARM64_MIGRN_WORKAROUND_1463225,
	ARM64_MIGRN_WORKAROUND_CAVIUM_TX2_219_TVM,
	ARM64_MIGRN_WORKAROUND_CAVIUM_TX2_219_PRFM,
	ARM64_MIGRN_WORKAROUND_1508412,
	ARM64_MIGRN_WORKAROUND_NVIDIA_CARMEL_CNP,
	ARM64_MIGRN_WORKAROUND_TRBE_OVERWRITE_FILL_MODE,
	ARM64_MIGRN_WORKAROUND_TSB_FLUSH_FAILURE,
	ARM64_MIGRN_WORKAROUND_TRBE_WRITE_OUT_OF_RANGE,
	ARM64_MIGRN_WORKAROUND_2645198,
	ARM64_MIGRN_WORKAROUND_2077057,
	ARM64_MIGRN_WORKAROUND_2064142,
	ARM64_MIGRN_WORKAROUND_2457168,
	ARM64_MIGRN_WORKAROUND_2038923,
	ARM64_MIGRN_WORKAROUND_1902691,
	ARM64_MIGRN_CPUCAP_LOCAL_CPU_ERRATUM,
	ARM64_MIGRN_WORKAROUND_2658417,
	ARM64_MIGRN_WORKAROUND_SPECULATIVE_SSBS,
	ARM64_MIGRN_WORKAROUND_SPECULATIVE_UNPRIV_LOAD,
	ARM64_MIGRN_WORKAROUND_AMPERE_AC03_CPU_38,
};
#endif
