INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/fpadd_single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpadd_single
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/fpadd_single.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/fpadd_single.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/fpadd_single.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/fpadd_single.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
