// Seed: 1722524158
module module_0;
  logic id_1;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    output logic id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6
);
  always id_3 <= id_1 & id_2 !== 1'b0;
  xnor primCall (id_3, id_4, id_5);
  assign id_6 = -1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_3 #(
    parameter id_11 = 32'd28,
    parameter id_18 = 32'd50
) (
    output supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input wire id_6[1 : -1],
    input uwire id_7,
    input wor id_8,
    input wor id_9,
    output wire id_10,
    input tri _id_11[-1  -  id_11 : id_18],
    input supply1 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input wand id_15,
    output tri id_16,
    input tri0 id_17,
    input wire _id_18,
    input tri0 id_19
);
  logic id_21;
  module_0 modCall_1 ();
endmodule
