# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab3_140L_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/regrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:29 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 23:39:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/Lab3_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:29 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# End time: 23:39:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/dispString.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:29 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 23:39:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/countrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:29 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 23:39:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/bcd2segment.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:29 on May 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 23:39:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:37 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 23:39:37 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:37 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 23:39:37 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:37 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 23:39:37 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:37 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v 
# -- Compiling module decodeKeys
# 
# Top level modules:
# 	decodeKeys
# End time: 23:39:37 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:37 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 23:39:37 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:37 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 23:39:37 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:37 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 23:39:37 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:38 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v 
# -- Compiling module Half_Sec_Pulse_Per_Sec
# 
# Top level modules:
# 	Half_Sec_Pulse_Per_Sec
# End time: 23:39:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:38 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# End time: 23:39:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:38 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v 
# -- Compiling module inpin
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module latticehx1k_pll
# ** Warning: C:/Users/Arman/Desktop/Lab3/latticehx1k.v(381): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	latticehx1k
# End time: 23:39:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:38 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v 
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	N_bit_counter
# End time: 23:39:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:38 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 23:39:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:38 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 23:39:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:38 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 23:39:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:38 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v 
# -- Compiling module vbuf
# -- Compiling module latticeDulPortRam512x8
# 
# Top level modules:
# 	vbuf
# End time: 23:39:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 23:39:49 on May 18,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.latticehx1k_pll
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/latticehx1k.v(365): Instantiation of 'SB_PLL40_CORE' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/latticehx1k_pll_inst File: C:/Users/Arman/Desktop/Lab3/latticehx1k.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.Half_Sec_Pulse_Per_Sec
# Loading work.N_bit_counter
# Loading work.inpin
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/latticehx1k.v(48): Instantiation of 'SB_IO' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/_rcxd File: C:/Users/Arman/Desktop/Lab3/latticehx1k.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.buart
# Loading work.rxuart
# Loading work.baudgen2
# Loading work.uart
# Loading work.baudgen
# Loading work.resetGen
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.dispString
# Loading work.dictrl
# Loading work.didp
# Loading work.countrce
# Loading work.regrce
# Loading work.vbuf
# Loading work.latticeDulPortRam512x8
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/vbuf.v(687): Instantiation of 'SB_RAM512x8' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/uu2/mem0 File: C:/Users/Arman/Desktop/Lab3/vbuf.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.tb_sft
# Error loading design
# End time: 23:39:49 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 23:40:08 on May 18,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.latticehx1k_pll
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/latticehx1k.v(365): Instantiation of 'SB_PLL40_CORE' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/latticehx1k_pll_inst File: C:/Users/Arman/Desktop/Lab3/latticehx1k.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.Half_Sec_Pulse_Per_Sec
# Loading work.N_bit_counter
# Loading work.inpin
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/latticehx1k.v(48): Instantiation of 'SB_IO' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/_rcxd File: C:/Users/Arman/Desktop/Lab3/latticehx1k.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.buart
# Loading work.rxuart
# Loading work.baudgen2
# Loading work.uart
# Loading work.baudgen
# Loading work.resetGen
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.dispString
# Loading work.dictrl
# Loading work.didp
# Loading work.countrce
# Loading work.regrce
# Loading work.vbuf
# Loading work.latticeDulPortRam512x8
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/vbuf.v(687): Instantiation of 'SB_RAM512x8' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/uu2/mem0 File: C:/Users/Arman/Desktop/Lab3/vbuf.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.tb_sft
# Error loading design
# End time: 23:40:09 on May 18,2019, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 23:40:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 23:40:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 23:40:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v 
# -- Compiling module decodeKeys
# 
# Top level modules:
# 	decodeKeys
# End time: 23:40:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 23:40:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 23:40:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 23:40:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:14 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v 
# -- Compiling module Half_Sec_Pulse_Per_Sec
# 
# Top level modules:
# 	Half_Sec_Pulse_Per_Sec
# End time: 23:40:15 on May 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:15 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# End time: 23:40:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:15 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v 
# -- Compiling module inpin
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module latticehx1k_pll
# ** Warning: C:/Users/Arman/Desktop/Lab3/latticehx1k.v(381): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	latticehx1k
# End time: 23:40:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:15 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v 
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	N_bit_counter
# End time: 23:40:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:15 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 23:40:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:15 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 23:40:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:15 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 23:40:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:15 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v 
# -- Compiling module vbuf
# -- Compiling module latticeDulPortRam512x8
# 
# Top level modules:
# 	vbuf
# End time: 23:40:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 23:40:18 on May 18,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.latticehx1k_pll
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/latticehx1k.v(365): Instantiation of 'SB_PLL40_CORE' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/latticehx1k_pll_inst File: C:/Users/Arman/Desktop/Lab3/latticehx1k.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.Half_Sec_Pulse_Per_Sec
# Loading work.N_bit_counter
# Loading work.inpin
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/latticehx1k.v(48): Instantiation of 'SB_IO' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/_rcxd File: C:/Users/Arman/Desktop/Lab3/latticehx1k.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.buart
# Loading work.rxuart
# Loading work.baudgen2
# Loading work.uart
# Loading work.baudgen
# Loading work.resetGen
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.dispString
# Loading work.dictrl
# Loading work.didp
# Loading work.countrce
# Loading work.regrce
# Loading work.vbuf
# Loading work.latticeDulPortRam512x8
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/vbuf.v(687): Instantiation of 'SB_RAM512x8' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/uu2/mem0 File: C:/Users/Arman/Desktop/Lab3/vbuf.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.tb_sft
# Error loading design
# End time: 23:40:19 on May 18,2019, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 23:40:20 on May 18,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.latticehx1k_pll
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/latticehx1k.v(365): Instantiation of 'SB_PLL40_CORE' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/latticehx1k_pll_inst File: C:/Users/Arman/Desktop/Lab3/latticehx1k.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.Half_Sec_Pulse_Per_Sec
# Loading work.N_bit_counter
# Loading work.inpin
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/latticehx1k.v(48): Instantiation of 'SB_IO' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/_rcxd File: C:/Users/Arman/Desktop/Lab3/latticehx1k.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.buart
# Loading work.rxuart
# Loading work.baudgen2
# Loading work.uart
# Loading work.baudgen
# Loading work.resetGen
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.dispString
# Loading work.dictrl
# Loading work.didp
# Loading work.countrce
# Loading work.regrce
# Loading work.vbuf
# Loading work.latticeDulPortRam512x8
# ** Error: (vsim-3033) C:/Users/Arman/Desktop/Lab3/vbuf.v(687): Instantiation of 'SB_RAM512x8' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/uu2/mem0 File: C:/Users/Arman/Desktop/Lab3/vbuf.v
#         Searched libraries:
#             C:/Users/Arman/Desktop/Lab3/simulation/modelsim/rtl_work
# Loading work.tb_sft
# Error loading design
# End time: 23:40:20 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vsim work.tb_sft
# vsim work.tb_sft 
# Start time: 23:40:21 on May 18,2019
# Loading work.tb_sft
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:23 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 23:42:23 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:23 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 23:42:23 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v 
# -- Compiling module decodeKeys
# 
# Top level modules:
# 	decodeKeys
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v 
# -- Compiling module Half_Sec_Pulse_Per_Sec
# 
# Top level modules:
# 	Half_Sec_Pulse_Per_Sec
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# 
# Top level modules:
# 	latticehx1k
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:24 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v 
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	N_bit_counter
# End time: 23:42:24 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:25 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 23:42:25 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:25 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 23:42:25 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:25 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 23:42:25 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:25 on May 18,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v 
# -- Compiling module vbuf
# -- Compiling module latticeDulPortRam512x8
# 
# Top level modules:
# 	vbuf
# End time: 23:42:25 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 23:42:29 on May 18,2019, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 23:42:29 on May 18,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.dispString
# Loading work.dictrl
# Loading work.didp
# Loading work.countrce
# Loading work.regrce
# Loading work.tb_sft
# ** Warning: (vsim-3017) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [PCDPC] - Port size (8) does not match connection size (4) for port 'b0'. The port definition is at: C:/Users/Arman/Desktop/Lab3/dispString.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [PCDPC] - Port size (8) does not match connection size (4) for port 'b1'. The port definition is at: C:/Users/Arman/Desktop/Lab3/dispString.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [PCDPC] - Port size (8) does not match connection size (4) for port 'b3'. The port definition is at: C:/Users/Arman/Desktop/Lab3/dispString.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [PCDPC] - Port size (8) does not match connection size (4) for port 'b4'. The port definition is at: C:/Users/Arman/Desktop/Lab3/dispString.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3722) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [TFMPC] - Missing connection for port 'go'.
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(170): [PCDPC] - Port size (1) does not match connection size (4) for port 'q'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce1 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(170): [PCDPC] - Port size (1) does not match connection size (4) for port 'd'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce1 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(171): [PCDPC] - Port size (1) does not match connection size (4) for port 'q'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce2 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(171): [PCDPC] - Port size (1) does not match connection size (4) for port 'd'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce2 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(172): [PCDPC] - Port size (1) does not match connection size (4) for port 'q'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce3 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(172): [PCDPC] - Port size (1) does not match connection size (4) for port 'd'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce3 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(173): [PCDPC] - Port size (1) does not match connection size (4) for port 'q'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce4 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(173): [PCDPC] - Port size (1) does not match connection size (4) for port 'd'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce4 File: C:/Users/Arman/Desktop/Lab3/regrce.v
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
run
# pass: expected 00:09 got 00:09
# pass: expected 00:10 got 00:10
# pass: expected 00:11 got 00:11
# pass: expected 00:12 got 00:12
# pass: expected 00:13 got 00:13
vsim work.top_sft
# End time: 23:47:37 on May 18,2019, Elapsed time: 0:05:08
# Errors: 0, Warnings: 14
# vsim work.top_sft 
# Start time: 23:47:38 on May 18,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.dispString
# Loading work.dictrl
# Loading work.didp
# Loading work.countrce
# Loading work.regrce
# Loading work.tb_sft
# ** Warning: (vsim-3017) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [PCDPC] - Port size (8) does not match connection size (4) for port 'b0'. The port definition is at: C:/Users/Arman/Desktop/Lab3/dispString.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [PCDPC] - Port size (8) does not match connection size (4) for port 'b1'. The port definition is at: C:/Users/Arman/Desktop/Lab3/dispString.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [PCDPC] - Port size (8) does not match connection size (4) for port 'b3'. The port definition is at: C:/Users/Arman/Desktop/Lab3/dispString.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [PCDPC] - Port size (8) does not match connection size (4) for port 'b4'. The port definition is at: C:/Users/Arman/Desktop/Lab3/dispString.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3722) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(80): [TFMPC] - Missing connection for port 'go'.
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(170): [PCDPC] - Port size (1) does not match connection size (4) for port 'q'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce1 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(170): [PCDPC] - Port size (1) does not match connection size (4) for port 'd'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce1 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(171): [PCDPC] - Port size (1) does not match connection size (4) for port 'q'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce2 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(171): [PCDPC] - Port size (1) does not match connection size (4) for port 'd'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce2 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(172): [PCDPC] - Port size (1) does not match connection size (4) for port 'q'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce3 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(172): [PCDPC] - Port size (1) does not match connection size (4) for port 'd'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce3 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(173): [PCDPC] - Port size (1) does not match connection size (4) for port 'q'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce4 File: C:/Users/Arman/Desktop/Lab3/regrce.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(173): [PCDPC] - Port size (1) does not match connection size (4) for port 'd'. The port definition is at: C:/Users/Arman/Desktop/Lab3/regrce.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp/regrce4 File: C:/Users/Arman/Desktop/Lab3/regrce.v
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
run
# pass: expected 00:09 got 00:09
# pass: expected 00:10 got 00:10
# pass: expected 00:11 got 00:11
# pass: expected 00:12 got 00:12
# pass: expected 00:13 got 00:13
run
# pass: expected 00:14 got 00:14
# pass: expected 00:15 got 00:15
# pass: expected 00:16 got 00:16
# pass: expected 00:17 got 00:17
# pass: expected 00:18 got 00:18
run
# pass: expected 00:19 got 00:19
# pass: expected 00:20 got 00:20
# pass: expected 00:21 got 00:21
# pass: expected 00:22 got 00:22
# pass: expected 00:23 got 00:23
run
# pass: expected 00:24 got 00:24
# pass: expected 00:25 got 00:25
# pass: expected 00:26 got 00:26
# pass: expected 00:27 got 00:27
# pass: expected 00:28 got 00:28
run
# pass: expected 00:29 got 00:29
# pass: expected 00:30 got 00:30
# pass: expected 00:31 got 00:31
# pass: expected 00:32 got 00:32
# pass: expected 00:33 got 00:33
run
# pass: expected 00:34 got 00:34
# pass: expected 00:35 got 00:35
# pass: expected 00:36 got 00:36
# pass: expected 00:37 got 00:37
# pass: expected 00:38 got 00:38
run
# pass: expected 00:39 got 00:39
# pass: expected 00:40 got 00:40
# pass: expected 00:41 got 00:41
# pass: expected 00:42 got 00:42
# pass: expected 00:43 got 00:43
run
# pass: expected 00:44 got 00:44
# pass: expected 00:45 got 00:45
# pass: expected 00:46 got 00:46
# pass: expected 00:47 got 00:47
# pass: expected 00:48 got 00:48
run
# pass: expected 00:49 got 00:49
# pass: expected 00:50 got 00:50
# pass: expected 00:51 got 00:51
# pass: expected 00:52 got 00:52
# pass: expected 00:53 got 00:53
run
# pass: expected 00:54 got 00:54
# pass: expected 00:55 got 00:55
# pass: expected 00:56 got 00:56
# pass: expected 00:57 got 00:57
# pass: expected 00:58 got 00:58
run
# pass: expected 00:59 got 00:59
# pass: expected 01:00 got 01:00
# pass: expected 01:01 got 01:01
# pass: expected 01:02 got 01:02
# pass: expected 01:03 got 01:03
run
# pass: expected 01:04 got 01:04
# pass: expected 01:05 got 01:05
# pass: expected 01:06 got 01:06
# pass: expected 01:07 got 01:07
# pass: expected 01:08 got 01:08
run
# pass: expected 01:09 got 01:09
# pass: expected 01:10 got 01:10
# pass: expected 01:11 got 01:11
# pass: expected 01:12 got 01:12
# pass: expected 01:13 got 01:13
# End time: 23:48:54 on May 18,2019, Elapsed time: 0:01:16
# Errors: 0, Warnings: 14
