/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_2z ? celloutsig_0_6z : celloutsig_0_7z;
  assign celloutsig_0_7z = ~celloutsig_0_3z[4];
  assign celloutsig_0_14z = ~celloutsig_0_2z;
  assign celloutsig_0_16z = ~celloutsig_0_3z[3];
  assign celloutsig_0_21z = { celloutsig_0_3z[3:1], celloutsig_0_10z } + in_data[46:43];
  reg [4:0] _06_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 5'h00;
    else _06_ <= { celloutsig_1_13z[3:1], celloutsig_1_11z, celloutsig_1_6z };
  assign out_data[132:128] = _06_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z } == { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_40z = { _00_[12:1], celloutsig_0_30z, celloutsig_0_37z, celloutsig_0_34z } >= { celloutsig_0_34z[6], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_39z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_1_5z = { in_data[137:126], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } >= { in_data[105:97], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[111:110], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } >= { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_37z = in_data[68:57] <= { celloutsig_0_23z[7:5], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_1z = in_data[48:46] <= in_data[65:63];
  assign celloutsig_0_2z = { in_data[72:65], celloutsig_0_1z } <= in_data[45:37];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z } && in_data[165:163];
  assign celloutsig_0_10z = { celloutsig_0_9z[2], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z } && { in_data[50:36], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_26z = { celloutsig_0_18z[5:1], celloutsig_0_0z, celloutsig_0_7z } && { celloutsig_0_18z[5:1], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_3z = ! { in_data[129:124], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = ! { in_data[128:118], celloutsig_1_2z };
  assign celloutsig_0_30z = ! { celloutsig_0_22z[7:2], celloutsig_0_3z, _00_, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[81:75] < in_data[43:37];
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z } != { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z } != { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_1_13z = - { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_17z = - { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_22z = - { in_data[86:75], celloutsig_0_7z };
  assign celloutsig_0_23z = - { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_34z = - { in_data[82:77], celloutsig_0_13z };
  assign celloutsig_1_0z = & in_data[136:132];
  assign celloutsig_1_19z = & { celloutsig_1_10z, celloutsig_1_7z, in_data[163:161] };
  assign celloutsig_0_39z = | { celloutsig_0_34z[6], celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_5z = | in_data[20:8];
  assign celloutsig_1_1z = ~^ { in_data[173:171], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = ~^ { in_data[136:106], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = ~^ in_data[178:172];
  assign celloutsig_1_11z = ~^ { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_8z = ~^ { in_data[64:36], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_20z = ~^ { _00_[3:2], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_6z = ^ in_data[155:127];
  assign celloutsig_0_6z = ^ { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[92:86] >> { in_data[58:54], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[10:9], celloutsig_0_1z } >> celloutsig_0_3z[3:1];
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_15z } >> { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_8z };
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
