Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr 28 19:46:43 2019
| Host         : DESKTOP-RTRUIMN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file divux16_wrapper_timing_summary_routed.rpt -rpx divux16_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : divux16_wrapper
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -42.547    -1344.469                     39                   56        0.120        0.000                      0                   56        3.000        0.000                       0                    62  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_in1                         {0.000 5.000}      10.000          100.000         
  clk_out1_divux16_clk_wiz_0_0  {1.389 6.389}      10.000          100.000         
  clkfbout_divux16_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_divux16_clk_wiz_0_0      -42.547    -1344.469                     39                   56        0.120        0.000                      0                   56        4.500        0.000                       0                    58  
  clkfbout_divux16_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_divux16_clk_wiz_0_0
  To Clock:  clk_out1_divux16_clk_wiz_0_0

Setup :           39  Failing Endpoints,  Worst Slack      -42.547ns,  Total Violation    -1344.469ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -42.547ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.456ns  (logic 28.788ns (54.881%)  route 23.668ns (45.119%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 9.934 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.857    52.627    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X13Y106        LUT5 (Prop_lut5_I4_O)        0.367    52.994 r  divux16_i/divu_0/inst/Remainder[3]_i_1/O
                         net (fo=1, routed)           0.000    52.994    divux16_i/divu_0/inst/Remainder[3]_i_1_n_0
    SLICE_X13Y106        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.511     9.934    divux16_i/divu_0/inst/clk
    SLICE_X13Y106        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[3]/C
                         clock pessimism              0.560    10.494    
                         clock uncertainty           -0.077    10.416    
    SLICE_X13Y106        FDCE (Setup_fdce_C_D)        0.031    10.447    divux16_i/divu_0/inst/Remainder_reg[3]
  -------------------------------------------------------------------
                         required time                         10.447    
                         arrival time                         -52.994    
  -------------------------------------------------------------------
                         slack                                -42.547    

Slack (VIOLATED) :        -42.544ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.502ns  (logic 28.788ns (54.832%)  route 23.714ns (45.168%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 9.934 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.904    52.674    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X14Y103        LUT5 (Prop_lut5_I4_O)        0.367    53.041 r  divux16_i/divu_0/inst/Remainder[0]_i_1/O
                         net (fo=1, routed)           0.000    53.041    divux16_i/divu_0/inst/Remainder[0]_i_1_n_0
    SLICE_X14Y103        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.511     9.934    divux16_i/divu_0/inst/clk
    SLICE_X14Y103        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[0]/C
                         clock pessimism              0.560    10.494    
                         clock uncertainty           -0.077    10.416    
    SLICE_X14Y103        FDCE (Setup_fdce_C_D)        0.081    10.497    divux16_i/divu_0/inst/Remainder_reg[0]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                         -53.041    
  -------------------------------------------------------------------
                         slack                                -42.544    

Slack (VIOLATED) :        -42.434ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.341ns  (logic 28.788ns (55.001%)  route 23.553ns (44.999%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 9.933 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.743    52.513    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X13Y108        LUT5 (Prop_lut5_I4_O)        0.367    52.880 r  divux16_i/divu_0/inst/Remainder[7]_i_1/O
                         net (fo=1, routed)           0.000    52.880    divux16_i/divu_0/inst/Remainder[7]_i_1_n_0
    SLICE_X13Y108        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.510     9.933    divux16_i/divu_0/inst/clk
    SLICE_X13Y108        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[7]/C
                         clock pessimism              0.560    10.493    
                         clock uncertainty           -0.077    10.415    
    SLICE_X13Y108        FDCE (Setup_fdce_C_D)        0.031    10.446    divux16_i/divu_0/inst/Remainder_reg[7]
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                         -52.880    
  -------------------------------------------------------------------
                         slack                                -42.434    

Slack (VIOLATED) :        -42.423ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.330ns  (logic 28.788ns (55.013%)  route 23.542ns (44.987%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 9.934 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.731    52.501    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X13Y103        LUT5 (Prop_lut5_I4_O)        0.367    52.868 r  divux16_i/divu_0/inst/Remainder[2]_i_1/O
                         net (fo=1, routed)           0.000    52.868    divux16_i/divu_0/inst/Remainder[2]_i_1_n_0
    SLICE_X13Y103        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.511     9.934    divux16_i/divu_0/inst/clk
    SLICE_X13Y103        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[2]/C
                         clock pessimism              0.560    10.494    
                         clock uncertainty           -0.077    10.416    
    SLICE_X13Y103        FDCE (Setup_fdce_C_D)        0.029    10.445    divux16_i/divu_0/inst/Remainder_reg[2]
  -------------------------------------------------------------------
                         required time                         10.445    
                         arrival time                         -52.868    
  -------------------------------------------------------------------
                         slack                                -42.423    

Slack (VIOLATED) :        -42.422ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.329ns  (logic 28.788ns (55.013%)  route 23.541ns (44.987%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 9.934 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.731    52.501    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.367    52.868 r  divux16_i/divu_0/inst/Remainder[9]_i_1/O
                         net (fo=1, routed)           0.000    52.868    divux16_i/divu_0/inst/Remainder[9]_i_1_n_0
    SLICE_X13Y104        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.511     9.934    divux16_i/divu_0/inst/clk
    SLICE_X13Y104        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[9]/C
                         clock pessimism              0.560    10.494    
                         clock uncertainty           -0.077    10.416    
    SLICE_X13Y104        FDCE (Setup_fdce_C_D)        0.029    10.445    divux16_i/divu_0/inst/Remainder_reg[9]
  -------------------------------------------------------------------
                         required time                         10.445    
                         arrival time                         -52.868    
  -------------------------------------------------------------------
                         slack                                -42.422    

Slack (VIOLATED) :        -42.418ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.327ns  (logic 28.788ns (55.016%)  route 23.539ns (44.984%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 9.934 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.728    52.498    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X13Y103        LUT5 (Prop_lut5_I4_O)        0.367    52.865 r  divux16_i/divu_0/inst/Remainder[1]_i_1/O
                         net (fo=1, routed)           0.000    52.865    divux16_i/divu_0/inst/Remainder[1]_i_1_n_0
    SLICE_X13Y103        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.511     9.934    divux16_i/divu_0/inst/clk
    SLICE_X13Y103        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[1]/C
                         clock pessimism              0.560    10.494    
                         clock uncertainty           -0.077    10.416    
    SLICE_X13Y103        FDCE (Setup_fdce_C_D)        0.031    10.447    divux16_i/divu_0/inst/Remainder_reg[1]
  -------------------------------------------------------------------
                         required time                         10.447    
                         arrival time                         -52.865    
  -------------------------------------------------------------------
                         slack                                -42.418    

Slack (VIOLATED) :        -42.417ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.326ns  (logic 28.788ns (55.017%)  route 23.538ns (44.983%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 9.934 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.728    52.498    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X13Y104        LUT6 (Prop_lut6_I5_O)        0.367    52.865 r  divux16_i/divu_0/inst/Remainder[19]_i_1/O
                         net (fo=1, routed)           0.000    52.865    divux16_i/divu_0/inst/Remainder[19]_i_1_n_0
    SLICE_X13Y104        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.511     9.934    divux16_i/divu_0/inst/clk
    SLICE_X13Y104        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[19]/C
                         clock pessimism              0.560    10.494    
                         clock uncertainty           -0.077    10.416    
    SLICE_X13Y104        FDCE (Setup_fdce_C_D)        0.031    10.447    divux16_i/divu_0/inst/Remainder_reg[19]
  -------------------------------------------------------------------
                         required time                         10.447    
                         arrival time                         -52.865    
  -------------------------------------------------------------------
                         slack                                -42.417    

Slack (VIOLATED) :        -42.417ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.395ns  (logic 28.788ns (54.945%)  route 23.607ns (45.055%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 9.937 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.796    52.566    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X10Y103        LUT5 (Prop_lut5_I4_O)        0.367    52.933 r  divux16_i/divu_0/inst/Remainder[4]_i_1/O
                         net (fo=1, routed)           0.000    52.933    divux16_i/divu_0/inst/Remainder[4]_i_1_n_0
    SLICE_X10Y103        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     9.937    divux16_i/divu_0/inst/clk
    SLICE_X10Y103        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[4]/C
                         clock pessimism              0.576    10.513    
                         clock uncertainty           -0.077    10.435    
    SLICE_X10Y103        FDCE (Setup_fdce_C_D)        0.081    10.516    divux16_i/divu_0/inst/Remainder_reg[4]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                         -52.933    
  -------------------------------------------------------------------
                         slack                                -42.417    

Slack (VIOLATED) :        -42.389ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.297ns  (logic 28.788ns (55.048%)  route 23.509ns (44.952%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 9.933 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.698    52.468    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X13Y107        LUT6 (Prop_lut6_I5_O)        0.367    52.835 r  divux16_i/divu_0/inst/Remainder[17]_i_1/O
                         net (fo=1, routed)           0.000    52.835    divux16_i/divu_0/inst/Remainder[17]_i_1_n_0
    SLICE_X13Y107        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.510     9.933    divux16_i/divu_0/inst/clk
    SLICE_X13Y107        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[17]/C
                         clock pessimism              0.560    10.493    
                         clock uncertainty           -0.077    10.415    
    SLICE_X13Y107        FDCE (Setup_fdce_C_D)        0.031    10.446    divux16_i/divu_0/inst/Remainder_reg[17]
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                         -52.835    
  -------------------------------------------------------------------
                         slack                                -42.389    

Slack (VIOLATED) :        -42.387ns  (required time - arrival time)
  Source:                 divux16_i/divu_0/inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@11.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        52.341ns  (logic 28.788ns (55.001%)  route 23.553ns (44.999%))
  Logic Levels:           129  (CARRY4=109 LUT4=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 9.934 - 11.389 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 0.539 - 1.389 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     2.934 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.167    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -2.902 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.191    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.095 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634     0.539    divux16_i/divu_0/inst/clk
    SLICE_X11Y100        FDCE                                         r  divux16_i/divu_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456     0.995 f  divux16_i/divu_0/inst/busy_reg/Q
                         net (fo=101, routed)         0.716     1.711    divux16_i/divu_0/inst/busy
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.124     1.835 r  divux16_i/divu_0/inst/busy_i_1/O
                         net (fo=132, routed)         0.802     2.637    divux16_i/divu_0/inst/Remainder1
    SLICE_X13Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.761 r  divux16_i/divu_0/inst/Quotient[15]_i_92/O
                         net (fo=1, routed)           0.000     2.761    divux16_i/divu_0/inst/Quotient[15]_i_92_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.311 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000     3.311    divux16_i/divu_0/inst/Quotient_reg[15]_i_84_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.425    divux16_i/divu_0/inst/Quotient_reg[15]_i_71_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.539    divux16_i/divu_0/inst/Quotient_reg[15]_i_53_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.653 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.001     3.653    divux16_i/divu_0/inst/Quotient_reg[15]_i_35_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.767 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.767    divux16_i/divu_0/inst/Quotient_reg[15]_i_24_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.038 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_25/CO[0]
                         net (fo=89, routed)          0.813     4.851    divux16_i/divu_0/inst/Quotient_reg[15]_i_25_n_3
    SLICE_X15Y95         LUT5 (Prop_lut5_I1_O)        0.373     5.224 r  divux16_i/divu_0/inst/Quotient[15]_i_79/O
                         net (fo=3, routed)           0.482     5.706    divux16_i/divu_0/inst/Quotient[15]_i_79_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.256 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.256    divux16_i/divu_0/inst/Quotient_reg[15]_i_62_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.373 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.373    divux16_i/divu_0/inst/Quotient_reg[15]_i_44_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.490 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.490    divux16_i/divu_0/inst/Quotient_reg[15]_i_26_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.607 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.607    divux16_i/divu_0/inst/Quotient_reg[15]_i_15_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.724 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.001     6.725    divux16_i/divu_0/inst/Quotient_reg[15]_i_6_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.842    divux16_i/divu_0/inst/Quotient_reg[15]_i_5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.096 r  divux16_i/divu_0/inst/Quotient_reg[15]_i_4/CO[0]
                         net (fo=87, routed)          1.034     8.130    divux16_i/divu_0/inst/Quotient_reg[15]_i_4_n_3
    SLICE_X11Y92         LUT5 (Prop_lut5_I1_O)        0.367     8.497 r  divux16_i/divu_0/inst/Quotient[14]_i_53/O
                         net (fo=2, routed)           0.484     8.980    divux16_i/divu_0/inst/Quotient[14]_i_53_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.530 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.530    divux16_i/divu_0/inst/Quotient_reg[14]_i_37_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.647    divux16_i/divu_0/inst/Quotient_reg[14]_i_24_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.764    divux16_i/divu_0/inst/Quotient_reg[14]_i_13_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.881    divux16_i/divu_0/inst/Quotient_reg[14]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.999    divux16_i/divu_0/inst/Quotient_reg[14]_i_3_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.253 r  divux16_i/divu_0/inst/Quotient_reg[14]_i_2/CO[0]
                         net (fo=91, routed)          0.696    10.949    divux16_i/divu_0/inst/Quotient_reg[14]_i_2_n_3
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.367    11.316 r  divux16_i/divu_0/inst/Quotient[13]_i_51/O
                         net (fo=4, routed)           0.542    11.858    divux16_i/divu_0/inst/Quotient[13]_i_51_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.365 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.365    divux16_i/divu_0/inst/Quotient_reg[13]_i_40_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.479    divux16_i/divu_0/inst/Quotient_reg[13]_i_31_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.593 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.593    divux16_i/divu_0/inst/Quotient_reg[13]_i_22_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.707 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.707    divux16_i/divu_0/inst/Quotient_reg[13]_i_13_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.821 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.821    divux16_i/divu_0/inst/Quotient_reg[13]_i_4_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.935 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.936    divux16_i/divu_0/inst/Quotient_reg[13]_i_3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.207 r  divux16_i/divu_0/inst/Quotient_reg[13]_i_2/CO[0]
                         net (fo=92, routed)          1.022    14.229    divux16_i/divu_0/inst/Quotient_reg[13]_i_2_n_3
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.373    14.602 r  divux16_i/divu_0/inst/Remainder[1]_i_9/O
                         net (fo=2, routed)           0.365    14.967    divux16_i/divu_0/inst/Remainder[1]_i_9_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.487 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.487    divux16_i/divu_0/inst/Quotient_reg[12]_i_41_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.604 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.604    divux16_i/divu_0/inst/Quotient_reg[12]_i_31_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.721    divux16_i/divu_0/inst/Quotient_reg[12]_i_22_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.838    divux16_i/divu_0/inst/Quotient_reg[12]_i_13_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.955    divux16_i/divu_0/inst/Quotient_reg[12]_i_4_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.072    divux16_i/divu_0/inst/Quotient_reg[12]_i_3_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.326 r  divux16_i/divu_0/inst/Quotient_reg[12]_i_2/CO[0]
                         net (fo=94, routed)          0.933    17.260    divux16_i/divu_0/inst/Quotient_reg[12]_i_2_n_3
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.367    17.627 r  divux16_i/divu_0/inst/Quotient[11]_i_55/O
                         net (fo=6, routed)           0.328    17.955    divux16_i/divu_0/inst/Quotient[11]_i_55_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    18.079 r  divux16_i/divu_0/inst/Quotient[11]_i_59/O
                         net (fo=1, routed)           0.000    18.079    divux16_i/divu_0/inst/Quotient[11]_i_59_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.612 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.612    divux16_i/divu_0/inst/Quotient_reg[11]_i_44_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.729    divux16_i/divu_0/inst/Quotient_reg[11]_i_35_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.846 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.846    divux16_i/divu_0/inst/Quotient_reg[11]_i_26_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.963 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.001    18.963    divux16_i/divu_0/inst/Quotient_reg[11]_i_13_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.080    divux16_i/divu_0/inst/Quotient_reg[11]_i_4_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.198 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.198    divux16_i/divu_0/inst/Quotient_reg[11]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.451 r  divux16_i/divu_0/inst/Quotient_reg[11]_i_2/CO[0]
                         net (fo=96, routed)          0.817    20.268    divux16_i/divu_0/inst/Quotient_reg[11]_i_2_n_3
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.367    20.635 r  divux16_i/divu_0/inst/Quotient[10]_i_26/O
                         net (fo=2, routed)           0.698    21.333    divux16_i/divu_0/inst/Quotient[10]_i_26_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.859 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.859    divux16_i/divu_0/inst/Quotient_reg[10]_i_13_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.973 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.001    21.974    divux16_i/divu_0/inst/Quotient_reg[10]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.088 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.088    divux16_i/divu_0/inst/Quotient_reg[10]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.359 r  divux16_i/divu_0/inst/Quotient_reg[10]_i_2/CO[0]
                         net (fo=98, routed)          1.080    23.439    divux16_i/divu_0/inst/Quotient_reg[10]_i_2_n_3
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.373    23.812 r  divux16_i/divu_0/inst/Remainder[3]_i_94/O
                         net (fo=1, routed)           0.000    23.812    divux16_i/divu_0/inst/Remainder[3]_i_94_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.362 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.362    divux16_i/divu_0/inst/Remainder_reg[3]_i_81_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.476 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.476    divux16_i/divu_0/inst/Quotient_reg[9]_i_37_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.590 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.590    divux16_i/divu_0/inst/Quotient_reg[9]_i_26_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.704 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.001    24.705    divux16_i/divu_0/inst/Quotient_reg[9]_i_13_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.819    divux16_i/divu_0/inst/Quotient_reg[9]_i_4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.933    divux16_i/divu_0/inst/Quotient_reg[9]_i_3_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.204 r  divux16_i/divu_0/inst/Quotient_reg[9]_i_2/CO[0]
                         net (fo=97, routed)          0.918    26.122    divux16_i/divu_0/inst/Quotient_reg[9]_i_2_n_3
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.373    26.495 r  divux16_i/divu_0/inst/Remainder[3]_i_64/O
                         net (fo=2, routed)           0.476    26.971    divux16_i/divu_0/inst/Remainder[3]_i_64_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.356 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.356    divux16_i/divu_0/inst/Remainder_reg[3]_i_63_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.470 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.001    27.471    divux16_i/divu_0/inst/Remainder_reg[7]_i_56_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.585 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.585    divux16_i/divu_0/inst/Quotient_reg[8]_i_22_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.699    divux16_i/divu_0/inst/Quotient_reg[8]_i_13_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.813    divux16_i/divu_0/inst/Quotient_reg[8]_i_4_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    divux16_i/divu_0/inst/Quotient_reg[8]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.198 r  divux16_i/divu_0/inst/Quotient_reg[8]_i_2/CO[0]
                         net (fo=97, routed)          0.835    29.033    divux16_i/divu_0/inst/Quotient_reg[8]_i_2_n_3
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.373    29.406 r  divux16_i/divu_0/inst/Quotient[7]_i_42/O
                         net (fo=4, routed)           0.404    29.810    divux16_i/divu_0/inst/Quotient[7]_i_42_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.336 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.336    divux16_i/divu_0/inst/Quotient_reg[7]_i_26_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.450 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.450    divux16_i/divu_0/inst/Quotient_reg[7]_i_13_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.564 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.564    divux16_i/divu_0/inst/Quotient_reg[7]_i_4_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.678 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.678    divux16_i/divu_0/inst/Quotient_reg[7]_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.949 r  divux16_i/divu_0/inst/Quotient_reg[7]_i_2/CO[0]
                         net (fo=97, routed)          0.903    31.852    divux16_i/divu_0/inst/Quotient_reg[7]_i_2_n_3
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.373    32.225 r  divux16_i/divu_0/inst/Remainder[1]_i_6/O
                         net (fo=2, routed)           0.530    32.755    divux16_i/divu_0/inst/Remainder[1]_i_6_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.275 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.275    divux16_i/divu_0/inst/Remainder_reg[3]_i_44_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.392 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.392    divux16_i/divu_0/inst/Remainder_reg[7]_i_40_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.509 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.509    divux16_i/divu_0/inst/Remainder_reg[11]_i_44_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.626 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.626    divux16_i/divu_0/inst/Quotient_reg[6]_i_13_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.743 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.743    divux16_i/divu_0/inst/Quotient_reg[6]_i_4_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.860 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.860    divux16_i/divu_0/inst/Quotient_reg[6]_i_3_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.114 r  divux16_i/divu_0/inst/Quotient_reg[6]_i_2/CO[0]
                         net (fo=97, routed)          0.811    34.926    divux16_i/divu_0/inst/Quotient_reg[6]_i_2_n_3
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.367    35.293 r  divux16_i/divu_0/inst/Remainder[7]_i_43/O
                         net (fo=4, routed)           0.568    35.861    divux16_i/divu_0/inst/Remainder[7]_i_43_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    36.259 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.259    divux16_i/divu_0/inst/Remainder_reg[7]_i_39_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.373    divux16_i/divu_0/inst/Remainder_reg[11]_i_43_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.487    divux16_i/divu_0/inst/Quotient_reg[5]_i_13_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.601 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.601    divux16_i/divu_0/inst/Quotient_reg[5]_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.715 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.715    divux16_i/divu_0/inst/Quotient_reg[5]_i_3_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.986 r  divux16_i/divu_0/inst/Quotient_reg[5]_i_2/CO[0]
                         net (fo=97, routed)          0.723    37.709    divux16_i/divu_0/inst/Quotient_reg[5]_i_2_n_3
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.373    38.082 r  divux16_i/divu_0/inst/Remainder[4]_i_5/O
                         net (fo=2, routed)           0.666    38.748    divux16_i/divu_0/inst/Remainder[4]_i_5_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.298 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.298    divux16_i/divu_0/inst/Remainder_reg[7]_i_25_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.415 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.415    divux16_i/divu_0/inst/Remainder_reg[11]_i_28_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.532 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.532    divux16_i/divu_0/inst/Remainder_reg[15]_i_29_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.649 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.649    divux16_i/divu_0/inst/Quotient_reg[4]_i_4_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.766 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.766    divux16_i/divu_0/inst/Quotient_reg[4]_i_3_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.020 r  divux16_i/divu_0/inst/Quotient_reg[4]_i_2/CO[0]
                         net (fo=97, routed)          0.958    40.978    divux16_i/divu_0/inst/Quotient_reg[4]_i_2_n_3
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.367    41.345 r  divux16_i/divu_0/inst/Remainder[3]_i_28/O
                         net (fo=4, routed)           0.353    41.698    divux16_i/divu_0/inst/Remainder[3]_i_28_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.083 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.083    divux16_i/divu_0/inst/Remainder_reg[3]_i_25_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.197 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.197    divux16_i/divu_0/inst/Remainder_reg[7]_i_24_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.311 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.311    divux16_i/divu_0/inst/Remainder_reg[11]_i_27_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.425 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.425    divux16_i/divu_0/inst/Remainder_reg[15]_i_28_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.539 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.539    divux16_i/divu_0/inst/Quotient_reg[3]_i_4_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.653 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.653    divux16_i/divu_0/inst/Quotient_reg[3]_i_3_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.924 r  divux16_i/divu_0/inst/Quotient_reg[3]_i_2/CO[0]
                         net (fo=97, routed)          1.083    44.007    divux16_i/divu_0/inst/Quotient_reg[3]_i_2_n_3
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.373    44.380 r  divux16_i/divu_0/inst/Remainder[3]_i_11/O
                         net (fo=2, routed)           0.350    44.730    divux16_i/divu_0/inst/Remainder[3]_i_11_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.115 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.115    divux16_i/divu_0/inst/Remainder_reg[3]_i_10_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.229 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.229    divux16_i/divu_0/inst/Remainder_reg[7]_i_10_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.343    divux16_i/divu_0/inst/Remainder_reg[11]_i_10_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.457    divux16_i/divu_0/inst/Remainder_reg[15]_i_10_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.571    divux16_i/divu_0/inst/Remainder_reg[19]_i_13_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.685    divux16_i/divu_0/inst/Quotient_reg[2]_i_3_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.956 r  divux16_i/divu_0/inst/Quotient_reg[2]_i_2/CO[0]
                         net (fo=97, routed)          0.762    46.718    divux16_i/divu_0/inst/Quotient_reg[2]_i_2_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.373    47.091 r  divux16_i/divu_0/inst/Remainder[7]_i_15/O
                         net (fo=2, routed)           0.342    47.433    divux16_i/divu_0/inst/Remainder[7]_i_15_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.983 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.983    divux16_i/divu_0/inst/Remainder_reg[7]_i_9_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.100 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.100    divux16_i/divu_0/inst/Remainder_reg[11]_i_9_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.217 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.217    divux16_i/divu_0/inst/Remainder_reg[15]_i_9_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.334 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.334    divux16_i/divu_0/inst/Remainder_reg[19]_i_12_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.451 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.451    divux16_i/divu_0/inst/Quotient_reg[1]_i_3_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.705 r  divux16_i/divu_0/inst/Quotient_reg[1]_i_2/CO[0]
                         net (fo=57, routed)          0.802    49.507    divux16_i/divu_0/inst/Quotient_reg[1]_i_2_n_3
    SLICE_X11Y103        LUT5 (Prop_lut5_I1_O)        0.367    49.874 r  divux16_i/divu_0/inst/Remainder[0]_i_3/O
                         net (fo=2, routed)           0.507    50.381    divux16_i/divu_0/inst/Remainder[0]
    SLICE_X12Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    50.931 r  divux16_i/divu_0/inst/Remainder_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.931    divux16_i/divu_0/inst/Remainder_reg[3]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  divux16_i/divu_0/inst/Remainder_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.048    divux16_i/divu_0/inst/Remainder_reg[7]_i_3_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.165 r  divux16_i/divu_0/inst/Remainder_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.165    divux16_i/divu_0/inst/Remainder_reg[11]_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.282 r  divux16_i/divu_0/inst/Remainder_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.282    divux16_i/divu_0/inst/Remainder_reg[15]_i_3_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.399 r  divux16_i/divu_0/inst/Remainder_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.399    divux16_i/divu_0/inst/Remainder_reg[19]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.516 r  divux16_i/divu_0/inst/Remainder_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.516    divux16_i/divu_0/inst/Remainder_reg[23]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.770 r  divux16_i/divu_0/inst/Quotient_reg[0]_i_2/CO[0]
                         net (fo=25, routed)          0.743    52.513    divux16_i/divu_0/inst/Quotient_reg[0]_i_2_n_3
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.367    52.880 r  divux16_i/divu_0/inst/Remainder[5]_i_1/O
                         net (fo=1, routed)           0.000    52.880    divux16_i/divu_0/inst/Remainder[5]_i_1_n_0
    SLICE_X14Y105        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                     11.389    11.389 r  
    Y18                                               0.000    11.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000    11.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.863 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.025    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.702 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     8.332    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.423 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.511     9.934    divux16_i/divu_0/inst/clk
    SLICE_X14Y105        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[5]/C
                         clock pessimism              0.560    10.494    
                         clock uncertainty           -0.077    10.416    
    SLICE_X14Y105        FDCE (Setup_fdce_C_D)        0.077    10.493    divux16_i/divu_0/inst/Remainder_reg[5]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                         -52.880    
  -------------------------------------------------------------------
                         slack                                -42.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Divisor_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Divisor_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.459%)  route 0.298ns (61.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 0.621 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 0.858 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.572     0.858    divux16_i/divu_0/inst/clk
    SLICE_X15Y100        FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141     0.999 r  divux16_i/divu_0/inst/Divisor_reg[18]/Q
                         net (fo=4, routed)           0.298     1.297    divux16_i/divu_0/inst/Divisor[18]
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.045     1.342 r  divux16_i/divu_0/inst/Divisor[1]_i_1/O
                         net (fo=1, routed)           0.000     1.342    divux16_i/divu_0/inst/p_1_in[1]
    SLICE_X11Y96         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.844     0.621    divux16_i/divu_0/inst/clk
    SLICE_X11Y96         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[1]/C
                         clock pessimism              0.510     1.130    
    SLICE_X11Y96         FDCE (Hold_fdce_C_D)         0.092     1.222    divux16_i/divu_0/inst/Divisor_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Divisor_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Divisor_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.940%)  route 0.313ns (58.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 0.621 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 0.858 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.572     0.858    divux16_i/divu_0/inst/clk
    SLICE_X15Y102        FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDCE (Prop_fdce_C_Q)         0.128     0.986 r  divux16_i/divu_0/inst/Divisor_reg[23]/Q
                         net (fo=4, routed)           0.313     1.299    divux16_i/divu_0/inst/Divisor[23]
    SLICE_X15Y96         LUT5 (Prop_lut5_I1_O)        0.098     1.397 r  divux16_i/divu_0/inst/Divisor[6]_i_1/O
                         net (fo=1, routed)           0.000     1.397    divux16_i/divu_0/inst/p_1_in[6]
    SLICE_X15Y96         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.844     0.621    divux16_i/divu_0/inst/clk
    SLICE_X15Y96         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[6]/C
                         clock pessimism              0.510     1.130    
    SLICE_X15Y96         FDCE (Hold_fdce_C_D)         0.091     1.221    divux16_i/divu_0/inst/Divisor_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Quotient_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Quotient_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 0.649 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.504ns = ( 0.885 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.599     0.885    divux16_i/divu_0/inst/clk
    SLICE_X2Y109         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     1.049 r  divux16_i/divu_0/inst/Quotient_reg[8]/Q
                         net (fo=2, routed)           0.151     1.200    divux16_i/divu_0/inst/q[8]
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.045     1.245 r  divux16_i/divu_0/inst/Quotient[8]_i_1/O
                         net (fo=1, routed)           0.000     1.245    divux16_i/divu_0/inst/Quotient[8]_i_1_n_0
    SLICE_X2Y109         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871     0.649    divux16_i/divu_0/inst/clk
    SLICE_X2Y109         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[8]/C
                         clock pessimism              0.237     0.885    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121     1.006    divux16_i/divu_0/inst/Quotient_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Divisor_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.398%)  route 0.162ns (43.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 0.621 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.859 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.573     0.859    divux16_i/divu_0/inst/clk
    SLICE_X14Y95         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDCE (Prop_fdce_C_Q)         0.164     1.023 r  divux16_i/divu_0/inst/Divisor_reg[0]/Q
                         net (fo=2, routed)           0.162     1.185    divux16_i/divu_0/inst/Divisor[0]
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.230 r  divux16_i/divu_0/inst/Divisor[0]_i_1/O
                         net (fo=1, routed)           0.000     1.230    divux16_i/divu_0/inst/p_1_in[0]
    SLICE_X14Y95         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.844     0.621    divux16_i/divu_0/inst/clk
    SLICE_X14Y95         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[0]/C
                         clock pessimism              0.239     0.859    
    SLICE_X14Y95         FDCE (Hold_fdce_C_D)         0.121     0.980    divux16_i/divu_0/inst/Divisor_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Divisor_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Divisor_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.654ns  (logic 0.227ns (34.705%)  route 0.427ns (65.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 0.621 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 0.858 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.572     0.858    divux16_i/divu_0/inst/clk
    SLICE_X15Y100        FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.128     0.986 r  divux16_i/divu_0/inst/Divisor_reg[20]/Q
                         net (fo=4, routed)           0.427     1.413    divux16_i/divu_0/inst/Divisor[20]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.099     1.512 r  divux16_i/divu_0/inst/Divisor[3]_i_1/O
                         net (fo=1, routed)           0.000     1.512    divux16_i/divu_0/inst/p_1_in[3]
    SLICE_X14Y94         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.844     0.621    divux16_i/divu_0/inst/clk
    SLICE_X14Y94         FDCE                                         r  divux16_i/divu_0/inst/Divisor_reg[3]/C
                         clock pessimism              0.510     1.130    
    SLICE_X14Y94         FDCE (Hold_fdce_C_D)         0.120     1.250    divux16_i/divu_0/inst/Divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Quotient_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Quotient_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 0.618 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 0.856 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.570     0.856    divux16_i/divu_0/inst/clk
    SLICE_X11Y109        FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDCE (Prop_fdce_C_Q)         0.141     0.997 r  divux16_i/divu_0/inst/Quotient_reg[2]/Q
                         net (fo=2, routed)           0.170     1.168    divux16_i/divu_0/inst/q[2]
    SLICE_X11Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.213 r  divux16_i/divu_0/inst/Quotient[2]_i_1/O
                         net (fo=1, routed)           0.000     1.213    divux16_i/divu_0/inst/Quotient[2]_i_1_n_0
    SLICE_X11Y109        FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.840     0.618    divux16_i/divu_0/inst/clk
    SLICE_X11Y109        FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[2]/C
                         clock pessimism              0.239     0.856    
    SLICE_X11Y109        FDCE (Hold_fdce_C_D)         0.091     0.947    divux16_i/divu_0/inst/Quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Quotient_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Quotient_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.645 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 0.883 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597     0.883    divux16_i/divu_0/inst/clk
    SLICE_X5Y110         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  divux16_i/divu_0/inst/Quotient_reg[3]/Q
                         net (fo=2, routed)           0.170     1.195    divux16_i/divu_0/inst/q[3]
    SLICE_X5Y110         LUT5 (Prop_lut5_I4_O)        0.045     1.240 r  divux16_i/divu_0/inst/Quotient[3]_i_1/O
                         net (fo=1, routed)           0.000     1.240    divux16_i/divu_0/inst/Quotient[3]_i_1_n_0
    SLICE_X5Y110         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867     0.645    divux16_i/divu_0/inst/clk
    SLICE_X5Y110         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[3]/C
                         clock pessimism              0.239     0.883    
    SLICE_X5Y110         FDCE (Hold_fdce_C_D)         0.091     0.974    divux16_i/divu_0/inst/Quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Remainder_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Remainder_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 0.618 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 0.856 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.570     0.856    divux16_i/divu_0/inst/clk
    SLICE_X13Y109        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDCE (Prop_fdce_C_Q)         0.141     0.997 r  divux16_i/divu_0/inst/Remainder_reg[22]/Q
                         net (fo=7, routed)           0.172     1.170    divux16_i/divu_0/inst/Remainder_reg_n_0_[22]
    SLICE_X13Y109        LUT6 (Prop_lut6_I1_O)        0.045     1.215 r  divux16_i/divu_0/inst/Remainder[22]_i_1/O
                         net (fo=1, routed)           0.000     1.215    divux16_i/divu_0/inst/Remainder[22]_i_1_n_0
    SLICE_X13Y109        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.840     0.618    divux16_i/divu_0/inst/clk
    SLICE_X13Y109        FDCE                                         r  divux16_i/divu_0/inst/Remainder_reg[22]/C
                         clock pessimism              0.239     0.856    
    SLICE_X13Y109        FDCE (Hold_fdce_C_D)         0.092     0.948    divux16_i/divu_0/inst/Remainder_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Quotient_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Quotient_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 0.618 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 0.856 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.570     0.856    divux16_i/divu_0/inst/clk
    SLICE_X12Y109        FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDCE (Prop_fdce_C_Q)         0.164     1.020 r  divux16_i/divu_0/inst/Quotient_reg[0]/Q
                         net (fo=2, routed)           0.177     1.198    divux16_i/divu_0/inst/q[0]
    SLICE_X12Y109        LUT5 (Prop_lut5_I1_O)        0.045     1.243 r  divux16_i/divu_0/inst/Quotient[0]_i_1/O
                         net (fo=1, routed)           0.000     1.243    divux16_i/divu_0/inst/Quotient[0]_i_1_n_0
    SLICE_X12Y109        FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.840     0.618    divux16_i/divu_0/inst/clk
    SLICE_X12Y109        FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[0]/C
                         clock pessimism              0.239     0.856    
    SLICE_X12Y109        FDCE (Hold_fdce_C_D)         0.120     0.976    divux16_i/divu_0/inst/Quotient_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divux16_i/divu_0/inst/Quotient_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            divux16_i/divu_0/inst/Quotient_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_divux16_clk_wiz_0_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_divux16_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_divux16_clk_wiz_0_0 rise@1.389ns - clk_out1_divux16_clk_wiz_0_0 rise@1.389ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 0.648 - 1.389 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 0.884 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     1.701 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.141    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.234 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.261    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.287 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.598     0.884    divux16_i/divu_0/inst/clk
    SLICE_X2Y110         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  divux16_i/divu_0/inst/Quotient_reg[6]/Q
                         net (fo=2, routed)           0.177     1.226    divux16_i/divu_0/inst/q[6]
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.045     1.271 r  divux16_i/divu_0/inst/Quotient[6]_i_1/O
                         net (fo=1, routed)           0.000     1.271    divux16_i/divu_0/inst/Quotient[6]_i_1_n_0
    SLICE_X2Y110         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_divux16_clk_wiz_0_0 rise edge)
                                                      1.389     1.389 r  
    Y18                                               0.000     1.389 r  clk_in1 (IN)
                         net (fo=0)                   0.000     1.389    divux16_i/clk_wiz_0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     1.890 r  divux16_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.370    divux16_i/clk_wiz_0/inst/clk_in1_divux16_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.792 r  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.252    divux16_i/clk_wiz_0/inst/clk_out1_divux16_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.223 r  divux16_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.871     0.648    divux16_i/divu_0/inst/clk
    SLICE_X2Y110         FDCE                                         r  divux16_i/divu_0/inst/Quotient_reg[6]/C
                         clock pessimism              0.237     0.884    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.120     1.004    divux16_i/divu_0/inst/Quotient_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_divux16_clk_wiz_0_0
Waveform(ns):       { 1.389 6.389 }
Period(ns):         10.000
Sources:            { divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    divux16_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y101     divux16_i/divu_0/inst/Quotient_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y101     divux16_i/divu_0/inst/Quotient_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y110     divux16_i/divu_0/inst/Quotient_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y109     divux16_i/divu_0/inst/Quotient_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y106    divux16_i/divu_0/inst/Remainder_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y107    divux16_i/divu_0/inst/Remainder_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y108    divux16_i/divu_0/inst/Remainder_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y103    divux16_i/divu_0/inst/Remainder_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110     divux16_i/divu_0/inst/Quotient_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     divux16_i/divu_0/inst/Quotient_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110     divux16_i/divu_0/inst/Quotient_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101     divux16_i/divu_0/inst/Quotient_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101     divux16_i/divu_0/inst/Quotient_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101     divux16_i/divu_0/inst/Quotient_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101     divux16_i/divu_0/inst/Quotient_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110     divux16_i/divu_0/inst/Quotient_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y109     divux16_i/divu_0/inst/Quotient_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y107    divux16_i/divu_0/inst/Remainder_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101     divux16_i/divu_0/inst/Quotient_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101     divux16_i/divu_0/inst/Quotient_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110     divux16_i/divu_0/inst/Quotient_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y109     divux16_i/divu_0/inst/Quotient_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y109     divux16_i/divu_0/inst/Quotient_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y106    divux16_i/divu_0/inst/Remainder_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y106    divux16_i/divu_0/inst/Remainder_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103    divux16_i/divu_0/inst/Remainder_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y103    divux16_i/divu_0/inst/Remainder_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y106    divux16_i/divu_0/inst/Remainder_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_divux16_clk_wiz_0_0
  To Clock:  clkfbout_divux16_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_divux16_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    divux16_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  divux16_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



