#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555975d00 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x5555559c10b0_0 .var "address_data_in", 31 0;
v0x5555559c1190_0 .net "address_data_out", 31 0, L_0x5555559d7d20;  1 drivers
v0x5555559c1260_0 .net "begin_transaction_out", 0 0, L_0x5555559d9950;  1 drivers
v0x5555559c1360_0 .net "burst_size_out", 7 0, L_0x5555559d8c40;  1 drivers
v0x5555559c1430_0 .var "busy_in", 0 0;
v0x5555559c1520_0 .net "byte_enables_out", 3 0, L_0x5555559d8520;  1 drivers
v0x5555559c15f0_0 .var "clock", 0 0;
v0x5555559c16e0_0 .var "data_valid_in", 0 0;
v0x5555559c1780_0 .net "data_valid_out", 0 0, L_0x5555559da7c0;  1 drivers
v0x5555559c1850_0 .net "done", 0 0, L_0x5555559d44a0;  1 drivers
v0x5555559c1920_0 .var "end_transaction_in", 0 0;
v0x5555559c19f0_0 .net "end_transaction_out", 0 0, L_0x5555559d8ba0;  1 drivers
v0x5555559c1ac0_0 .var "error_in", 0 0;
v0x5555559c1b90_0 .var "granted", 0 0;
v0x5555559c1c60_0 .net "read_n_write_out", 0 0, L_0x5555559d90d0;  1 drivers
v0x5555559c1d30_0 .net "request", 0 0, L_0x5555559d72a0;  1 drivers
v0x5555559c1e00_0 .net "result", 31 0, L_0x5555559d6be0;  1 drivers
v0x5555559c1ed0_0 .var "s_ciN", 7 0;
v0x5555559c1fa0_0 .var "s_reset", 0 0;
v0x5555559c2070_0 .var "s_start", 0 0;
v0x5555559c2140_0 .var "s_valueA", 31 0;
v0x5555559c2210_0 .var "s_valueB", 31 0;
E_0x555555954970 .event posedge, v0x5555559bfe30_0;
S_0x5555558f63d0 .scope module, "DUT" "ramDmaCi" 2 29, 3 1 0, S_0x555555975d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 1 "granted";
    .port_info 9 /INPUT 32 "address_data_in";
    .port_info 10 /INPUT 1 "end_transaction_in";
    .port_info 11 /INPUT 1 "data_valid_in";
    .port_info 12 /INPUT 1 "busy_in";
    .port_info 13 /INPUT 1 "error_in";
    .port_info 14 /OUTPUT 1 "request";
    .port_info 15 /OUTPUT 32 "address_data_out";
    .port_info 16 /OUTPUT 4 "byte_enables_out";
    .port_info 17 /OUTPUT 8 "burst_size_out";
    .port_info 18 /OUTPUT 1 "read_n_write_out";
    .port_info 19 /OUTPUT 1 "begin_transaction_out";
    .port_info 20 /OUTPUT 1 "end_transaction_out";
    .port_info 21 /OUTPUT 1 "data_valid_out";
P_0x555555929980 .param/l "ERROR" 1 3 74, C4<111>;
P_0x5555559299c0 .param/l "IDLE" 1 3 67, C4<000>;
P_0x555555929a00 .param/l "READING" 1 3 72, C4<101>;
P_0x555555929a40 .param/l "REQUEST_READ" 1 3 68, C4<001>;
P_0x555555929a80 .param/l "REQUEST_WRITE" 1 3 69, C4<010>;
P_0x555555929ac0 .param/l "START_READ" 1 3 70, C4<011>;
P_0x555555929b00 .param/l "START_WRITE" 1 3 71, C4<100>;
P_0x555555929b40 .param/l "WRITING" 1 3 73, C4<110>;
P_0x555555929b80 .param/l "customId" 0 3 2, C4<00001110>;
L_0x55555599e0a0 .functor AND 1, L_0x5555559c2420, L_0x5555559d28c0, C4<1>, C4<1>;
L_0x55555599e310 .functor AND 1, L_0x55555599e0a0, L_0x5555559d2b10, C4<1>, C4<1>;
L_0x55555599e680 .functor AND 1, L_0x55555599e310, L_0x5555559d26b0, C4<1>, C4<1>;
L_0x55555599ea40 .functor AND 1, L_0x5555559c2420, L_0x5555559d2e30, C4<1>, C4<1>;
L_0x55555599f590 .functor NOT 1, L_0x5555559d2ff0, C4<0>, C4<0>, C4<0>;
L_0x555555979040 .functor AND 1, L_0x55555599ea40, L_0x55555599f590, C4<1>, C4<1>;
L_0x55555597c980 .functor AND 1, L_0x555555979040, L_0x5555559d26b0, C4<1>, C4<1>;
L_0x5555559d3220 .functor AND 1, L_0x5555559c2420, L_0x5555559d26b0, C4<1>, C4<1>;
L_0x5555559d36b0 .functor AND 1, L_0x5555559d35c0, v0x5555559c16e0_0, C4<1>, C4<1>;
L_0x5555559d34b0 .functor AND 1, L_0x5555559d3a60, v0x5555559c16e0_0, C4<1>, C4<1>;
L_0x5555559d44a0 .functor BUFZ 1, L_0x5555559c2420, C4<0>, C4<0>, C4<0>;
L_0x5555559d4560 .functor AND 1, L_0x5555559c2420, L_0x5555559d26b0, C4<1>, C4<1>;
L_0x5555559d46e0 .functor NOT 1, L_0x5555559d4640, C4<0>, C4<0>, C4<0>;
L_0x5555559d47a0 .functor AND 1, L_0x5555559d4560, L_0x5555559d46e0, C4<1>, C4<1>;
L_0x5555559d45d0 .functor OR 1, L_0x5555559d6f10, L_0x5555559d7000, C4<0>, C4<0>;
L_0x5555559d77d0 .functor OR 1, L_0x5555559d7480, L_0x5555559d76e0, C4<0>, C4<0>;
L_0x5555559d8410 .functor OR 1, L_0x5555559d8090, L_0x5555559d8180, C4<0>, C4<0>;
L_0x5555559d8a90 .functor OR 1, L_0x5555559d8700, L_0x5555559d89a0, C4<0>, C4<0>;
L_0x5555559d9840 .functor OR 1, L_0x5555559d9480, L_0x5555559d9570, C4<0>, C4<0>;
L_0x5555559da3b0 .functor AND 1, L_0x5555559d9e10, L_0x5555559da110, C4<1>, C4<1>;
L_0x5555559da570 .functor OR 1, L_0x5555559d9b30, L_0x5555559da3b0, C4<0>, C4<0>;
L_0x78b53f2d0018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x5555559b7bb0_0 .net/2u *"_ivl_0", 7 0, L_0x78b53f2d0018;  1 drivers
L_0x78b53f2d00a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559b7cb0_0 .net/2u *"_ivl_10", 18 0, L_0x78b53f2d00a8;  1 drivers
v0x5555559b7d90_0 .net *"_ivl_100", 0 0, L_0x5555559d4f00;  1 drivers
v0x5555559b7e30_0 .net *"_ivl_102", 31 0, L_0x5555559d5040;  1 drivers
L_0x78b53f2d0498 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559b7f10_0 .net *"_ivl_105", 22 0, L_0x78b53f2d0498;  1 drivers
v0x5555559b7ff0_0 .net *"_ivl_107", 2 0, L_0x5555559d5310;  1 drivers
L_0x78b53f2d04e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555559b80d0_0 .net/2u *"_ivl_108", 2 0, L_0x78b53f2d04e0;  1 drivers
v0x5555559b81b0_0 .net *"_ivl_110", 0 0, L_0x5555559d53b0;  1 drivers
v0x5555559b8270_0 .net *"_ivl_112", 31 0, L_0x5555559d55d0;  1 drivers
L_0x78b53f2d0528 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559b8350_0 .net *"_ivl_115", 21 0, L_0x78b53f2d0528;  1 drivers
v0x5555559b8430_0 .net *"_ivl_117", 2 0, L_0x5555559d56c0;  1 drivers
L_0x78b53f2d0570 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555559b8510_0 .net/2u *"_ivl_118", 2 0, L_0x78b53f2d0570;  1 drivers
v0x5555559b85f0_0 .net *"_ivl_120", 0 0, L_0x5555559d5850;  1 drivers
v0x5555559b86b0_0 .net *"_ivl_122", 31 0, L_0x5555559d5990;  1 drivers
L_0x78b53f2d05b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559b8790_0 .net *"_ivl_125", 23 0, L_0x78b53f2d05b8;  1 drivers
v0x5555559b8870_0 .net *"_ivl_127", 2 0, L_0x5555559d5b80;  1 drivers
L_0x78b53f2d0600 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555559b8950_0 .net/2u *"_ivl_128", 2 0, L_0x78b53f2d0600;  1 drivers
v0x5555559b8a30_0 .net *"_ivl_130", 0 0, L_0x5555559d5c20;  1 drivers
v0x5555559b8af0_0 .net *"_ivl_132", 31 0, L_0x5555559d5e70;  1 drivers
L_0x78b53f2d0648 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559b8bd0_0 .net *"_ivl_135", 29 0, L_0x78b53f2d0648;  1 drivers
L_0x78b53f2d0690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559b8cb0_0 .net/2u *"_ivl_136", 31 0, L_0x78b53f2d0690;  1 drivers
v0x5555559b8d90_0 .net *"_ivl_138", 31 0, L_0x5555559d5f60;  1 drivers
v0x5555559b8e70_0 .net *"_ivl_140", 31 0, L_0x5555559d6240;  1 drivers
v0x5555559b8f50_0 .net *"_ivl_142", 31 0, L_0x5555559d63d0;  1 drivers
v0x5555559b9030_0 .net *"_ivl_144", 31 0, L_0x5555559d6690;  1 drivers
v0x5555559b9110_0 .net *"_ivl_146", 31 0, L_0x5555559d6820;  1 drivers
v0x5555559b91f0_0 .net *"_ivl_148", 31 0, L_0x5555559d6aa0;  1 drivers
v0x5555559b92d0_0 .net *"_ivl_15", 2 0, L_0x5555559d2820;  1 drivers
L_0x78b53f2d06d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559b93b0_0 .net/2u *"_ivl_150", 31 0, L_0x78b53f2d06d8;  1 drivers
L_0x78b53f2d0720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555559b9490_0 .net/2u *"_ivl_154", 2 0, L_0x78b53f2d0720;  1 drivers
v0x5555559b9570_0 .net *"_ivl_156", 0 0, L_0x5555559d6f10;  1 drivers
L_0x78b53f2d0768 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555559b9630_0 .net/2u *"_ivl_158", 2 0, L_0x78b53f2d0768;  1 drivers
L_0x78b53f2d00f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555559b9710_0 .net/2u *"_ivl_16", 2 0, L_0x78b53f2d00f0;  1 drivers
v0x5555559b97f0_0 .net *"_ivl_160", 0 0, L_0x5555559d7000;  1 drivers
v0x5555559b98b0_0 .net *"_ivl_162", 0 0, L_0x5555559d45d0;  1 drivers
L_0x78b53f2d07b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555559b9990_0 .net/2u *"_ivl_164", 0 0, L_0x78b53f2d07b0;  1 drivers
L_0x78b53f2d07f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555559b9a70_0 .net/2u *"_ivl_166", 0 0, L_0x78b53f2d07f8;  1 drivers
L_0x78b53f2d0840 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555559b9b50_0 .net/2u *"_ivl_170", 2 0, L_0x78b53f2d0840;  1 drivers
v0x5555559b9c30_0 .net *"_ivl_172", 0 0, L_0x5555559d7480;  1 drivers
L_0x78b53f2d0888 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555559b9cf0_0 .net/2u *"_ivl_174", 2 0, L_0x78b53f2d0888;  1 drivers
v0x5555559b9dd0_0 .net *"_ivl_176", 0 0, L_0x5555559d76e0;  1 drivers
v0x5555559b9e90_0 .net *"_ivl_178", 0 0, L_0x5555559d77d0;  1 drivers
v0x5555559b9f70_0 .net *"_ivl_18", 0 0, L_0x5555559d28c0;  1 drivers
L_0x78b53f2d08d0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5555559ba030_0 .net/2u *"_ivl_180", 2 0, L_0x78b53f2d08d0;  1 drivers
v0x5555559ba110_0 .net *"_ivl_182", 0 0, L_0x5555559d7970;  1 drivers
L_0x78b53f2d0918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559ba1d0_0 .net/2u *"_ivl_184", 31 0, L_0x78b53f2d0918;  1 drivers
v0x5555559ba2b0_0 .net *"_ivl_186", 31 0, L_0x5555559d7be0;  1 drivers
L_0x78b53f2d0960 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555559ba390_0 .net/2u *"_ivl_190", 2 0, L_0x78b53f2d0960;  1 drivers
v0x5555559ba470_0 .net *"_ivl_192", 0 0, L_0x5555559d8090;  1 drivers
L_0x78b53f2d09a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555559ba530_0 .net/2u *"_ivl_194", 2 0, L_0x78b53f2d09a8;  1 drivers
v0x5555559ba610_0 .net *"_ivl_196", 0 0, L_0x5555559d8180;  1 drivers
v0x5555559ba6d0_0 .net *"_ivl_198", 0 0, L_0x5555559d8410;  1 drivers
v0x5555559ba7b0_0 .net *"_ivl_2", 0 0, L_0x5555559c22b0;  1 drivers
v0x5555559ba870_0 .net *"_ivl_20", 0 0, L_0x55555599e0a0;  1 drivers
L_0x78b53f2d09f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5555559ba950_0 .net/2u *"_ivl_200", 3 0, L_0x78b53f2d09f0;  1 drivers
L_0x78b53f2d0a38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555559baa30_0 .net/2u *"_ivl_202", 3 0, L_0x78b53f2d0a38;  1 drivers
L_0x78b53f2d0a80 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555559bab10_0 .net/2u *"_ivl_206", 2 0, L_0x78b53f2d0a80;  1 drivers
v0x5555559babf0_0 .net *"_ivl_208", 0 0, L_0x5555559d8700;  1 drivers
L_0x78b53f2d0ac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555559bacb0_0 .net/2u *"_ivl_210", 2 0, L_0x78b53f2d0ac8;  1 drivers
v0x5555559bad90_0 .net *"_ivl_212", 0 0, L_0x5555559d89a0;  1 drivers
v0x5555559bae50_0 .net *"_ivl_214", 0 0, L_0x5555559d8a90;  1 drivers
L_0x78b53f2d0b10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555559baf30_0 .net/2u *"_ivl_216", 7 0, L_0x78b53f2d0b10;  1 drivers
L_0x78b53f2d0b58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555559bb010_0 .net/2u *"_ivl_220", 2 0, L_0x78b53f2d0b58;  1 drivers
v0x5555559bb0f0_0 .net *"_ivl_222", 0 0, L_0x5555559d8fe0;  1 drivers
L_0x78b53f2d0ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555559bb1b0_0 .net/2u *"_ivl_224", 0 0, L_0x78b53f2d0ba0;  1 drivers
L_0x78b53f2d0be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555559bb290_0 .net/2u *"_ivl_226", 0 0, L_0x78b53f2d0be8;  1 drivers
v0x5555559bb370_0 .net *"_ivl_23", 0 0, L_0x5555559d2b10;  1 drivers
L_0x78b53f2d0c30 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555559bb450_0 .net/2u *"_ivl_230", 2 0, L_0x78b53f2d0c30;  1 drivers
v0x5555559bb530_0 .net *"_ivl_232", 0 0, L_0x5555559d9480;  1 drivers
L_0x78b53f2d0c78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555559bb5f0_0 .net/2u *"_ivl_234", 2 0, L_0x78b53f2d0c78;  1 drivers
v0x5555559bb6d0_0 .net *"_ivl_236", 0 0, L_0x5555559d9570;  1 drivers
v0x5555559bb790_0 .net *"_ivl_238", 0 0, L_0x5555559d9840;  1 drivers
v0x5555559bb870_0 .net *"_ivl_24", 0 0, L_0x55555599e310;  1 drivers
L_0x78b53f2d0cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555559bb950_0 .net/2u *"_ivl_240", 0 0, L_0x78b53f2d0cc0;  1 drivers
L_0x78b53f2d0d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555559bba30_0 .net/2u *"_ivl_242", 0 0, L_0x78b53f2d0d08;  1 drivers
L_0x78b53f2d0d50 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5555559bbb10_0 .net/2u *"_ivl_246", 2 0, L_0x78b53f2d0d50;  1 drivers
v0x5555559bbbf0_0 .net *"_ivl_248", 0 0, L_0x5555559d9b30;  1 drivers
L_0x78b53f2d0d98 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5555559bbcb0_0 .net/2u *"_ivl_250", 2 0, L_0x78b53f2d0d98;  1 drivers
v0x5555559bbd90_0 .net *"_ivl_252", 0 0, L_0x5555559d9e10;  1 drivers
v0x5555559bbe50_0 .net *"_ivl_254", 0 0, L_0x5555559da110;  1 drivers
v0x5555559bbf10_0 .net *"_ivl_256", 0 0, L_0x5555559da3b0;  1 drivers
v0x5555559bbff0_0 .net *"_ivl_258", 0 0, L_0x5555559da570;  1 drivers
L_0x78b53f2d0de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555559bc0d0_0 .net/2u *"_ivl_260", 0 0, L_0x78b53f2d0de0;  1 drivers
L_0x78b53f2d0e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555559bc1b0_0 .net/2u *"_ivl_262", 0 0, L_0x78b53f2d0e28;  1 drivers
L_0x78b53f2d0e70 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5555559bc290_0 .net/2u *"_ivl_266", 2 0, L_0x78b53f2d0e70;  1 drivers
v0x5555559bc370_0 .net *"_ivl_29", 2 0, L_0x5555559d2cf0;  1 drivers
L_0x78b53f2d0138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555559bc450_0 .net/2u *"_ivl_30", 2 0, L_0x78b53f2d0138;  1 drivers
v0x5555559bc530_0 .net *"_ivl_32", 0 0, L_0x5555559d2e30;  1 drivers
v0x5555559bc5f0_0 .net *"_ivl_34", 0 0, L_0x55555599ea40;  1 drivers
v0x5555559bc6d0_0 .net *"_ivl_37", 0 0, L_0x5555559d2ff0;  1 drivers
v0x5555559bc7b0_0 .net *"_ivl_38", 0 0, L_0x55555599f590;  1 drivers
L_0x78b53f2d0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555559bc890_0 .net/2u *"_ivl_4", 0 0, L_0x78b53f2d0060;  1 drivers
v0x5555559bc970_0 .net *"_ivl_40", 0 0, L_0x555555979040;  1 drivers
v0x5555559bca50_0 .net *"_ivl_44", 0 0, L_0x5555559d3220;  1 drivers
v0x5555559bcb30_0 .net *"_ivl_47", 8 0, L_0x5555559d3370;  1 drivers
L_0x78b53f2d0180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559bcc10_0 .net/2u *"_ivl_48", 8 0, L_0x78b53f2d0180;  1 drivers
L_0x78b53f2d01c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555559bccf0_0 .net/2u *"_ivl_52", 2 0, L_0x78b53f2d01c8;  1 drivers
v0x5555559bcdd0_0 .net *"_ivl_54", 0 0, L_0x5555559d35c0;  1 drivers
v0x5555559bce90_0 .net *"_ivl_56", 0 0, L_0x5555559d36b0;  1 drivers
L_0x78b53f2d0210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555559bcf70_0 .net/2u *"_ivl_58", 0 0, L_0x78b53f2d0210;  1 drivers
L_0x78b53f2d0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555559bd050_0 .net/2u *"_ivl_60", 0 0, L_0x78b53f2d0258;  1 drivers
L_0x78b53f2d02a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555559bd130_0 .net/2u *"_ivl_64", 2 0, L_0x78b53f2d02a0;  1 drivers
v0x5555559bd210_0 .net *"_ivl_66", 0 0, L_0x5555559d3a60;  1 drivers
v0x5555559bd2d0_0 .net *"_ivl_68", 0 0, L_0x5555559d34b0;  1 drivers
L_0x78b53f2d02e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555559bd3b0_0 .net/2u *"_ivl_70", 31 0, L_0x78b53f2d02e8;  1 drivers
v0x5555559bd490_0 .net *"_ivl_76", 0 0, L_0x5555559d4560;  1 drivers
v0x5555559bd570_0 .net *"_ivl_79", 0 0, L_0x5555559d4640;  1 drivers
v0x5555559bd650_0 .net *"_ivl_80", 0 0, L_0x5555559d46e0;  1 drivers
v0x5555559bd730_0 .net *"_ivl_82", 0 0, L_0x5555559d47a0;  1 drivers
v0x5555559bd810_0 .net *"_ivl_85", 2 0, L_0x5555559d4930;  1 drivers
L_0x78b53f2d03c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555559bd8f0_0 .net/2u *"_ivl_86", 2 0, L_0x78b53f2d03c0;  1 drivers
v0x5555559bd9d0_0 .net *"_ivl_88", 0 0, L_0x5555559d4a70;  1 drivers
v0x5555559bda90_0 .net *"_ivl_9", 18 0, L_0x5555559c25b0;  1 drivers
v0x5555559bdb70_0 .net *"_ivl_91", 2 0, L_0x5555559d4bb0;  1 drivers
L_0x78b53f2d0408 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555559bdc50_0 .net/2u *"_ivl_92", 2 0, L_0x78b53f2d0408;  1 drivers
v0x5555559bdd30_0 .net *"_ivl_94", 0 0, L_0x5555559d49d0;  1 drivers
v0x5555559bddf0_0 .net *"_ivl_97", 2 0, L_0x5555559d4da0;  1 drivers
L_0x78b53f2d0450 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555559bded0_0 .net/2u *"_ivl_98", 2 0, L_0x78b53f2d0450;  1 drivers
v0x5555559bdfb0_0 .net "active", 0 0, L_0x5555559c2420;  1 drivers
v0x5555559be070_0 .net "address_A", 8 0, L_0x5555559d3410;  1 drivers
v0x5555559be130_0 .net "address_data_in", 31 0, v0x5555559c10b0_0;  1 drivers
v0x5555559be1f0_0 .net "address_data_out", 31 0, L_0x5555559d7d20;  alias, 1 drivers
v0x5555559be2d0_0 .net "begin_transaction_out", 0 0, L_0x5555559d9950;  alias, 1 drivers
v0x5555559be390_0 .var "block_count", 9 0;
v0x5555559be470_0 .var "block_size", 9 0;
v0x5555559be550_0 .var "burst_count", 7 0;
v0x5555559be630_0 .var "burst_size", 7 0;
v0x5555559be710_0 .net "burst_size_out", 7 0, L_0x5555559d8c40;  alias, 1 drivers
v0x5555559be7f0_0 .var "bus_start_address", 31 0;
v0x5555559bf0e0_0 .net "busy_in", 0 0, v0x5555559c1430_0;  1 drivers
v0x5555559bf1a0_0 .net "byte_enables_out", 3 0, L_0x5555559d8520;  alias, 1 drivers
v0x5555559bf280_0 .net "ciN", 7 0, v0x5555559c1ed0_0;  1 drivers
v0x5555559bf360_0 .net "clock", 0 0, v0x5555559c15f0_0;  1 drivers
v0x5555559bf400_0 .var "control_register", 1 0;
v0x5555559bf4c0_0 .net "data_in_B", 31 0, L_0x5555559d3c50;  1 drivers
v0x5555559bf580_0 .net "data_out_A", 31 0, L_0x5555559d4050;  1 drivers
v0x5555559bf620_0 .net "data_out_B", 31 0, L_0x5555559d4390;  1 drivers
v0x5555559bf6c0_0 .net "data_valid_in", 0 0, v0x5555559c16e0_0;  1 drivers
v0x5555559bf760_0 .net "data_valid_out", 0 0, L_0x5555559da7c0;  alias, 1 drivers
v0x5555559bf820_0 .net "done", 0 0, L_0x5555559d44a0;  alias, 1 drivers
v0x5555559bf8e0_0 .net "end_transaction_in", 0 0, v0x5555559c1920_0;  1 drivers
v0x5555559bf9a0_0 .net "end_transaction_out", 0 0, L_0x5555559d8ba0;  alias, 1 drivers
v0x5555559bfa60_0 .net "error_in", 0 0, v0x5555559c1ac0_0;  1 drivers
v0x5555559bfb20_0 .net "granted", 0 0, v0x5555559c1b90_0;  1 drivers
v0x5555559bfbe0_0 .var "memory_start_address", 8 0;
v0x5555559bfcd0_0 .net "read_enable_A", 0 0, L_0x55555597c980;  1 drivers
v0x5555559bfd70_0 .net "read_n_write_out", 0 0, L_0x5555559d90d0;  alias, 1 drivers
v0x5555559bfe30_0 .net "request", 0 0, L_0x5555559d72a0;  alias, 1 drivers
v0x5555559bfef0_0 .net "reset", 0 0, v0x5555559c1fa0_0;  1 drivers
v0x5555559bffb0_0 .net "result", 31 0, L_0x5555559d6be0;  alias, 1 drivers
v0x5555559c0090_0 .net "start", 0 0, v0x5555559c2070_0;  1 drivers
v0x5555559c0150_0 .var "state", 2 0;
v0x5555559c0230_0 .var "status_register", 1 0;
v0x5555559c0310_0 .net "valueA", 31 0, v0x5555559c2140_0;  1 drivers
v0x5555559c03f0_0 .net "valueA_valid", 0 0, L_0x5555559d26b0;  1 drivers
v0x5555559c04b0_0 .net "valueB", 31 0, v0x5555559c2210_0;  1 drivers
v0x5555559c05a0_0 .net "write_enable_A", 0 0, L_0x55555599e680;  1 drivers
v0x5555559c0670_0 .net "write_enable_B", 0 0, L_0x5555559d3850;  1 drivers
L_0x5555559c22b0 .cmp/eq 8, v0x5555559c1ed0_0, L_0x78b53f2d0018;
L_0x5555559c2420 .functor MUXZ 1, L_0x78b53f2d0060, v0x5555559c2070_0, L_0x5555559c22b0, C4<>;
L_0x5555559c25b0 .part v0x5555559c2140_0, 13, 19;
L_0x5555559d26b0 .cmp/eq 19, L_0x5555559c25b0, L_0x78b53f2d00a8;
L_0x5555559d2820 .part v0x5555559c2140_0, 10, 3;
L_0x5555559d28c0 .cmp/eq 3, L_0x5555559d2820, L_0x78b53f2d00f0;
L_0x5555559d2b10 .part v0x5555559c2140_0, 9, 1;
L_0x5555559d2cf0 .part v0x5555559c2140_0, 10, 3;
L_0x5555559d2e30 .cmp/eq 3, L_0x5555559d2cf0, L_0x78b53f2d0138;
L_0x5555559d2ff0 .part v0x5555559c2140_0, 9, 1;
L_0x5555559d3370 .part v0x5555559c2140_0, 0, 9;
L_0x5555559d3410 .functor MUXZ 9, L_0x78b53f2d0180, L_0x5555559d3370, L_0x5555559d3220, C4<>;
L_0x5555559d35c0 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d01c8;
L_0x5555559d3850 .functor MUXZ 1, L_0x78b53f2d0258, L_0x78b53f2d0210, L_0x5555559d36b0, C4<>;
L_0x5555559d3a60 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d02a0;
L_0x5555559d3c50 .functor MUXZ 32, L_0x78b53f2d02e8, v0x5555559c10b0_0, L_0x5555559d34b0, C4<>;
L_0x5555559d4640 .part v0x5555559c2140_0, 9, 1;
L_0x5555559d4930 .part v0x5555559c2140_0, 10, 3;
L_0x5555559d4a70 .cmp/eq 3, L_0x5555559d4930, L_0x78b53f2d03c0;
L_0x5555559d4bb0 .part v0x5555559c2140_0, 10, 3;
L_0x5555559d49d0 .cmp/eq 3, L_0x5555559d4bb0, L_0x78b53f2d0408;
L_0x5555559d4da0 .part v0x5555559c2140_0, 10, 3;
L_0x5555559d4f00 .cmp/eq 3, L_0x5555559d4da0, L_0x78b53f2d0450;
L_0x5555559d5040 .concat [ 9 23 0 0], v0x5555559bfbe0_0, L_0x78b53f2d0498;
L_0x5555559d5310 .part v0x5555559c2140_0, 10, 3;
L_0x5555559d53b0 .cmp/eq 3, L_0x5555559d5310, L_0x78b53f2d04e0;
L_0x5555559d55d0 .concat [ 10 22 0 0], v0x5555559be470_0, L_0x78b53f2d0528;
L_0x5555559d56c0 .part v0x5555559c2140_0, 10, 3;
L_0x5555559d5850 .cmp/eq 3, L_0x5555559d56c0, L_0x78b53f2d0570;
L_0x5555559d5990 .concat [ 8 24 0 0], v0x5555559be630_0, L_0x78b53f2d05b8;
L_0x5555559d5b80 .part v0x5555559c2140_0, 10, 3;
L_0x5555559d5c20 .cmp/eq 3, L_0x5555559d5b80, L_0x78b53f2d0600;
L_0x5555559d5e70 .concat [ 2 30 0 0], v0x5555559c0230_0, L_0x78b53f2d0648;
L_0x5555559d5f60 .functor MUXZ 32, L_0x78b53f2d0690, L_0x5555559d5e70, L_0x5555559d5c20, C4<>;
L_0x5555559d6240 .functor MUXZ 32, L_0x5555559d5f60, L_0x5555559d5990, L_0x5555559d5850, C4<>;
L_0x5555559d63d0 .functor MUXZ 32, L_0x5555559d6240, L_0x5555559d55d0, L_0x5555559d53b0, C4<>;
L_0x5555559d6690 .functor MUXZ 32, L_0x5555559d63d0, L_0x5555559d5040, L_0x5555559d4f00, C4<>;
L_0x5555559d6820 .functor MUXZ 32, L_0x5555559d6690, v0x5555559be7f0_0, L_0x5555559d49d0, C4<>;
L_0x5555559d6aa0 .functor MUXZ 32, L_0x5555559d6820, L_0x5555559d4050, L_0x5555559d4a70, C4<>;
L_0x5555559d6be0 .functor MUXZ 32, L_0x78b53f2d06d8, L_0x5555559d6aa0, L_0x5555559d47a0, C4<>;
L_0x5555559d6f10 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0720;
L_0x5555559d7000 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0768;
L_0x5555559d72a0 .functor MUXZ 1, L_0x78b53f2d07f8, L_0x78b53f2d07b0, L_0x5555559d45d0, C4<>;
L_0x5555559d7480 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0840;
L_0x5555559d76e0 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0888;
L_0x5555559d7970 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d08d0;
L_0x5555559d7be0 .functor MUXZ 32, L_0x78b53f2d0918, L_0x5555559d4390, L_0x5555559d7970, C4<>;
L_0x5555559d7d20 .functor MUXZ 32, L_0x5555559d7be0, v0x5555559be7f0_0, L_0x5555559d77d0, C4<>;
L_0x5555559d8090 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0960;
L_0x5555559d8180 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d09a8;
L_0x5555559d8520 .functor MUXZ 4, L_0x78b53f2d0a38, L_0x78b53f2d09f0, L_0x5555559d8410, C4<>;
L_0x5555559d8700 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0a80;
L_0x5555559d89a0 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0ac8;
L_0x5555559d8c40 .functor MUXZ 8, L_0x78b53f2d0b10, v0x5555559be630_0, L_0x5555559d8a90, C4<>;
L_0x5555559d8fe0 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0b58;
L_0x5555559d90d0 .functor MUXZ 1, L_0x78b53f2d0be8, L_0x78b53f2d0ba0, L_0x5555559d8fe0, C4<>;
L_0x5555559d9480 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0c30;
L_0x5555559d9570 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0c78;
L_0x5555559d9950 .functor MUXZ 1, L_0x78b53f2d0d08, L_0x78b53f2d0cc0, L_0x5555559d9840, C4<>;
L_0x5555559d9b30 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0d50;
L_0x5555559d9e10 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0d98;
L_0x5555559da110 .cmp/eq 8, v0x5555559be550_0, v0x5555559be630_0;
L_0x5555559d8ba0 .functor MUXZ 1, L_0x78b53f2d0e28, L_0x78b53f2d0de0, L_0x5555559da570, C4<>;
L_0x5555559da7c0 .cmp/eq 3, v0x5555559c0150_0, L_0x78b53f2d0e70;
S_0x5555558cefc0 .scope module, "ssram" "dualPortSSRAM" 3 52, 4 1 0, S_0x5555558f63d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "writeEnableA";
    .port_info 2 /INPUT 1 "writeEnableB";
    .port_info 3 /INPUT 9 "addressA";
    .port_info 4 /INPUT 9 "addressB";
    .port_info 5 /INPUT 32 "dataInA";
    .port_info 6 /INPUT 32 "dataInB";
    .port_info 7 /OUTPUT 32 "dataOutA";
    .port_info 8 /OUTPUT 32 "dataOutB";
P_0x55555590a750 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x55555590a790 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
L_0x5555559d4050 .functor BUFZ 32, L_0x5555559d3e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555559d4390 .functor BUFZ 32, L_0x5555559d4160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555599e1b0_0 .net *"_ivl_0", 31 0, L_0x5555559d3e70;  1 drivers
v0x55555599e420_0 .net *"_ivl_10", 10 0, L_0x5555559d4200;  1 drivers
L_0x78b53f2d0378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555599e790_0 .net *"_ivl_13", 1 0, L_0x78b53f2d0378;  1 drivers
v0x55555599eb90_0 .net *"_ivl_2", 10 0, L_0x5555559d3f10;  1 drivers
L_0x78b53f2d0330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555599f6a0_0 .net *"_ivl_5", 1 0, L_0x78b53f2d0330;  1 drivers
v0x555555979110_0 .net *"_ivl_8", 31 0, L_0x5555559d4160;  1 drivers
v0x55555597ca90_0 .net "addressA", 8 0, L_0x5555559d3410;  alias, 1 drivers
v0x5555559b7330_0 .net "addressB", 8 0, v0x5555559bfbe0_0;  1 drivers
v0x5555559b7410_0 .net "clock", 0 0, v0x5555559c15f0_0;  alias, 1 drivers
v0x5555559b74d0_0 .net "dataInA", 31 0, v0x5555559c2210_0;  alias, 1 drivers
v0x5555559b75b0_0 .net "dataInB", 31 0, L_0x5555559d3c50;  alias, 1 drivers
v0x5555559b7690_0 .net "dataOutA", 31 0, L_0x5555559d4050;  alias, 1 drivers
v0x5555559b7770_0 .net "dataOutB", 31 0, L_0x5555559d4390;  alias, 1 drivers
v0x5555559b7850 .array "memoryContent", 511 0, 31 0;
v0x5555559b7910_0 .net "writeEnableA", 0 0, L_0x55555599e680;  alias, 1 drivers
v0x5555559b79d0_0 .net "writeEnableB", 0 0, L_0x5555559d3850;  alias, 1 drivers
E_0x555555954fd0 .event negedge, v0x5555559b7410_0;
E_0x555555952e70 .event posedge, v0x5555559b7410_0;
L_0x5555559d3e70 .array/port v0x5555559b7850, L_0x5555559d3f10;
L_0x5555559d3f10 .concat [ 9 2 0 0], L_0x5555559d3410, L_0x78b53f2d0330;
L_0x5555559d4160 .array/port v0x5555559b7850, L_0x5555559d4200;
L_0x5555559d4200 .concat [ 9 2 0 0], v0x5555559bfbe0_0, L_0x78b53f2d0378;
S_0x5555559c09a0 .scope autotask, "test" "test" 2 54, 2 54 0, S_0x555555975d00;
 .timescale -12 -12;
v0x5555559c0b50_0 .var "ciN", 7 0;
v0x5555559c0c30_0 .var "expDone", 0 0;
v0x5555559c0cf0_0 .var "expRes", 31 0;
v0x5555559c0de0_0 .var "start", 0 0;
v0x5555559c0ea0_0 .var "valA", 31 0;
v0x5555559c0fd0_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x5555559c0de0_0;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %load/vec4 v0x5555559c0b50_0;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %load/vec4 v0x5555559c0ea0_0;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %load/vec4 v0x5555559c0fd0_0;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5555559c1850_0;
    %load/vec4 v0x5555559c0c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x5555559c1e00_0;
    %load/vec4 v0x5555559c0cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 67 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 68 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x5555559c2070_0, v0x5555559c1ed0_0, v0x5555559c2140_0, v0x5555559c2210_0, v0x5555559c1850_0, v0x5555559c0c30_0, v0x5555559c1e00_0, v0x5555559c0cf0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 72 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 73 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x5555559c2070_0, v0x5555559c1ed0_0, v0x5555559c2140_0, v0x5555559c2210_0, v0x5555559c1850_0, v0x5555559c0c30_0, v0x5555559c1e00_0, v0x5555559c0cf0_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 77 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x5555558cefc0;
T_1 ;
    %wait E_0x555555952e70;
    %load/vec4 v0x5555559b7910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5555559b74d0_0;
    %load/vec4 v0x55555597ca90_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555559b7850, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555558cefc0;
T_2 ;
    %wait E_0x555555954fd0;
    %load/vec4 v0x5555559b79d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5555559b75b0_0;
    %load/vec4 v0x5555559b7330_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555559b7850, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555558f63d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559be7f0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5555559bfbe0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555559be470_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559be630_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555559c0230_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555559bf400_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555559c0150_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555559be390_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559be550_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x5555558f63d0;
T_4 ;
    %wait E_0x555555952e70;
    %load/vec4 v0x5555559c0150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5555559be470_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x5555559bf400_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_4.12, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.13, 9;
T_4.12 ; End of true expr.
    %load/vec4 v0x5555559bf400_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_4.14, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.15, 10;
T_4.14 ; End of true expr.
    %load/vec4 v0x5555559c0150_0;
    %jmp/0 T_4.15, 10;
 ; End of false expr.
    %blend;
T_4.15;
    %jmp/0 T_4.13, 9;
 ; End of false expr.
    %blend;
T_4.13;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0x5555559c0150_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5555559bfb20_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x5555559c0150_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5555559bfb20_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x5555559c0150_0;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5555559bfa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x5555559be550_0;
    %load/vec4 v0x5555559be630_0;
    %addi 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555559bf8e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v0x5555559be390_0;
    %load/vec4 v0x5555559be470_0;
    %cmp/e;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
T_4.25 ;
T_4.22 ;
T_4.21 ;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5555559bfa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x5555559be550_0;
    %load/vec4 v0x5555559be630_0;
    %cmp/e;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v0x5555559be390_0;
    %addi 1, 0, 10;
    %load/vec4 v0x5555559be470_0;
    %cmp/e;
    %jmp/0xz  T_4.30, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
T_4.31 ;
T_4.28 ;
T_4.27 ;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555559c0150_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5555558f63d0;
T_5 ;
    %wait E_0x555555952e70;
    %load/vec4 v0x5555559bdfb0_0;
    %load/vec4 v0x5555559c03f0_0;
    %and;
    %load/vec4 v0x5555559c0310_0;
    %parti/s 1, 9, 5;
    %and;
    %load/vec4 v0x5555559c0150_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5555559c0310_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x5555559c04b0_0;
    %assign/vec4 v0x5555559be7f0_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x5555559c04b0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5555559bfbe0_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x5555559c04b0_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x5555559be470_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x5555559c04b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5555559be630_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x5555559c04b0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5555559bf400_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.0 ;
    %load/vec4 v0x5555559c0150_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x5555559bf6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x5555559be390_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5555559be390_0, 0;
    %load/vec4 v0x5555559be550_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555559be550_0, 0;
    %load/vec4 v0x5555559be7f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555559be7f0_0, 0;
    %load/vec4 v0x5555559bfbe0_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x5555559bfbe0_0, 0;
T_5.11 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x5555559c0150_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0x5555559bf0e0_0;
    %inv;
    %load/vec4 v0x5555559be550_0;
    %load/vec4 v0x5555559be630_0;
    %addi 1, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x5555559be390_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5555559be390_0, 0;
    %load/vec4 v0x5555559be550_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555559be550_0, 0;
    %load/vec4 v0x5555559be7f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555559be7f0_0, 0;
    %load/vec4 v0x5555559bfbe0_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x5555559bfbe0_0, 0;
T_5.15 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x5555559c0150_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555559be550_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555559be390_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555559be550_0, 0;
T_5.18 ;
T_5.14 ;
T_5.10 ;
    %load/vec4 v0x5555559c0150_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559c0230_0, 4, 5;
    %load/vec4 v0x5555559c0150_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %load/vec4 v0x5555559c0150_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555559c0150_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 9;
    %jmp/0 T_5.23, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.24, 9;
T_5.23 ; End of true expr.
    %load/vec4 v0x5555559c0230_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_5.24, 9;
 ; End of false expr.
    %blend;
T_5.24;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555559c0230_0, 4, 5;
    %load/vec4 v0x5555559c0150_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555559bf400_0, 0;
T_5.25 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555555975d00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c15f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1fa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c10b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1ac0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555555975d00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c15f0_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x5555559c15f0_0;
    %inv;
    %store/vec4 v0x5555559c15f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x555555975d00;
T_8 ;
    %vpi_call 2 82 "$dumpfile", "dma_signals.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5555558f63d0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x555555975d00;
T_9 ;
    %vpi_call 2 91 "$display", "Activation" {0 0 0};
    %alloc S_0x5555559c09a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %vpi_call 2 97 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %vpi_call 2 104 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %vpi_call 2 111 "$display", "Bus start address" {0 0 0};
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %vpi_call 2 120 "$display", "Memory start address" {0 0 0};
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %vpi_call 2 129 "$display", "Block size" {0 0 0};
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %vpi_call 2 138 "$display", "Burst size" {0 0 0};
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555954fd0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %load/vec4 v0x5555559c1d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %wait E_0x555555954970;
T_9.2 ;
    %pushi/vec4 2, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555952e70;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %load/vec4 v0x5555559c10b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555559c10b0_0, 0, 32;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555559c10b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555559c10b0_0, 0, 32;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555952e70;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.11, 5;
    %jmp/1 T_9.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555559c10b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555559c10b0_0, 0, 32;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %jmp T_9.10;
T_9.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1920_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1920_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.13, 5;
    %jmp/1 T_9.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555559c1d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %wait E_0x555555954970;
T_9.14 ;
    %pushi/vec4 2, 0, 32;
T_9.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.17, 5;
    %jmp/1 T_9.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555952e70;
    %jmp T_9.16;
T_9.17 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_9.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.19, 5;
    %jmp/1 T_9.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555559c10b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555559c10b0_0, 0, 32;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %jmp T_9.18;
T_9.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1920_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1920_0, 0, 1;
    %jmp T_9.12;
T_9.13 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_9.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.21, 5;
    %jmp/1 T_9.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555954fd0;
    %jmp T_9.20;
T_9.21 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %load/vec4 v0x5555559c1d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %wait E_0x555555954970;
T_9.22 ;
    %pushi/vec4 2, 0, 32;
T_9.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.25, 5;
    %jmp/1 T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555952e70;
    %jmp T_9.24;
T_9.25 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.27, 5;
    %jmp/1 T_9.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555559c10b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555559c10b0_0, 0, 32;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %jmp T_9.26;
T_9.27 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c16e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1ac0_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1ac0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.29, 5;
    %jmp/1 T_9.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555952e70;
    %jmp T_9.28;
T_9.29 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_9.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.31, 5;
    %jmp/1 T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555954fd0;
    %jmp T_9.30;
T_9.31 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %load/vec4 v0x5555559c1d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %wait E_0x555555954970;
T_9.32 ;
    %pushi/vec4 2, 0, 32;
T_9.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.35, 5;
    %jmp/1 T_9.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555952e70;
    %jmp T_9.34;
T_9.35 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1430_0, 0, 1;
    %wait E_0x555555952e70;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1430_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.37, 5;
    %jmp/1 T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555952e70;
    %jmp T_9.36;
T_9.37 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1430_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.39, 5;
    %jmp/1 T_9.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555952e70;
    %jmp T_9.38;
T_9.39 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 32;
T_9.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.41, 5;
    %jmp/1 T_9.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555559c1d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.42, 8;
    %wait E_0x555555954970;
T_9.42 ;
    %pushi/vec4 2, 0, 32;
T_9.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.45, 5;
    %jmp/1 T_9.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555954fd0;
    %jmp T_9.44;
T_9.45 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555954fd0;
    %pushi/vec4 4, 0, 32;
T_9.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.47, 5;
    %jmp/1 T_9.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555954fd0;
    %jmp T_9.46;
T_9.47 ;
    %pop/vec4 1;
    %jmp T_9.40;
T_9.41 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %load/vec4 v0x5555559c1d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.48, 8;
    %wait E_0x555555954970;
T_9.48 ;
    %pushi/vec4 2, 0, 32;
T_9.50 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.51, 5;
    %jmp/1 T_9.51, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555954fd0;
    %jmp T_9.50;
T_9.51 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1b90_0, 0, 1;
    %wait E_0x555555954fd0;
    %pushi/vec4 2, 0, 32;
T_9.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.53, 5;
    %jmp/1 T_9.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555954fd0;
    %jmp T_9.52;
T_9.53 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c1ac0_0, 0, 1;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c1ac0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_9.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.55, 5;
    %jmp/1 T_9.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555954fd0;
    %jmp T_9.54;
T_9.55 ;
    %pop/vec4 1;
    %alloc S_0x5555559c09a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0de0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555559c0b50_0, 0, 8;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5555559c0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c0fd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555559c0c30_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5555559c0cf0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555559c09a0;
    %join;
    %free S_0x5555559c09a0;
    %wait E_0x555555954fd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555559c1ed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559c2070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555559c2210_0, 0, 32;
    %delay 50, 0;
    %vpi_call 2 444 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
