 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: T-2022.03
Date   : Tue Nov 21 21:57:55 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: c_mid_gray_data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_lbp_value_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  c_mid_gray_data_reg[0]/CK (DFFRX1)       0.00       0.50 r
  c_mid_gray_data_reg[0]/Q (DFFRX1)        0.63       1.13 f
  U378/Y (NAND2BX1)                        0.32       1.45 r
  U533/Y (AOI222X1)                        0.37       1.81 f
  U546/Y (AOI222X1)                        0.43       2.25 r
  U326/Y (INVXL)                           0.32       2.57 f
  U373/Y (OAI222X1)                        0.36       2.93 r
  U352/Y (INVX1)                           0.26       3.19 f
  U351/Y (AOI222X1)                        0.61       3.80 r
  U485/Y (AOI222X1)                        0.44       4.24 f
  U350/Y (OR2X1)                           0.39       4.62 f
  U372/Y (AO22X2)                          0.37       4.99 f
  U547/Y (AOI222X4)                        0.72       5.72 r
  U369/Y (NAND2X2)                         0.24       5.96 f
  U557/Y (NOR2X1)                          0.44       6.40 r
  U368/Y (INVX3)                           0.21       6.61 f
  U633/Y (NOR2X2)                          0.35       6.96 r
  U330/Y (NAND2XL)                         0.36       7.32 f
  U346/Y (CLKINVX1)                        0.29       7.61 r
  U424/Y (NOR2XL)                          0.18       7.78 f
  U645/Y (OAI21XL)                         0.49       8.27 r
  U423/Y (OAI211X1)                        0.39       8.67 f
  U451/Y (AOI211X1)                        0.35       9.01 r
  U437/Y (OAI22XL)                         0.25       9.26 f
  U338/Y (AOI31XL)                         0.50       9.75 r
  U648/Y (OAI31X1)                         0.34      10.09 f
  c_lbp_value_reg[6]/D (DFFRX1)            0.00      10.09 f
  data arrival time                                  10.09

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  c_lbp_value_reg[6]/CK (DFFRX1)           0.00      10.40 r
  library setup time                      -0.27      10.13
  data required time                                 10.13
  -----------------------------------------------------------
  data required time                                 10.13
  data arrival time                                 -10.09
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
