aag 2638 179 241 1 2218
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 951
364 963
366 975
368 987
370 999
372 1011
374 1023
376 1035
378 1051
380 1063
382 1075
384 1087
386 1099
388 1111
390 1123
392 1135
394 1147
396 1159
398 1171
400 1183
402 1195
404 1207
406 1219
408 1231
410 1243
412 1255
414 1267
416 1279
418 1291
420 1303
422 1315
424 1327
426 1339
428 1351
430 1363
432 1375
434 1387
436 1399
438 1411
440 1423
442 1435
444 1447
446 1459
448 1471
450 1483
452 1495
454 1507
456 1519
458 1547
460 1559
462 1567
464 1575
466 1583
468 1591
470 1599
472 1611
474 1623
476 1635
478 1647
480 1659
482 1671
484 1683
486 1695
488 1707
490 1719
492 1731
494 1743
496 1755
498 1767
500 1779
502 1791
504 1803
506 1929
508 1948
510 1966
512 1983
514 1995
516 2007
518 2019
520 2031
522 2043
524 2055
526 2067
528 2079
530 2091
532 2103
534 2115
536 2127
538 2139
540 2151
542 2163
544 2175
546 2187
548 2199
550 2211
552 2223
554 2235
556 2247
558 2259
560 2293
562 2311
564 2329
566 2347
568 2365
570 2383
572 2401
574 2419
576 2439
578 2477
580 2509
582 2527
584 2545
586 2563
588 2581
590 2599
592 2617
594 2635
596 2945
598 2973
600 2979
602 2985
604 2991
606 2997
608 3003
610 3009
612 3015
614 3021
616 3033
618 3045
620 3057
622 3069
624 3081
626 3093
628 3105
630 3117
632 4511
634 4560
636 4598
638 4636
640 4643
642 4649
644 4655
646 4661
648 4667
650 4673
652 4679
654 4685
656 4691
658 4697
660 4703
662 4709
664 4715
666 4721
668 4727
670 4733
672 4739
674 4745
676 4751
678 4757
680 4763
682 4769
684 4775
686 4781
688 4787
690 4793
692 4799
694 4805
696 4811
698 4817
700 4823
702 4829
704 4835
706 4841
708 4847
710 4853
712 4859
714 4865
716 4871
718 4877
720 4883
722 4889
724 4895
726 4901
728 4907
730 4913
732 4919
734 4925
736 4931
738 4932
740 4940
742 4950
744 4960
746 4981
748 4987
750 4993
752 4999
754 5005
756 5011
758 5017
760 5023
762 5029
764 5035
766 5041
768 5047
770 5053
772 5059
774 5065
776 5071
778 5091
780 5097
782 5103
784 5109
786 5115
788 5121
790 5127
792 5133
794 5139
796 5145
798 5151
800 5157
802 5163
804 5169
806 5175
808 5181
810 5187
812 5193
814 5199
816 5205
818 5211
820 5217
822 5223
824 5229
826 5235
828 5241
830 5247
832 5253
834 5259
836 5265
838 5271
840 5277
901
842 745 360
844 744 360
846 843 360
848 743 360
850 742 360
852 849 360
854 741 360
856 740 360
858 855 360
860 739 360
862 738 360
864 861 360
866 863 857
868 866 851
870 868 846
872 871 847
874 339 337
876 874 341
878 877 340
880 878 875
882 338 336
884 883 875
886 875 341
888 874 340
890 889 887
892 336 335
894 892 884
896 894 890
898 897 881
900 898 872
902 337 335
904 902 339
906 904 341
908 247 245
910 908 249
912 910 250
914 912 253
916 914 255
918 916 257
920 918 259
922 920 906
924 4 3
926 924 7
928 926 9
930 928 11
932 930 13
934 932 15
936 934 17
938 936 922
940 363 360
942 362 360
944 941 360
946 938 18
948 942 939
950 949 947
952 365 360
954 364 360
956 953 360
958 938 20
960 954 939
962 961 959
964 367 360
966 366 360
968 965 360
970 938 22
972 966 939
974 973 971
976 369 360
978 368 360
980 977 360
982 938 24
984 978 939
986 985 983
988 371 360
990 370 360
992 989 360
994 938 26
996 990 939
998 997 995
1000 373 360
1002 372 360
1004 1001 360
1006 938 28
1008 1002 939
1010 1009 1007
1012 375 360
1014 374 360
1016 1013 360
1018 938 30
1020 1014 939
1022 1021 1019
1024 377 360
1026 376 360
1028 1025 360
1030 938 32
1032 1026 939
1034 1033 1031
1036 902 338
1038 1036 341
1040 379 360
1042 378 360
1044 1041 360
1046 1038 178
1048 1042 1039
1050 1049 1047
1052 381 360
1054 380 360
1056 1053 360
1058 1038 180
1060 1054 1039
1062 1061 1059
1064 383 360
1066 382 360
1068 1065 360
1070 1038 182
1072 1066 1039
1074 1073 1071
1076 385 360
1078 384 360
1080 1077 360
1082 1038 184
1084 1078 1039
1086 1085 1083
1088 387 360
1090 386 360
1092 1089 360
1094 1038 186
1096 1090 1039
1098 1097 1095
1100 389 360
1102 388 360
1104 1101 360
1106 1038 188
1108 1102 1039
1110 1109 1107
1112 391 360
1114 390 360
1116 1113 360
1118 1038 190
1120 1114 1039
1122 1121 1119
1124 393 360
1126 392 360
1128 1125 360
1130 1038 192
1132 1126 1039
1134 1133 1131
1136 395 360
1138 394 360
1140 1137 360
1142 1038 34
1144 1138 1039
1146 1145 1143
1148 397 360
1150 396 360
1152 1149 360
1154 1038 36
1156 1150 1039
1158 1157 1155
1160 399 360
1162 398 360
1164 1161 360
1166 1038 38
1168 1162 1039
1170 1169 1167
1172 401 360
1174 400 360
1176 1173 360
1178 1038 40
1180 1174 1039
1182 1181 1179
1184 403 360
1186 402 360
1188 1185 360
1190 1038 42
1192 1186 1039
1194 1193 1191
1196 405 360
1198 404 360
1200 1197 360
1202 1038 44
1204 1198 1039
1206 1205 1203
1208 407 360
1210 406 360
1212 1209 360
1214 1038 46
1216 1210 1039
1218 1217 1215
1220 409 360
1222 408 360
1224 1221 360
1226 1038 48
1228 1222 1039
1230 1229 1227
1232 411 360
1234 410 360
1236 1233 360
1238 1038 50
1240 1234 1039
1242 1241 1239
1244 413 360
1246 412 360
1248 1245 360
1250 1038 52
1252 1246 1039
1254 1253 1251
1256 415 360
1258 414 360
1260 1257 360
1262 1038 54
1264 1258 1039
1266 1265 1263
1268 417 360
1270 416 360
1272 1269 360
1274 1038 56
1276 1270 1039
1278 1277 1275
1280 419 360
1282 418 360
1284 1281 360
1286 1038 58
1288 1282 1039
1290 1289 1287
1292 421 360
1294 420 360
1296 1293 360
1298 1038 60
1300 1294 1039
1302 1301 1299
1304 423 360
1306 422 360
1308 1305 360
1310 1038 62
1312 1306 1039
1314 1313 1311
1316 425 360
1318 424 360
1320 1317 360
1322 1038 64
1324 1318 1039
1326 1325 1323
1328 427 360
1330 426 360
1332 1329 360
1334 1038 66
1336 1330 1039
1338 1337 1335
1340 429 360
1342 428 360
1344 1341 360
1346 1038 68
1348 1342 1039
1350 1349 1347
1352 431 360
1354 430 360
1356 1353 360
1358 1038 70
1360 1354 1039
1362 1361 1359
1364 433 360
1366 432 360
1368 1365 360
1370 1038 72
1372 1366 1039
1374 1373 1371
1376 435 360
1378 434 360
1380 1377 360
1382 1038 74
1384 1378 1039
1386 1385 1383
1388 437 360
1390 436 360
1392 1389 360
1394 1038 76
1396 1390 1039
1398 1397 1395
1400 439 360
1402 438 360
1404 1401 360
1406 1038 78
1408 1402 1039
1410 1409 1407
1412 441 360
1414 440 360
1416 1413 360
1418 1038 80
1420 1414 1039
1422 1421 1419
1424 443 360
1426 442 360
1428 1425 360
1430 1038 82
1432 1426 1039
1434 1433 1431
1436 445 360
1438 444 360
1440 1437 360
1442 1038 84
1444 1438 1039
1446 1445 1443
1448 447 360
1450 446 360
1452 1449 360
1454 1038 86
1456 1450 1039
1458 1457 1455
1460 449 360
1462 448 360
1464 1461 360
1466 1038 88
1468 1462 1039
1470 1469 1467
1472 451 360
1474 450 360
1476 1473 360
1478 1038 90
1480 1474 1039
1482 1481 1479
1484 453 360
1486 452 360
1488 1485 360
1490 1038 92
1492 1486 1039
1494 1493 1491
1496 455 360
1498 454 360
1500 1497 360
1502 1038 94
1504 1498 1039
1506 1505 1503
1508 457 360
1510 456 360
1512 1509 360
1514 1038 96
1516 1510 1039
1518 1517 1515
1520 5 2
1522 1520 7
1524 1522 9
1526 1524 11
1528 1526 13
1530 1528 15
1532 1530 17
1534 1532 922
1536 459 360
1538 458 360
1540 1537 360
1542 1534 18
1544 1538 1535
1546 1545 1543
1548 461 360
1550 460 360
1552 1549 360
1554 1534 20
1556 1550 1535
1558 1557 1555
1560 462 360
1562 1534 22
1564 1560 1535
1566 1565 1563
1568 464 360
1570 1534 24
1572 1568 1535
1574 1573 1571
1576 466 360
1578 1534 26
1580 1576 1535
1582 1581 1579
1584 468 360
1586 1534 28
1588 1584 1535
1590 1589 1587
1592 470 360
1594 1534 30
1596 1592 1535
1598 1597 1595
1600 473 360
1602 472 360
1604 1601 360
1606 1534 32
1608 1602 1535
1610 1609 1607
1612 475 360
1614 474 360
1616 1613 360
1618 1038 282
1620 1614 1039
1622 1621 1619
1624 477 360
1626 476 360
1628 1625 360
1630 1038 284
1632 1626 1039
1634 1633 1631
1636 479 360
1638 478 360
1640 1637 360
1642 1038 286
1644 1638 1039
1646 1645 1643
1648 481 360
1650 480 360
1652 1649 360
1654 1038 288
1656 1650 1039
1658 1657 1655
1660 483 360
1662 482 360
1664 1661 360
1666 1038 290
1668 1662 1039
1670 1669 1667
1672 485 360
1674 484 360
1676 1673 360
1678 1038 292
1680 1674 1039
1682 1681 1679
1684 487 360
1686 486 360
1688 1685 360
1690 1038 294
1692 1686 1039
1694 1693 1691
1696 489 360
1698 488 360
1700 1697 360
1702 1038 296
1704 1698 1039
1706 1705 1703
1708 491 360
1710 490 360
1712 1709 360
1714 1038 194
1716 1710 1039
1718 1717 1715
1720 493 360
1722 492 360
1724 1721 360
1726 1038 196
1728 1722 1039
1730 1729 1727
1732 495 360
1734 494 360
1736 1733 360
1738 1038 198
1740 1734 1039
1742 1741 1739
1744 497 360
1746 496 360
1748 1745 360
1750 1038 200
1752 1746 1039
1754 1753 1751
1756 499 360
1758 498 360
1760 1757 360
1762 1038 202
1764 1758 1039
1766 1765 1763
1768 501 360
1770 500 360
1772 1769 360
1774 1038 204
1776 1770 1039
1778 1777 1775
1780 503 360
1782 502 360
1784 1781 360
1786 1038 206
1788 1782 1039
1790 1789 1787
1792 505 360
1794 504 360
1796 1793 360
1798 1038 208
1800 1794 1039
1802 1801 1799
1804 337 334
1806 1804 339
1808 1806 340
1810 507 360
1812 506 360
1814 1811 360
1816 509 360
1818 508 360
1820 1817 360
1822 511 360
1824 510 360
1826 1823 360
1828 1819 1813
1830 1828 1825
1832 1830 1808
1834 1552 1539
1836 1834 1561
1838 1836 1569
1840 1838 1577
1842 1840 1585
1844 1842 1593
1846 1844 1603
1848 1846 1832
1850 1844 1604
1852 1850 1832
1854 1552 1540
1856 1854 1561
1858 1856 1569
1860 1858 1577
1862 1860 1585
1864 1862 1593
1866 1864 1603
1868 1866 1832
1870 991 979
1872 1870 1003
1874 1872 1016
1876 1874 1027
1878 1876 1868
1880 1819 1814
1882 1880 1825
1884 1882 1808
1886 1884 332
1888 1820 1813
1890 1888 1825
1892 1890 1808
1894 1892 342
1896 1820 1814
1898 1896 1825
1900 1898 1808
1902 1900 260
1904 1828 1826
1906 1904 1808
1908 1906 260
1910 1909 1812
1912 1910 1903
1914 1912 1895
1916 1914 1887
1918 1916 1869
1920 1918 1879
1922 1921 1879
1924 1923 1853
1926 1924 1849
1928 1927 1849
1930 1909 1818
1932 1930 1903
1934 1932 1895
1936 1934 1887
1938 1936 1869
1940 1938 1879
1942 1941 1879
1944 1943 1853
1946 1945 1853
1948 1947 1849
1950 1909 1824
1952 1950 1903
1954 1952 1895
1956 1954 1887
1958 1956 1869
1960 1959 1869
1962 1961 1879
1964 1962 1853
1966 1964 1849
1968 892 339
1970 1968 341
1972 513 360
1974 512 360
1976 1973 360
1978 1970 298
1980 1974 1971
1982 1981 1979
1984 515 360
1986 514 360
1988 1985 360
1990 1970 300
1992 1986 1971
1994 1993 1991
1996 517 360
1998 516 360
2000 1997 360
2002 1970 302
2004 1998 1971
2006 2005 2003
2008 519 360
2010 518 360
2012 2009 360
2014 1970 304
2016 2010 1971
2018 2017 2015
2020 521 360
2022 520 360
2024 2021 360
2026 1970 306
2028 2022 1971
2030 2029 2027
2032 523 360
2034 522 360
2036 2033 360
2038 1970 308
2040 2034 1971
2042 2041 2039
2044 525 360
2046 524 360
2048 2045 360
2050 1970 310
2052 2046 1971
2054 2053 2051
2056 527 360
2058 526 360
2060 2057 360
2062 1970 312
2064 2058 1971
2066 2065 2063
2068 529 360
2070 528 360
2072 2069 360
2074 1970 314
2076 2070 1971
2078 2077 2075
2080 531 360
2082 530 360
2084 2081 360
2086 1970 316
2088 2082 1971
2090 2089 2087
2092 533 360
2094 532 360
2096 2093 360
2098 1970 318
2100 2094 1971
2102 2101 2099
2104 535 360
2106 534 360
2108 2105 360
2110 1970 320
2112 2106 1971
2114 2113 2111
2116 537 360
2118 536 360
2120 2117 360
2122 1970 322
2124 2118 1971
2126 2125 2123
2128 539 360
2130 538 360
2132 2129 360
2134 1970 324
2136 2130 1971
2138 2137 2135
2140 541 360
2142 540 360
2144 2141 360
2146 1970 326
2148 2142 1971
2150 2149 2147
2152 543 360
2154 542 360
2156 2153 360
2158 1970 328
2160 2154 1971
2162 2161 2159
2164 545 360
2166 544 360
2168 2165 360
2170 1038 228
2172 2166 1039
2174 2173 2171
2176 547 360
2178 546 360
2180 2177 360
2182 1038 230
2184 2178 1039
2186 2185 2183
2188 549 360
2190 548 360
2192 2189 360
2194 1038 232
2196 2190 1039
2198 2197 2195
2200 551 360
2202 550 360
2204 2201 360
2206 1038 234
2208 2202 1039
2210 2209 2207
2212 553 360
2214 552 360
2216 2213 360
2218 1038 236
2220 2214 1039
2222 2221 2219
2224 555 360
2226 554 360
2228 2225 360
2230 1038 238
2232 2226 1039
2234 2233 2231
2236 557 360
2238 556 360
2240 2237 360
2242 1038 240
2244 2238 1039
2246 2245 2243
2248 559 360
2250 558 360
2252 2249 360
2254 1038 242
2256 2250 1039
2258 2257 2255
2260 4 2
2262 2260 7
2264 2262 9
2266 2264 11
2268 2266 13
2270 2268 15
2272 2270 17
2274 2272 922
2276 811 360
2278 810 360
2280 2277 360
2282 561 360
2284 560 360
2286 2283 360
2288 2278 2274
2290 2284 2275
2292 2291 2289
2294 813 360
2296 812 360
2298 2295 360
2300 563 360
2302 562 360
2304 2301 360
2306 2296 2274
2308 2302 2275
2310 2309 2307
2312 815 360
2314 814 360
2316 2313 360
2318 565 360
2320 564 360
2322 2319 360
2324 2314 2274
2326 2320 2275
2328 2327 2325
2330 817 360
2332 816 360
2334 2331 360
2336 567 360
2338 566 360
2340 2337 360
2342 2332 2274
2344 2338 2275
2346 2345 2343
2348 819 360
2350 818 360
2352 2349 360
2354 569 360
2356 568 360
2358 2355 360
2360 2350 2274
2362 2356 2275
2364 2363 2361
2366 821 360
2368 820 360
2370 2367 360
2372 571 360
2374 570 360
2376 2373 360
2378 2368 2274
2380 2374 2275
2382 2381 2379
2384 823 360
2386 822 360
2388 2385 360
2390 573 360
2392 572 360
2394 2391 360
2396 2386 2274
2398 2392 2275
2400 2399 2397
2402 825 360
2404 824 360
2406 2403 360
2408 575 360
2410 574 360
2412 2409 360
2414 2404 2274
2416 2410 2275
2418 2417 2415
2420 924 6
2422 2420 9
2424 2422 11
2426 2424 13
2428 2426 15
2430 2428 17
2432 2430 922
2434 2432 30
2436 2433 30
2438 2437 2435
2440 246 245
2442 2440 249
2444 2442 251
2446 2444 253
2448 2446 255
2450 2448 257
2452 2450 259
2454 2452 906
2456 5 3
2458 2456 7
2460 2458 9
2462 2460 11
2464 2462 13
2466 2464 15
2468 2466 17
2470 2468 2454
2472 2470 18
2474 2471 18
2476 2475 2473
2478 2456 6
2480 2478 9
2482 2480 11
2484 2482 13
2486 2484 15
2488 2486 17
2490 2488 922
2492 827 360
2494 826 360
2496 2493 360
2498 581 360
2500 580 360
2502 2499 360
2504 2494 2490
2506 2500 2491
2508 2507 2505
2510 829 360
2512 828 360
2514 2511 360
2516 583 360
2518 582 360
2520 2517 360
2522 2512 2490
2524 2518 2491
2526 2525 2523
2528 831 360
2530 830 360
2532 2529 360
2534 585 360
2536 584 360
2538 2535 360
2540 2530 2490
2542 2536 2491
2544 2543 2541
2546 833 360
2548 832 360
2550 2547 360
2552 587 360
2554 586 360
2556 2553 360
2558 2548 2490
2560 2554 2491
2562 2561 2559
2564 835 360
2566 834 360
2568 2565 360
2570 589 360
2572 588 360
2574 2571 360
2576 2566 2490
2578 2572 2491
2580 2579 2577
2582 837 360
2584 836 360
2586 2583 360
2588 591 360
2590 590 360
2592 2589 360
2594 2584 2490
2596 2590 2491
2598 2597 2595
2600 839 360
2602 838 360
2604 2601 360
2606 593 360
2608 592 360
2610 2607 360
2612 2602 2490
2614 2608 2491
2616 2615 2613
2618 841 360
2620 840 360
2622 2619 360
2624 595 360
2626 594 360
2628 2625 360
2630 2620 2490
2632 2626 2491
2634 2633 2631
2636 578 360
2638 2637 18
2640 597 360
2642 596 360
2644 2641 360
2646 2642 2639
2648 599 360
2650 598 360
2652 2649 360
2654 2652 2643
2656 737 360
2658 736 360
2660 2657 360
2662 747 360
2664 746 360
2666 2663 360
2668 748 360
2670 751 360
2672 750 360
2674 2671 360
2676 753 360
2678 752 360
2680 2677 360
2682 754 360
2684 757 360
2686 756 360
2688 2685 360
2690 759 360
2692 758 360
2694 2691 360
2696 761 360
2698 760 360
2700 2697 360
2702 2669 2665
2704 2702 2673
2706 2704 2680
2708 2706 2683
2710 2708 2687
2712 2710 2694
2714 2712 2700
2716 2715 2660
2718 2669 2666
2720 2718 2674
2722 2720 2679
2724 2722 2683
2726 2724 2688
2728 2726 2693
2730 2728 2699
2732 2731 2659
2734 2733 2717
2736 1974 945
2738 1977 942
2740 2739 2737
2742 1986 957
2744 1989 954
2746 2745 2743
2748 1998 969
2750 2001 966
2752 2751 2749
2754 2010 981
2756 2013 978
2758 2757 2755
2760 2022 993
2762 2025 990
2764 2763 2761
2766 2034 1005
2768 2037 1002
2770 2769 2767
2772 2046 1017
2774 2049 1014
2776 2775 2773
2778 2058 1029
2780 2061 1026
2782 2781 2779
2784 2746 2740
2786 2784 2752
2788 2786 2758
2790 2788 2764
2792 2790 2770
2794 2792 2776
2796 2794 2782
2798 2796 2734
2800 601 360
2802 600 360
2804 2801 360
2806 2805 2070
2808 2802 2073
2810 2809 2807
2812 603 360
2814 602 360
2816 2813 360
2818 2817 2082
2820 2814 2085
2822 2821 2819
2824 605 360
2826 604 360
2828 2825 360
2830 2829 2094
2832 2826 2097
2834 2833 2831
2836 607 360
2838 606 360
2840 2837 360
2842 2841 2106
2844 2838 2109
2846 2845 2843
2848 609 360
2850 608 360
2852 2849 360
2854 2853 2118
2856 2850 2121
2858 2857 2855
2860 611 360
2862 610 360
2864 2861 360
2866 2865 2130
2868 2862 2133
2870 2869 2867
2872 613 360
2874 612 360
2876 2873 360
2878 2877 2142
2880 2874 2145
2882 2881 2879
2884 615 360
2886 614 360
2888 2885 360
2890 2889 2154
2892 2886 2157
2894 2893 2891
2896 2822 2810
2898 2896 2834
2900 2898 2846
2902 2900 2858
2904 2902 2870
2906 2904 2882
2908 2906 2894
2910 2908 2798
2912 577 360
2914 2913 360
2916 2914 2910
2918 2642 227
2920 2919 227
2922 2917 2642
2924 2921 2916
2926 2925 2923
2928 2652 2644
2930 2928 330
2932 2931 2642
2934 2927 2654
2936 2932 2655
2938 2937 2935
2940 2646 2470
2942 2939 2471
2944 2943 2941
2946 2650 2639
2948 2947 2639
2950 2650 227
2952 2951 227
2954 2917 2650
2956 2953 2916
2958 2957 2955
2960 2931 2650
2962 2959 2654
2964 2960 2655
2966 2965 2963
2968 2949 2470
2970 2967 2471
2972 2971 2969
2974 942 938
2976 2802 939
2978 2977 2975
2980 954 938
2982 2814 939
2984 2983 2981
2986 966 938
2988 2826 939
2990 2989 2987
2992 978 938
2994 2838 939
2996 2995 2993
2998 990 938
3000 2850 939
3002 3001 2999
3004 1002 938
3006 2862 939
3008 3007 3005
3010 1014 938
3012 2874 939
3014 3013 3011
3016 1026 938
3018 2886 939
3020 3019 3017
3022 617 360
3024 616 360
3026 3023 360
3028 1038 344
3030 3024 1039
3032 3031 3029
3034 619 360
3036 618 360
3038 3035 360
3040 1038 346
3042 3036 1039
3044 3043 3041
3046 621 360
3048 620 360
3050 3047 360
3052 1038 348
3054 3048 1039
3056 3055 3053
3058 623 360
3060 622 360
3062 3059 360
3064 1038 350
3066 3060 1039
3068 3067 3065
3070 625 360
3072 624 360
3074 3071 360
3076 1038 352
3078 3072 1039
3080 3079 3077
3082 627 360
3084 626 360
3086 3083 360
3088 1038 354
3090 3084 1039
3092 3091 3089
3094 629 360
3096 628 360
3098 3095 360
3100 1038 356
3102 3096 1039
3104 3103 3101
3106 631 360
3108 630 360
3110 3107 360
3112 1038 358
3114 3108 1039
3116 3115 3113
3118 633 360
3120 632 360
3122 3119 360
3124 635 360
3126 634 360
3128 3125 360
3130 637 360
3132 636 360
3134 3131 360
3136 639 360
3138 638 360
3140 3137 360
3142 3127 3121
3144 3142 3133
3146 3144 3139
3148 336 334
3150 3148 339
3152 3150 341
3154 3152 3146
3156 3127 3122
3158 3156 3133
3160 3158 3139
3162 1890 342
3164 3162 3160
3166 3164 1808
3168 3128 3121
3170 3168 3133
3172 3170 3139
3174 1904 260
3176 3174 3172
3178 3176 1808
3180 3128 3122
3182 3180 3133
3184 3182 3139
3186 3184 1038
3188 3186 281
3190 3186 280
3192 3142 3134
3194 3192 3139
3196 3194 2930
3198 2278 1713
3200 2281 1710
3202 3201 3199
3204 2296 1725
3206 2299 1722
3208 3207 3205
3210 2314 1737
3212 2317 1734
3214 3213 3211
3216 2332 1749
3218 2335 1746
3220 3219 3217
3222 2350 1761
3224 2353 1758
3226 3225 3223
3228 2368 1773
3230 2371 1770
3232 3231 3229
3234 2386 1785
3236 2389 1782
3238 3237 3235
3240 2404 1797
3242 2407 1794
3244 3243 3241
3246 3208 3202
3248 3246 3214
3250 3248 3220
3252 3250 3226
3254 3252 3232
3256 3254 3238
3258 3256 3244
3260 763 360
3262 762 360
3264 3261 360
3266 3265 2284
3268 3262 2287
3270 3269 3267
3272 765 360
3274 764 360
3276 3273 360
3278 3277 2302
3280 3274 2305
3282 3281 3279
3284 767 360
3286 766 360
3288 3285 360
3290 3289 2320
3292 3286 2323
3294 3293 3291
3296 769 360
3298 768 360
3300 3297 360
3302 3301 2338
3304 3298 2341
3306 3305 3303
3308 771 360
3310 770 360
3312 3309 360
3314 3313 2356
3316 3310 2359
3318 3317 3315
3320 773 360
3322 772 360
3324 3321 360
3326 3325 2374
3328 3322 2377
3330 3329 3327
3332 775 360
3334 774 360
3336 3333 360
3338 3337 2392
3340 3334 2395
3342 3341 3339
3344 777 360
3346 776 360
3348 3345 360
3350 3349 2410
3352 3346 2413
3354 3353 3351
3356 3282 3270
3358 3356 3294
3360 3358 3306
3362 3360 3318
3364 3362 3330
3366 3364 3342
3368 3366 3354
3370 3368 3258
3372 3027 2494
3374 3024 2497
3376 3375 3373
3378 3039 2512
3380 3036 2515
3382 3381 3379
3384 3051 2530
3386 3048 2533
3388 3387 3385
3390 3063 2548
3392 3060 2551
3394 3393 3391
3396 3075 2566
3398 3072 2569
3400 3399 3397
3402 3087 2584
3404 3084 2587
3406 3405 3403
3408 3099 2602
3410 3096 2605
3412 3411 3409
3414 3111 2620
3416 3108 2623
3418 3417 3415
3420 3382 3376
3422 3420 3388
3424 3422 3394
3426 3424 3400
3428 3426 3406
3430 3428 3412
3432 3430 3418
3434 3432 3370
3436 2500 1045
3438 2503 1042
3440 3439 3437
3442 2518 1057
3444 2521 1054
3446 3445 3443
3448 2536 1069
3450 2539 1066
3452 3451 3449
3454 2554 1081
3456 2557 1078
3458 3457 3455
3460 2572 1093
3462 2575 1090
3464 3463 3461
3466 2590 1105
3468 2593 1102
3470 3469 3467
3472 2608 1117
3474 2611 1114
3476 3475 3473
3478 2626 1129
3480 2629 1126
3482 3481 3479
3484 3446 3440
3486 3484 3452
3488 3486 3458
3490 3488 3464
3492 3490 3470
3494 3492 3476
3496 3494 3482
3498 3496 3434
3500 721 360
3502 720 360
3504 3501 360
3506 779 360
3508 778 360
3510 3507 360
3512 3508 3505
3514 3511 3502
3516 3515 3513
3518 723 360
3520 722 360
3522 3519 360
3524 781 360
3526 780 360
3528 3525 360
3530 3526 3523
3532 3529 3520
3534 3533 3531
3536 725 360
3538 724 360
3540 3537 360
3542 783 360
3544 782 360
3546 3543 360
3548 3544 3541
3550 3547 3538
3552 3551 3549
3554 727 360
3556 726 360
3558 3555 360
3560 785 360
3562 784 360
3564 3561 360
3566 3562 3559
3568 3565 3556
3570 3569 3567
3572 729 360
3574 728 360
3576 3573 360
3578 787 360
3580 786 360
3582 3579 360
3584 3580 3577
3586 3583 3574
3588 3587 3585
3590 731 360
3592 730 360
3594 3591 360
3596 789 360
3598 788 360
3600 3597 360
3602 3598 3595
3604 3601 3592
3606 3605 3603
3608 733 360
3610 732 360
3612 3609 360
3614 791 360
3616 790 360
3618 3615 360
3620 3616 3613
3622 3619 3610
3624 3623 3621
3626 735 360
3628 734 360
3630 3627 360
3632 793 360
3634 792 360
3636 3633 360
3638 3634 3631
3640 3637 3628
3642 3641 3639
3644 3534 3516
3646 3644 3552
3648 3646 3570
3650 3648 3588
3652 3650 3606
3654 3652 3624
3656 3654 3642
3658 3656 3498
3660 795 360
3662 794 360
3664 3661 360
3666 3662 2169
3668 3665 2166
3670 3669 3667
3672 797 360
3674 796 360
3676 3673 360
3678 3674 2181
3680 3677 2178
3682 3681 3679
3684 799 360
3686 798 360
3688 3685 360
3690 3686 2193
3692 3689 2190
3694 3693 3691
3696 801 360
3698 800 360
3700 3697 360
3702 3698 2205
3704 3701 2202
3706 3705 3703
3708 803 360
3710 802 360
3712 3709 360
3714 3710 2217
3716 3713 2214
3718 3717 3715
3720 805 360
3722 804 360
3724 3721 360
3726 3722 2229
3728 3725 2226
3730 3729 3727
3732 807 360
3734 806 360
3736 3733 360
3738 3734 2241
3740 3737 2238
3742 3741 3739
3744 809 360
3746 808 360
3748 3745 360
3750 3746 2253
3752 3749 2250
3754 3753 3751
3756 3682 3670
3758 3756 3694
3760 3758 3706
3762 3760 3718
3764 3762 3730
3766 3764 3742
3768 3766 3754
3770 3768 3658
3772 1617 942
3774 1614 945
3776 3775 3773
3778 1629 954
3780 1626 957
3782 3781 3779
3784 1641 966
3786 1638 969
3788 3787 3785
3790 1653 978
3792 1650 981
3794 3793 3791
3796 1665 990
3798 1662 993
3800 3799 3797
3802 1677 1002
3804 1674 1005
3806 3805 3803
3808 1689 1014
3810 1686 1017
3812 3811 3809
3814 1701 1026
3816 1698 1029
3818 3817 3815
3820 3782 3776
3822 3820 3788
3824 3822 3794
3826 3824 3800
3828 3826 3806
3830 3828 3812
3832 3830 3818
3834 3832 3770
3836 705 360
3838 704 360
3840 3837 360
3842 3841 2802
3844 3838 2805
3846 3845 3843
3848 707 360
3850 706 360
3852 3849 360
3854 3853 2814
3856 3850 2817
3858 3857 3855
3860 709 360
3862 708 360
3864 3861 360
3866 3865 2826
3868 3862 2829
3870 3869 3867
3872 711 360
3874 710 360
3876 3873 360
3878 3877 2838
3880 3874 2841
3882 3881 3879
3884 713 360
3886 712 360
3888 3885 360
3890 3889 2850
3892 3886 2853
3894 3893 3891
3896 715 360
3898 714 360
3900 3897 360
3902 3901 2862
3904 3898 2865
3906 3905 3903
3908 717 360
3910 716 360
3912 3909 360
3914 3913 2874
3916 3910 2877
3918 3917 3915
3920 719 360
3922 718 360
3924 3921 360
3926 3925 2886
3928 3922 2889
3930 3929 3927
3932 3858 3846
3934 3932 3870
3936 3934 3882
3938 3936 3894
3940 3938 3906
3942 3940 3918
3944 3942 3930
3946 3944 3834
3948 641 360
3950 640 360
3952 3949 360
3954 3950 1141
3956 3953 1138
3958 3957 3955
3960 643 360
3962 642 360
3964 3961 360
3966 3962 1153
3968 3965 1150
3970 3969 3967
3972 645 360
3974 644 360
3976 3973 360
3978 3974 1165
3980 3977 1162
3982 3981 3979
3984 647 360
3986 646 360
3988 3985 360
3990 3986 1177
3992 3989 1174
3994 3993 3991
3996 649 360
3998 648 360
4000 3997 360
4002 3998 1189
4004 4001 1186
4006 4005 4003
4008 651 360
4010 650 360
4012 4009 360
4014 4010 1201
4016 4013 1198
4018 4017 4015
4020 653 360
4022 652 360
4024 4021 360
4026 4022 1213
4028 4025 1210
4030 4029 4027
4032 655 360
4034 654 360
4036 4033 360
4038 4034 1225
4040 4037 1222
4042 4041 4039
4044 657 360
4046 656 360
4048 4045 360
4050 4046 1237
4052 4049 1234
4054 4053 4051
4056 659 360
4058 658 360
4060 4057 360
4062 4058 1249
4064 4061 1246
4066 4065 4063
4068 661 360
4070 660 360
4072 4069 360
4074 4070 1261
4076 4073 1258
4078 4077 4075
4080 663 360
4082 662 360
4084 4081 360
4086 4082 1273
4088 4085 1270
4090 4089 4087
4092 665 360
4094 664 360
4096 4093 360
4098 4094 1285
4100 4097 1282
4102 4101 4099
4104 667 360
4106 666 360
4108 4105 360
4110 4106 1297
4112 4109 1294
4114 4113 4111
4116 669 360
4118 668 360
4120 4117 360
4122 4118 1309
4124 4121 1306
4126 4125 4123
4128 671 360
4130 670 360
4132 4129 360
4134 4130 1321
4136 4133 1318
4138 4137 4135
4140 673 360
4142 672 360
4144 4141 360
4146 4142 1333
4148 4145 1330
4150 4149 4147
4152 675 360
4154 674 360
4156 4153 360
4158 4154 1345
4160 4157 1342
4162 4161 4159
4164 677 360
4166 676 360
4168 4165 360
4170 4166 1357
4172 4169 1354
4174 4173 4171
4176 679 360
4178 678 360
4180 4177 360
4182 4178 1369
4184 4181 1366
4186 4185 4183
4188 681 360
4190 680 360
4192 4189 360
4194 4190 1381
4196 4193 1378
4198 4197 4195
4200 683 360
4202 682 360
4204 4201 360
4206 4202 1393
4208 4205 1390
4210 4209 4207
4212 685 360
4214 684 360
4216 4213 360
4218 4214 1405
4220 4217 1402
4222 4221 4219
4224 687 360
4226 686 360
4228 4225 360
4230 4226 1417
4232 4229 1414
4234 4233 4231
4236 689 360
4238 688 360
4240 4237 360
4242 4238 1429
4244 4241 1426
4246 4245 4243
4248 691 360
4250 690 360
4252 4249 360
4254 4250 1441
4256 4253 1438
4258 4257 4255
4260 693 360
4262 692 360
4264 4261 360
4266 4262 1453
4268 4265 1450
4270 4269 4267
4272 695 360
4274 694 360
4276 4273 360
4278 4274 1465
4280 4277 1462
4282 4281 4279
4284 697 360
4286 696 360
4288 4285 360
4290 4286 1477
4292 4289 1474
4294 4293 4291
4296 699 360
4298 698 360
4300 4297 360
4302 4298 1489
4304 4301 1486
4306 4305 4303
4308 701 360
4310 700 360
4312 4309 360
4314 4310 1501
4316 4313 1498
4318 4317 4315
4320 703 360
4322 702 360
4324 4321 360
4326 4322 1513
4328 4325 1510
4330 4329 4327
4332 3970 3958
4334 4332 3982
4336 4334 3994
4338 4336 4006
4340 4338 4018
4342 4340 4030
4344 4342 4042
4346 4344 4054
4348 4346 4066
4350 4348 4078
4352 4350 4090
4354 4352 4102
4356 4354 4114
4358 4356 4126
4360 4358 4138
4362 4360 4150
4364 4362 4162
4366 4364 4174
4368 4366 4186
4370 4368 4198
4372 4370 4210
4374 4372 4222
4376 4374 4234
4378 4376 4246
4380 4378 4258
4382 4380 4270
4384 4382 4282
4386 4384 4294
4388 4386 4306
4390 4388 4318
4392 4390 4330
4394 4392 3946
4396 4394 2659
4398 4397 3196
4400 4398 1808
4402 3196 262
4404 4402 1808
4406 3196 263
4408 4406 1808
4410 3156 3134
4412 4410 3139
4414 4412 2930
4416 4394 2660
4418 4417 4414
4420 4418 1808
4422 4414 262
4424 4422 1808
4426 4414 263
4428 4426 1808
4430 3168 3134
4432 4430 3139
4434 1804 338
4436 4434 341
4438 4436 4432
4440 3180 3134
4442 4440 3139
4444 892 338
4446 4444 341
4448 4446 4442
4450 3144 3140
4452 3148 338
4454 4452 341
4456 4454 4450
4458 3158 3140
4460 904 340
4462 4460 4458
4464 4463 3120
4466 4465 4463
4468 4467 4457
4470 4469 4457
4472 4471 4449
4474 4473 4449
4476 4475 4439
4478 4477 4439
4480 4479 4429
4482 4481 4429
4484 4483 4425
4486 4484 4421
4488 4486 4409
4490 4489 4409
4492 4491 4405
4494 4492 4401
4496 4494 3191
4498 4497 3191
4500 4499 3189
4502 4500 3179
4504 4503 3179
4506 4505 3167
4508 4506 3155
4510 4509 3155
4512 4463 3126
4514 4513 4463
4516 4515 4457
4518 4517 4457
4520 4519 4449
4522 4521 4449
4524 4523 4439
4526 4525 4439
4528 4527 4429
4530 4528 4425
4532 4530 4421
4534 4533 4421
4536 4535 4409
4538 4537 4409
4540 4539 4405
4542 4541 4405
4544 4543 4401
4546 4545 4401
4548 4547 3191
4550 4548 3189
4552 4550 3179
4554 4553 3179
4556 4555 3167
4558 4557 3167
4560 4559 3155
4562 4463 3132
4564 4562 4457
4566 4564 4449
4568 4566 4439
4570 4568 4429
4572 4570 4425
4574 4572 4421
4576 4574 4409
4578 4577 4409
4580 4579 4405
4582 4581 4405
4584 4583 4401
4586 4584 3191
4588 4587 3191
4590 4589 3189
4592 4591 3189
4594 4593 3179
4596 4594 3167
4598 4596 3155
4600 4463 3138
4602 4600 4457
4604 4602 4449
4606 4604 4439
4608 4606 4429
4610 4609 4429
4612 4611 4425
4614 4613 4425
4616 4615 4421
4618 4617 4421
4620 4619 4409
4622 4620 4405
4624 4622 4401
4626 4625 4401
4628 4627 3191
4630 4628 3189
4632 4630 3179
4634 4632 3167
4636 4634 3155
4638 1970 114
4640 3950 1971
4642 4641 4639
4644 1970 116
4646 3962 1971
4648 4647 4645
4650 1970 118
4652 3974 1971
4654 4653 4651
4656 1970 120
4658 3986 1971
4660 4659 4657
4662 1970 122
4664 3998 1971
4666 4665 4663
4668 1970 124
4670 4010 1971
4672 4671 4669
4674 1970 126
4676 4022 1971
4678 4677 4675
4680 1970 128
4682 4034 1971
4684 4683 4681
4686 1970 130
4688 4046 1971
4690 4689 4687
4692 1970 132
4694 4058 1971
4696 4695 4693
4698 1970 134
4700 4070 1971
4702 4701 4699
4704 1970 136
4706 4082 1971
4708 4707 4705
4710 1970 138
4712 4094 1971
4714 4713 4711
4716 1970 140
4718 4106 1971
4720 4719 4717
4722 1970 142
4724 4118 1971
4726 4725 4723
4728 1970 144
4730 4130 1971
4732 4731 4729
4734 1970 146
4736 4142 1971
4738 4737 4735
4740 1970 148
4742 4154 1971
4744 4743 4741
4746 1970 150
4748 4166 1971
4750 4749 4747
4752 1970 152
4754 4178 1971
4756 4755 4753
4758 1970 154
4760 4190 1971
4762 4761 4759
4764 1970 156
4766 4202 1971
4768 4767 4765
4770 1970 158
4772 4214 1971
4774 4773 4771
4776 1970 160
4778 4226 1971
4780 4779 4777
4782 1970 162
4784 4238 1971
4786 4785 4783
4788 1970 164
4790 4250 1971
4792 4791 4789
4794 1970 166
4796 4262 1971
4798 4797 4795
4800 1970 168
4802 4274 1971
4804 4803 4801
4806 1970 170
4808 4286 1971
4810 4809 4807
4812 1970 172
4814 4298 1971
4816 4815 4813
4818 1970 174
4820 4310 1971
4822 4821 4819
4824 1970 176
4826 4322 1971
4828 4827 4825
4830 1038 264
4832 3838 1039
4834 4833 4831
4836 1038 266
4838 3850 1039
4840 4839 4837
4842 1038 268
4844 3862 1039
4846 4845 4843
4848 1038 270
4850 3874 1039
4852 4851 4849
4854 1038 272
4856 3886 1039
4858 4857 4855
4860 1038 274
4862 3898 1039
4864 4863 4861
4866 1038 276
4868 3910 1039
4870 4869 4867
4872 1038 278
4874 3922 1039
4876 4875 4873
4878 1038 210
4880 3502 1039
4882 4881 4879
4884 1038 212
4886 3520 1039
4888 4887 4885
4890 1038 214
4892 3538 1039
4894 4893 4891
4896 1038 216
4898 3556 1039
4900 4899 4897
4902 1038 218
4904 3574 1039
4906 4905 4903
4908 1038 220
4910 3592 1039
4912 4911 4909
4914 1038 222
4916 3610 1039
4918 4917 4915
4920 1038 224
4922 3628 1039
4924 4923 4921
4926 2470 24
4928 2471 24
4930 4929 4927
4932 3185 865
4934 862 859
4936 863 856
4938 4937 4935
4940 4939 3185
4942 862 856
4944 4942 853
4946 4943 850
4948 4947 4945
4950 4949 3185
4952 4942 850
4954 4952 847
4956 4953 844
4958 4957 4955
4960 4959 3185
4962 2260 6
4964 4962 9
4966 4964 11
4968 4966 13
4970 4968 15
4972 4970 17
4974 4972 922
4976 4974 18
4978 4975 2664
4980 4979 4977
4982 4974 20
4984 4975 2668
4986 4985 4983
4988 4974 22
4990 4975 2672
4992 4991 4989
4994 4974 24
4996 4975 2678
4998 4997 4995
5000 4974 26
5002 4975 2682
5004 5003 5001
5006 4974 28
5008 4975 2686
5010 5009 5007
5012 4974 30
5014 4975 2692
5016 5015 5013
5018 4974 32
5020 4975 2698
5022 5021 5019
5024 1038 98
5026 3262 1039
5028 5027 5025
5030 1038 100
5032 3274 1039
5034 5033 5031
5036 1038 102
5038 3286 1039
5040 5039 5037
5042 1038 104
5044 3298 1039
5046 5045 5043
5048 1038 106
5050 3310 1039
5052 5051 5049
5054 1038 108
5056 3322 1039
5058 5057 5055
5060 1038 110
5062 3334 1039
5064 5063 5061
5066 1038 112
5068 3346 1039
5070 5069 5067
5072 1520 6
5074 5072 9
5076 5074 11
5078 5076 13
5080 5078 15
5082 5080 17
5084 5082 922
5086 5084 18
5088 5085 3508
5090 5089 5087
5092 5084 20
5094 5085 3526
5096 5095 5093
5098 5084 22
5100 5085 3544
5102 5101 5099
5104 5084 24
5106 5085 3562
5108 5107 5105
5110 5084 26
5112 5085 3580
5114 5113 5111
5116 5084 28
5118 5085 3598
5120 5119 5117
5122 5084 30
5124 5085 3616
5126 5125 5123
5128 5084 32
5130 5085 3634
5132 5131 5129
5134 5084 3508
5136 5085 3662
5138 5137 5135
5140 5084 3526
5142 5085 3674
5144 5143 5141
5146 5084 3544
5148 5085 3686
5150 5149 5147
5152 5084 3562
5154 5085 3698
5156 5155 5153
5158 5084 3580
5160 5085 3710
5162 5161 5159
5164 5084 3598
5166 5085 3722
5168 5167 5165
5170 5084 3616
5172 5085 3734
5174 5173 5171
5176 5084 3634
5178 5085 3746
5180 5179 5177
5182 2274 18
5184 2278 2275
5186 5185 5183
5188 2274 20
5190 2296 2275
5192 5191 5189
5194 2274 22
5196 2314 2275
5198 5197 5195
5200 2274 24
5202 2332 2275
5204 5203 5201
5206 2274 26
5208 2350 2275
5210 5209 5207
5212 2274 28
5214 2368 2275
5216 5215 5213
5218 2274 30
5220 2386 2275
5222 5221 5219
5224 2274 32
5226 2404 2275
5228 5227 5225
5230 2490 18
5232 2494 2491
5234 5233 5231
5236 2490 20
5238 2512 2491
5240 5239 5237
5242 2490 22
5244 2530 2491
5246 5245 5243
5248 2490 24
5250 2548 2491
5252 5251 5249
5254 2490 26
5256 2566 2491
5258 5257 5255
5260 2490 28
5262 2584 2491
5264 5263 5261
5266 2490 30
5268 2602 2491
5270 5269 5267
5272 2490 32
5274 2620 2491
5276 5275 5273
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 fair_cnt<3>_out
l193 state_regCommand_abs<0>_out
l194 state_regCommand_abs<1>_out
l195 state_regCommand_abs<2>_out
l196 state_regCommand_abs<3>_out
l197 state_regCommand_abs<4>_out
l198 state_regCommand_abs<5>_out
l199 state_regCommand_abs<6>_out
l200 state_regCommand_abs<7>_out
l201 state_os_lba1_abs<0>_out
l202 state_os_lba1_abs<1>_out
l203 state_os_lba1_abs<2>_out
l204 state_os_lba1_abs<3>_out
l205 state_os_lba1_abs<4>_out
l206 state_os_lba1_abs<5>_out
l207 state_os_lba1_abs<6>_out
l208 state_os_lba1_abs<7>_out
l209 state_regLBAHigh0_abs<0>_out
l210 state_regLBAHigh0_abs<1>_out
l211 state_regLBAHigh0_abs<2>_out
l212 state_regLBAHigh0_abs<3>_out
l213 state_regLBAHigh0_abs<4>_out
l214 state_regLBAHigh0_abs<5>_out
l215 state_regLBAHigh0_abs<6>_out
l216 state_regLBAHigh0_abs<7>_out
l217 state_regLBAHigh1_abs<0>_out
l218 state_regLBAHigh1_abs<1>_out
l219 state_regLBAHigh1_abs<2>_out
l220 state_regLBAHigh1_abs<3>_out
l221 state_regLBAHigh1_abs<4>_out
l222 state_regLBAHigh1_abs<5>_out
l223 state_regLBAHigh1_abs<6>_out
l224 state_regLBAHigh1_abs<7>_out
l225 state_regLBALow0_abs<0>_out
l226 state_regLBALow0_abs<1>_out
l227 state_regLBALow0_abs<2>_out
l228 state_regLBALow0_abs<3>_out
l229 state_regLBALow0_abs<4>_out
l230 state_regLBALow0_abs<5>_out
l231 state_regLBALow0_abs<6>_out
l232 state_regLBALow0_abs<7>_out
l233 state_regLBAMid0_abs<0>_out
l234 state_regLBAMid0_abs<1>_out
l235 state_regLBAMid0_abs<2>_out
l236 state_regLBAMid0_abs<3>_out
l237 state_regLBAMid0_abs<4>_out
l238 state_regLBAMid0_abs<5>_out
l239 state_regLBAMid0_abs<6>_out
l240 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:18 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b8.v   ---gives--> driver_b8.mv
> abc -c "read_blif_mv driver_b8.mv; write_aiger -s driver_b8n.aig"   ---gives--> driver_b8n.aig
> aigtoaig driver_b8n.aig driver_b8n.aag   ---gives--> driver_b8n.aag (this file)
Content of driver_b8.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 8) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/3 [2015-pre-classification], 2/11 [SYNTCOMP2016-RealSeq], 3/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 0.0 [2015-pre-classification], 3.292 [SYNTCOMP2016-RealSeq], 0.753994 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : realizable
#.
