Running: D:\FPGA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/FPGA/Final_Question/testbench_isim_beh.exe -prj D:/FPGA/Final_Question/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/FPGA/Final_Question/chess_1.vhd" into library work
Parsing VHDL file "D:/FPGA/Final_Question/testbench_1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity Final_Question [final_question_default]
Compiling architecture simulation of entity testbench
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable D:/FPGA/Final_Question/testbench_isim_beh.exe
Fuse Memory Usage: 37768 KB
Fuse CPU Usage: 827 ms
