#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d1727a7690 .scope module, "Practice" "Practice" 2 2;
 .timescale -9 -9;
v000001d1727a2930_0 .var "A", 3 0;
v000001d1727a29d0_0 .var "B", 3 0;
v000001d1727a2a70_0 .var "C", 3 0;
v000001d1727a2b10_0 .net "X", 3 0, v000001d1727a2890_0;  1 drivers
S_000001d1727a7820 .scope module, "uut" "Gate1" 2 7, 3 1 0, S_000001d1727a7690;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /OUTPUT 4 "X";
v000001d1727a79b0_0 .net "A", 3 0, v000001d1727a2930_0;  1 drivers
v000001d172772b20_0 .net "B", 3 0, v000001d1727a29d0_0;  1 drivers
v000001d1727a7a50_0 .net "C", 3 0, v000001d1727a2a70_0;  1 drivers
v000001d1727a2890_0 .var "X", 3 0;
E_000001d1727a81d0 .event anyedge, v000001d1727a79b0_0, v000001d172772b20_0, v000001d1727a7a50_0;
    .scope S_000001d1727a7820;
T_0 ;
    %wait E_000001d1727a81d0;
    %load/vec4 v000001d172772b20_0;
    %load/vec4 v000001d1727a79b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.2, 5;
    %load/vec4 v000001d1727a7a50_0;
    %load/vec4 v000001d1727a79b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001d1727a79b0_0;
    %cassign/vec4 v000001d1727a2890_0;
    %cassign/link v000001d1727a2890_0, v000001d1727a79b0_0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d1727a79b0_0;
    %load/vec4 v000001d172772b20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.5, 5;
    %load/vec4 v000001d1727a7a50_0;
    %load/vec4 v000001d172772b20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %load/vec4 v000001d172772b20_0;
    %cassign/vec4 v000001d1727a2890_0;
    %cassign/link v000001d1727a2890_0, v000001d172772b20_0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001d1727a7a50_0;
    %cassign/vec4 v000001d1727a2890_0;
    %cassign/link v000001d1727a2890_0, v000001d1727a7a50_0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d1727a7690;
T_1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d1727a2930_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001d1727a29d0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001d1727a2a70_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a2930_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a29d0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a2a70_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a2930_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a29d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a2a70_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a2930_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a29d0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a2a70_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a2930_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a29d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a2a70_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a2930_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a29d0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a2a70_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a2930_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a29d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d1727a2a70_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a2930_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a29d0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d1727a2a70_0, 0, 4;
    %delay 100, 0;
    %end;
    .thread T_1;
    .scope S_000001d1727a7690;
T_2 ;
    %vpi_call 2 30 "$display", "Starting Testbench" {0 0 0};
    %delay 800, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d1727a7690;
T_3 ;
    %vpi_call 2 36 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.sv";
    ".\gate.sv";
