

================================================================
== Vivado HLS Report for 'do_convolution'
================================================================
* Date:           Wed Dec 18 14:00:56 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        final_conv2d
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_y_for_x  |  127|  127|         8|          5|          1|    25|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_0_0_1 = alloca i32"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_0_1_1 = alloca i32"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_0_2_1 = alloca i32"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_1_0_1 = alloca i32"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_1_2_1 = alloca i32"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%window_2_0_1 = alloca i32"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_2_1_1 = alloca i32"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_2_2_1 = alloca i32"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %data_out) nounwind, !map !32"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %data_in) nounwind, !map !38"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !42"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @do_convolution_str) nounwind"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [final_conv2d/conv_v1/conv_v1.cpp:32]

 <State 2> : 8.56ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y_assign_1 = phi i3 [ 0, %0 ], [ %tmp_mid2, %.reset ]" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%x_assign_1 = phi i3 [ 0, %0 ], [ %x, %.reset ]"
ST_2 : Operation 36 [1/1] (1.65ns)   --->   "%y_assign = add i3 %y_assign_1, -1" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%tmp_i = icmp ne i3 %y_assign_1, 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.65ns)   --->   "%y = add i3 %y_assign_1, 1" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%tmp_i4 = icmp ult i3 %y, -3" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%exitcond_flatten = icmp eq i5 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%indvar_flatten_next = add i5 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 44 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %x_assign_1, -3" [final_conv2d/conv_v1/conv_v1.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.98ns)   --->   "%x_assign_1_mid2 = select i1 %exitcond, i3 0, i3 %x_assign_1" [final_conv2d/conv_v1/conv_v1.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.98ns)   --->   "%tmp_mid2 = select i1 %exitcond, i3 %y, i3 %y_assign_1" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.98ns)   --->   "%tmp_4_mid2_v = select i1 %exitcond, i3 %y_assign_1, i3 %y_assign" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4_mid2_cast = sext i3 %tmp_4_mid2_v to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_4_mid2_v, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i5 %tmp_4 to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%tmp_5 = add i6 %p_shl1_cast, %tmp_4_mid2_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.13ns)   --->   "%tmp_i_mid1 = icmp ne i3 %y, 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%tmp_i_mid2 = select i1 %exitcond, i1 %tmp_i_mid1, i1 %tmp_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.65ns)   --->   "%y_assign_2_mid1 = add i3 %y_assign_1, 2" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.98ns)   --->   "%tmp_2_2_mid2 = select i1 %exitcond, i3 %y_assign_2_mid1, i3 %y" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.13ns)   --->   "%tmp_i4_mid1 = icmp ult i3 %y_assign_2_mid1, -3" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%tmp_i4_mid2 = select i1 %exitcond, i1 %tmp_i4_mid1, i1 %tmp_i4" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.65ns)   --->   "%x_assign = add i3 %x_assign_1_mid2, -1" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i3 %x_assign to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 60 [1/1] (1.82ns)   --->   "%tmp_9 = add i6 %tmp_6_cast, %tmp_5" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i6 %tmp_9 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_9_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%window_0_0 = load i32* %data_in_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6_0_1_cast = zext i3 %x_assign_1_mid2 to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%tmp_10 = add i6 %tmp_6_0_1_cast, %tmp_5" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i6 %tmp_10 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_in_addr_1 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_13_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%window_0_1 = load i32* %data_in_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

 <State 3> : 5.93ns
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%window_0_0_1_load = load i32* %window_0_0_1"
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%window_0_1_1_load = load i32* %window_0_1_1"
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i3 %tmp_mid2 to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_mid2, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %tmp to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_3 : Operation 76 [1/1] (1.78ns)   --->   "%tmp_3 = add i6 %p_shl2_cast, %tmp_mid2_cast" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.13ns)   --->   "%tmp_9_i = icmp ne i3 %x_assign_1_mid2, 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%or_cond1_i = and i1 %tmp_i_mid2, %tmp_9_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.82ns)   --->   "%tmp_s = add i6 %tmp_6_cast, %tmp_3" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i6 %tmp_s to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%data_in_addr_3 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_10_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 82 [1/2] (2.32ns)   --->   "%window_0_0 = load i32* %data_in_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 83 [1/1] (0.69ns)   --->   "%window_0_0_1_3 = select i1 %or_cond1_i, i32 %window_0_0, i32 %window_0_0_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (2.32ns)   --->   "%window_0_1 = load i32* %data_in_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 85 [1/1] (0.69ns)   --->   "%window_0_1_1_4 = select i1 %tmp_i_mid2, i32 %window_0_1, i32 %window_0_1_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.65ns)   --->   "%x = add i3 %x_assign_1_mid2, 1" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6_0_2_cast = zext i3 %x to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%tmp_12 = add i6 %tmp_6_0_2_cast, %tmp_5" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i6 %tmp_12 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%data_in_addr_2 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_15_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%window_0_2 = load i32* %data_in_addr_2, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 92 [2/2] (2.32ns)   --->   "%window_1_0 = load i32* %data_in_addr_3, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 93 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 95 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 96 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %window_0_1_1_4, i32* %window_0_1_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "store i32 %window_0_0_1_3, i32* %window_0_0_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 4> : 8.51ns
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%window_0_2_1_load = load i32* %window_0_2_1"
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%window_1_0_1_load = load i32* %window_1_0_1"
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2_2_mid2_cast = zext i3 %tmp_2_2_mid2 to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_2_2_mid2, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_1 to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 104 [1/1] (1.78ns)   --->   "%tmp_8 = add i6 %p_shl_cast, %tmp_2_2_mid2_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.82ns)   --->   "%tmp_6 = add i6 %tmp_6_cast, %tmp_8" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.82ns)   --->   "%tmp_7 = add i6 %tmp_6_0_1_cast, %tmp_3" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i6 %tmp_7 to i64" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%data_in_addr_4 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_12_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 109 [1/1] (1.82ns)   --->   "%tmp_11 = add i6 %tmp_6_0_1_cast, %tmp_8" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.13ns)   --->   "%tmp_1_i4 = icmp ult i3 %x, -3" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%p_i = and i1 %tmp_i_mid2, %tmp_1_i4" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.82ns)   --->   "%tmp_13 = add i6 %tmp_6_0_2_cast, %tmp_3" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i6 %tmp_13 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%data_in_addr_5 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_16_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 115 [1/1] (1.82ns)   --->   "%tmp_14 = add i6 %tmp_6_0_2_cast, %tmp_8" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%window_0_2 = load i32* %data_in_addr_2, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 117 [1/1] (0.69ns)   --->   "%window_0_2_1_5 = select i1 %p_i, i32 %window_0_2, i32 %window_0_2_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/2] (2.32ns)   --->   "%window_1_0 = load i32* %data_in_addr_3, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 119 [1/1] (0.69ns)   --->   "%window_1_0_1_6 = select i1 %tmp_9_i, i32 %window_1_0, i32 %window_1_0_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [2/2] (2.32ns)   --->   "%window_1_1 = load i32* %data_in_addr_4, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 121 [2/2] (2.32ns)   --->   "%window_1_2 = load i32* %data_in_addr_5, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 122 [1/1] (8.51ns)   --->   "%tmp_7_i = mul nsw i32 %window_0_0_1_3, %kernel_load" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (8.51ns)   --->   "%tmp_7_0_1_i = mul nsw i32 %window_0_1_1_4, %kernel_load_1" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 125 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 126 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 127 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i32 %window_1_0_1_6, i32* %window_1_0_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "store i32 %window_0_2_1_5, i32* %window_0_2_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 5> : 8.51ns
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%window_1_2_1_load = load i32* %window_1_2_1"
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i6 %tmp_6 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%data_in_addr_6 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_11_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i6 %tmp_11 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%data_in_addr_7 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_14_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 135 [1/2] (2.32ns)   --->   "%window_1_1 = load i32* %data_in_addr_4, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 136 [1/2] (2.32ns)   --->   "%window_1_2 = load i32* %data_in_addr_5, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 137 [1/1] (0.69ns)   --->   "%window_1_2_1_7 = select i1 %tmp_1_i4, i32 %window_1_2, i32 %window_1_2_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [2/2] (2.32ns)   --->   "%window_2_0 = load i32* %data_in_addr_6, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 139 [2/2] (2.32ns)   --->   "%window_2_1 = load i32* %data_in_addr_7, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node result_3_0_1_i)   --->   "%result_2_i = select i1 %or_cond1_i, i32 %tmp_7_i, i32 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_0_1_i = add nsw i32 %tmp_7_0_1_i, %result_2_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.69ns)   --->   "%result_2_0_1_i = select i1 %tmp_i_mid2, i32 %result_3_0_1_i, i32 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (8.51ns)   --->   "%tmp_7_0_2_i = mul nsw i32 %window_0_2_1_5, %kernel_load_2" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (8.51ns)   --->   "%tmp_7_1_i = mul nsw i32 %window_1_0_1_6, %kernel_load_3" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 146 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 147 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 148 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "store i32 %window_1_2_1_7, i32* %window_1_2_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 6> : 8.51ns
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%window_2_0_1_load = load i32* %window_2_0_1"
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%window_2_1_1_load = load i32* %window_2_1_1"
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i6 %tmp_14 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%data_in_addr_8 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_17_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 154 [1/1] (0.97ns)   --->   "%or_cond1_i1 = and i1 %tmp_i4_mid2, %tmp_9_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/2] (2.32ns)   --->   "%window_2_0 = load i32* %data_in_addr_6, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 156 [1/1] (0.69ns)   --->   "%window_2_0_1_8 = select i1 %or_cond1_i1, i32 %window_2_0, i32 %window_2_0_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/2] (2.32ns)   --->   "%window_2_1 = load i32* %data_in_addr_7, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 158 [1/1] (0.69ns)   --->   "%window_2_1_1_9 = select i1 %tmp_i4_mid2, i32 %window_2_1, i32 %window_2_1_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [2/2] (2.32ns)   --->   "%window_2_2 = load i32* %data_in_addr_8, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 160 [1/1] (2.55ns)   --->   "%result_3_0_2_i = add nsw i32 %tmp_7_0_2_i, %result_2_0_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.69ns)   --->   "%result_2_0_2_i = select i1 %p_i, i32 %result_3_0_2_i, i32 %result_2_0_1_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (8.51ns)   --->   "%tmp_7_1_1_i = mul nsw i32 %window_1_1, %kernel_load_4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (8.51ns)   --->   "%tmp_7_1_2_i = mul nsw i32 %window_1_2_1_7, %kernel_load_5" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 165 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 166 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "store i32 %window_2_1_1_9, i32* %window_2_1_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "store i32 %window_2_0_1_8, i32* %window_2_0_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 7> : 8.51ns
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%window_2_2_1_load = load i32* %window_2_2_1"
ST_7 : Operation 170 [1/1] (0.97ns)   --->   "%p_i1 = and i1 %tmp_i4_mid2, %tmp_1_i4" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/2] (2.32ns)   --->   "%window_2_2 = load i32* %data_in_addr_8, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 172 [1/1] (0.69ns)   --->   "%window_2_2_1_10 = select i1 %p_i1, i32 %window_2_2, i32 %window_2_2_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (2.55ns)   --->   "%result_3_1_i = add nsw i32 %tmp_7_1_i, %result_2_0_2_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node result_3_1_1_i)   --->   "%result_2_1_i = select i1 %tmp_9_i, i32 %result_3_1_i, i32 %result_2_0_2_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_1_1_i = add nsw i32 %tmp_7_1_1_i, %result_2_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (2.55ns)   --->   "%result_3_1_2_i = add nsw i32 %tmp_7_1_2_i, %result_3_1_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.69ns)   --->   "%result_2_1_2_i = select i1 %tmp_1_i4, i32 %result_3_1_2_i, i32 %result_3_1_1_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (8.51ns)   --->   "%tmp_7_2_i = mul nsw i32 %window_2_0_1_8, %kernel_load_6" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (8.51ns)   --->   "%tmp_7_2_1_i = mul nsw i32 %window_2_1_1_9, %kernel_load_7" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "store i32 %window_2_2_1_10, i32* %window_2_2_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 8> : 8.51ns
ST_8 : Operation 182 [1/1] (2.55ns)   --->   "%result_3_2_i = add nsw i32 %tmp_7_2_i, %result_2_1_2_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node result_3_2_1_i)   --->   "%result_2_2_i = select i1 %or_cond1_i1, i32 %result_3_2_i, i32 %result_2_1_2_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_2_1_i = add nsw i32 %tmp_7_2_1_i, %result_2_2_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.69ns)   --->   "%result_2_2_1_i = select i1 %tmp_i4_mid2, i32 %result_3_2_1_i, i32 %result_2_1_2_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (8.51ns)   --->   "%tmp_7_2_2_i = mul nsw i32 %window_2_2_1_10, %kernel_load_8" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 5.57ns
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:36]
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:36]
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:37]
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [25 x i32]* %data_out, i64 0, i64 %tmp_12_cast" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_9 : Operation 192 [1/1] (2.55ns)   --->   "%result_3_2_2_i = add nsw i32 %tmp_7_2_2_i, %result_2_2_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.69ns)   --->   "%val_out = select i1 %p_i1, i32 %result_3_2_2_i, i32 %result_2_2_1_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (2.32ns)   --->   "store i32 %val_out, i32* %data_out_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_2) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:48]
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "br label %1"

 <State 10> : 0.00ns
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "ret void" [final_conv2d/conv_v1/conv_v1.cpp:50]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [27]  (1.77 ns)

 <State 2>: 8.56ns
The critical path consists of the following:
	'phi' operation ('y', final_conv2d/conv_v1/conv_v1.cpp:47) with incoming values : ('tmp_mid2', final_conv2d/conv_v1/conv_v1.cpp:47) [28]  (0 ns)
	'add' operation ('y', final_conv2d/conv_v1/conv_v1.cpp:42) [30]  (1.65 ns)
	'select' operation ('tmp_4_mid2_v', final_conv2d/conv_v1/conv_v1.cpp:43) [55]  (0.98 ns)
	'add' operation ('tmp_5', final_conv2d/conv_v1/conv_v1.cpp:43) [59]  (1.78 ns)
	'add' operation ('tmp_9', final_conv2d/conv_v1/conv_v1.cpp:43) [77]  (1.83 ns)
	'getelementptr' operation ('data_in_addr', final_conv2d/conv_v1/conv_v1.cpp:43) [79]  (0 ns)
	'load' operation ('window[0][0]', final_conv2d/conv_v1/conv_v1.cpp:43) on array 'data_in' [86]  (2.32 ns)

 <State 3>: 5.93ns
The critical path consists of the following:
	'add' operation ('tmp_3', final_conv2d/conv_v1/conv_v1.cpp:47) [54]  (1.78 ns)
	'add' operation ('tmp_s', final_conv2d/conv_v1/conv_v1.cpp:43) [80]  (1.83 ns)
	'getelementptr' operation ('data_in_addr_3', final_conv2d/conv_v1/conv_v1.cpp:43) [82]  (0 ns)
	'load' operation ('window[1][0]', final_conv2d/conv_v1/conv_v1.cpp:43) on array 'data_in' [116]  (2.32 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_7_i', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [130]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_2_i', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [137]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_7_1_1_i', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [145]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2_i', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [152]  (8.51 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2_2_i', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [160]  (8.51 ns)

 <State 9>: 5.57ns
The critical path consists of the following:
	'add' operation ('result_3_2_2_i', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [161]  (2.55 ns)
	'select' operation ('val_out', final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42) [162]  (0.698 ns)
	'store' operation (final_conv2d/conv_v1/conv_v1.cpp:47) of variable 'val_out', final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42 on array 'data_out' [163]  (2.32 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
