$date
	Fri Sep 08 16:07:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module day3_tb $end
$var wire 1 ! rising_out $end
$var wire 1 " out $end
$var wire 1 # falling_out $end
$var reg 1 $ clk $end
$var reg 1 % in $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 # falling_out $end
$var wire 1 % in $end
$var wire 1 ! rising_out $end
$var wire 1 & rst $end
$var reg 1 " out $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
1&
1%
0$
0#
x"
x!
$end
#5
1!
0"
0&
1$
#10
0$
#15
1#
0!
0%
1"
b0 '
1$
#20
0$
#25
1!
0#
0"
1%
b1 '
1$
#30
0$
#35
0!
1"
b10 '
1$
#40
0$
#45
b11 '
1$
#50
0$
#55
b100 '
1$
#60
0$
#65
b101 '
1$
#70
0$
#75
b110 '
1$
#80
0$
#85
1#
0%
b111 '
1$
#90
0$
#95
1!
0#
1%
0"
b1000 '
1$
#100
0$
#105
0!
1"
b1001 '
1$
#110
0$
#115
1#
0%
b1010 '
1$
#120
0$
#125
1!
0#
0"
1%
b1011 '
1$
#130
0$
#135
0!
1"
b1100 '
1$
#140
0$
#145
1#
0%
b1101 '
1$
#150
0$
#155
1!
0#
1%
0"
b1110 '
1$
#160
0$
#165
1#
0!
1"
0%
b1111 '
1$
#170
0$
#175
1!
0#
1%
0"
b10000 '
1$
#180
0$
#185
1#
0!
1"
0%
b10001 '
1$
#190
0$
#195
1!
0#
1%
0"
b10010 '
1$
#200
0$
#205
0!
1"
b10011 '
1$
#210
0$
#215
1#
0%
b10100 '
1$
#220
0$
#225
1!
0#
0"
1%
b10101 '
1$
#230
0$
#235
1#
0!
0%
1"
b10110 '
1$
#240
0$
#245
0#
0"
b10111 '
1$
#250
0$
#255
b11000 '
1$
#260
0$
#265
1!
1%
b11001 '
1$
#270
0$
#275
1#
0!
0%
1"
b11010 '
1$
#280
0$
#285
1!
0#
0"
1%
b11011 '
1$
#290
0$
#295
0!
1"
b11100 '
1$
#300
0$
#305
b11101 '
1$
#310
0$
#315
b11110 '
1$
#320
0$
#325
1#
0%
b11111 '
1$
#330
0$
#335
0#
0"
b100000 '
1$
