# fp-multiplier

A pipelined IEEE-754 single-precision floating-point multiplier implemented in SystemVerilog.  
Includes normalization, rounding, exception handling, full testbench, and SystemVerilog Assertions (SVA) for formal verification.

---

## ğŸš€ Overview

This project implements a custom hardware multiplier for IEEE-754 single-precision floating-point numbers.  
The design is pipelined for performance and thoroughly verified through testbenches and assertions.

Developed as part of the **Low-Level Digital HW Systems II** course at **Aristotle University of Thessaloniki**.

---

## ğŸ§  Key Features

- âœ… 32-bit IEEE-754 compliant floating-point multiplication  
- âš™ï¸ Pipelined architecture  
- ğŸ§® Normalization and rounding modules  
- ğŸ›¡ï¸ Exception handling for special cases (NaN, Inf, Zero, Denormalized)  
- ğŸ“ˆ Full functional verification via:
  - Randomized testbench
  - Corner-case testbench (144 combinations)
  - SystemVerilog Assertions (SVA)

---

## ğŸ› ï¸ Technologies Used

- **SystemVerilog**
- **Questa â€“ Intel FPGA Edition**
- Manual RTL simulation and waveform analysis
- IEEE 754 standard (single precision)

---

## ğŸ“‚ Project Structure
```
â”œâ”€â”€ multiplier/ # Main multiplier modules
â”‚ â”œâ”€â”€ fp_mult_top.sv
â”‚ â”œâ”€â”€ fp_mult.sv
â”‚ â”œâ”€â”€ normalize_mult.sv
â”‚ â”œâ”€â”€ round_mult.sv
| â”œâ”€â”€ round_pkg.sv
â”‚ â””â”€â”€ exception_mult.sv
â”‚
â”œâ”€â”€ testbenches/ # Functional testbenches
â”‚ â”œâ”€â”€ testbench.sv
â”‚ â””â”€â”€ testbench2.sv
â”‚
â”œâ”€â”€ assertions/ # SystemVerilog Assertions
â”‚ â”œâ”€â”€ test_status_bits.sv
â”‚ â””â”€â”€ test_status_z_combinations.sv
â”‚
â”œâ”€â”€ mult_pkg.sv # Reference multiplication function
â””â”€â”€ Report.pdf # Full design and verification report
```

---

## ğŸ“Š Results

- All modules passed randomized and corner-case tests.
- Assertions confirmed correctness of status flags and outputs.
- Full waveform validation using Questa simulation tool.

---

## âœï¸ Author

**Panos Koutris**  
[pkoutris@ece.auth.gr](mailto:pkoutris@ece.auth.gr)  
Student at AUTh â€“ School of Electrical & Computer Engineering

---

## ğŸ“ License

This project is intended for educational and portfolio use. Contact me before using it commercially or in published work.

