// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1S25F672C6 Package FBGA672
// 

// 
// This SDF file should be used for ModelSim (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "calc_top")
  (DATE "05/25/2010 13:24:46")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.1 Build 222 10/21/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\ps2_data\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1330:1330:1330) (1330:1330:1330))
        (PORT oe (3149:3149:3149) (3149:3149:3149))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge oe) padio (577:577:577) (577:577:577))
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\ps2_clk\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2945:2945:2945) (2945:2945:2945))
        (PORT oe (1652:1652:1652) (1652:1652:1652))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
        (IOPATH (posedge oe) padio (703:703:703) (703:703:703))
        (IOPATH padio combout (1295:1295:1295) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\sys_clk\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (760:760:760) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (636:636:636))
        (PORT datac (613:613:613) (613:613:613))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (422:422:422))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1145:1145:1145))
        (PORT datac (1124:1124:1124) (1124:1124:1124))
        (PORT datad (1166:1166:1166) (1166:1166:1166))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (1029:1029:1029) (1029:1029:1029))
        (PORT datac (1130:1130:1130) (1130:1130:1130))
        (PORT datad (350:350:350) (350:350:350))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1103:1103:1103))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (1065:1065:1065) (1065:1065:1065))
        (PORT datad (1067:1067:1067) (1067:1067:1067))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (1092:1092:1092) (1092:1092:1092))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1148:1148:1148))
        (PORT datac (1124:1124:1124) (1124:1124:1124))
        (PORT datad (1164:1164:1164) (1164:1164:1164))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1104:1104:1104))
        (PORT datab (1057:1057:1057) (1057:1057:1057))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (1117:1117:1117) (1117:1117:1117))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (1031:1031:1031) (1031:1031:1031))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (735:735:735))
        (PORT datab (584:584:584) (584:584:584))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (511:511:511) (511:511:511))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (346:346:346) (346:346:346))
        (PORT datac (730:730:730) (730:730:730))
        (PORT datad (504:504:504) (504:504:504))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (PORT datab (388:388:388) (388:388:388))
        (PORT datac (740:740:740) (740:740:740))
        (PORT datad (502:502:502) (502:502:502))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2440:2440:2440) (2440:2440:2440))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (501:501:501) (501:501:501))
        (PORT datac (730:730:730) (730:730:730))
        (PORT datad (503:503:503) (503:503:503))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\sys_res_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (5101:5101:5101) (5101:5101:5101))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (5191:5191:5191) (5191:5191:5191))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2440:2440:2440) (2440:2440:2440))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (927:927:927) (927:927:927))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (529:529:529) (529:529:529))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2440:2440:2440) (2440:2440:2440))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (385:385:385))
        (PORT datab (580:580:580) (580:580:580))
        (PORT datac (486:486:486) (486:486:486))
        (PORT datad (850:850:850) (850:850:850))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (744:744:744))
        (PORT datab (579:579:579) (579:579:579))
        (PORT datac (485:485:485) (485:485:485))
        (PORT datad (504:504:504) (504:504:504))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (740:740:740))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (387:387:387) (387:387:387))
        (PORT datad (499:499:499) (499:499:499))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2440:2440:2440) (2440:2440:2440))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (736:736:736))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (501:501:501) (501:501:501))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2440:2440:2440) (2440:2440:2440))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (735:735:735) (735:735:735))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (738:738:738) (738:738:738))
        (PORT datad (506:506:506) (506:506:506))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2440:2440:2440) (2440:2440:2440))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|o\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (644:644:644))
        (PORT datad (928:928:928) (928:928:928))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (PORT datab (443:443:443) (443:443:443))
        (PORT datad (865:865:865) (865:865:865))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector5\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (451:451:451))
        (PORT datad (866:866:866) (866:866:866))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6056:6056:6056) (6056:6056:6056))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (734:734:734))
        (PORT datac (443:443:443) (443:443:443))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (533:533:533) (533:533:533))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_last\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (704:704:704))
        (PORT datac (704:704:704) (704:704:704))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_last\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (794:794:794) (794:794:794))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_DATA\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (597:597:597) (597:597:597))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_DATA\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector77\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (671:671:671))
        (PORT datad (1307:1307:1307) (1307:1307:1307))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector69\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (612:612:612))
        (PORT datad (1302:1302:1302) (1302:1302:1302))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector73\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1130:1130:1130) (1130:1130:1130))
        (PORT datad (1016:1016:1016) (1016:1016:1016))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector74\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (1300:1300:1300) (1300:1300:1300))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector75\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (598:598:598) (598:598:598))
        (PORT datad (1307:1307:1307) (1307:1307:1307))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector76\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (852:852:852) (852:852:852))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (942:942:942) (942:942:942))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (550:550:550) (550:550:550))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (640:640:640) (640:640:640))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datac (544:544:544) (544:544:544))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (634:634:634) (634:634:634))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datac (542:542:542) (542:542:542))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (632:632:632) (632:632:632))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datac (1076:1076:1076) (1076:1076:1076))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector70\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (603:603:603))
        (PORT datad (1300:1300:1300) (1300:1300:1300))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector71\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1122:1122:1122) (1122:1122:1122))
        (PORT datad (1026:1026:1026) (1026:1026:1026))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector72\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1086:1086:1086) (1086:1086:1086))
        (PORT datad (1024:1024:1024) (1024:1024:1024))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (1079:1079:1079) (1079:1079:1079))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (1169:1169:1169) (1169:1169:1169))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (1074:1074:1074) (1074:1074:1074))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (1164:1164:1164) (1164:1164:1164))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datac (858:858:858) (858:858:858))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (948:948:948) (948:948:948))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (550:550:550) (550:550:550))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1477:1477:1477) (1477:1477:1477))
        (PORT datac (640:640:640) (640:640:640))
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (612:612:612))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (1300:1300:1300) (1300:1300:1300))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (670:670:670))
        (PORT datab (598:598:598) (598:598:598))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (669:669:669) (669:669:669))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector5\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (610:610:610) (610:610:610))
        (PORT datac (557:557:557) (557:557:557))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_RELEASE_CLK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (PORT datad (661:661:661) (661:661:661))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_RELEASE_CLK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1407:1407:1407))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (1160:1160:1160) (1160:1160:1160))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (1132:1132:1132) (1132:1132:1132))
        (PORT datad (1161:1161:1161) (1161:1161:1161))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT datad (1156:1156:1156) (1156:1156:1156))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (1114:1114:1114) (1114:1114:1114))
        (PORT datad (1163:1163:1163) (1163:1163:1163))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (1113:1113:1113) (1113:1113:1113))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1115:1115:1115) (1115:1115:1115))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (1164:1164:1164) (1164:1164:1164))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1171:1171:1171))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (1131:1131:1131) (1131:1131:1131))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (1130:1130:1130) (1130:1130:1130))
        (PORT datad (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1131:1131:1131))
        (PORT datab (622:622:622) (622:622:622))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1132:1132:1132))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (1152:1152:1152) (1152:1152:1152))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT datad (1151:1151:1151) (1151:1151:1151))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT datad (1161:1161:1161) (1161:1161:1161))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (1123:1123:1123) (1123:1123:1123))
        (PORT datad (1154:1154:1154) (1154:1154:1154))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (1160:1160:1160) (1160:1160:1160))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (1122:1122:1122) (1122:1122:1122))
        (PORT datad (1156:1156:1156) (1156:1156:1156))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1341:1341:1341))
        (PORT datab (1120:1120:1120) (1120:1120:1120))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (1589:1589:1589) (1589:1589:1589))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1344:1344:1344))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (1590:1590:1590) (1590:1590:1590))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (416:416:416) (416:416:416))
        (PORT datac (1332:1332:1332) (1332:1332:1332))
        (PORT datad (1592:1592:1592) (1592:1592:1592))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datac (1326:1326:1326) (1326:1326:1326))
        (PORT datad (1595:1595:1595) (1595:1595:1595))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (1335:1335:1335) (1335:1335:1335))
        (PORT datad (1591:1591:1591) (1591:1591:1591))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (1338:1338:1338) (1338:1338:1338))
        (PORT datad (1590:1590:1590) (1590:1590:1590))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector5\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (1336:1336:1336) (1336:1336:1336))
        (PORT datad (1588:1588:1588) (1588:1588:1588))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4238:4238:4238) (4238:4238:4238))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1072:1072:1072))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (538:538:538))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector30\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (721:721:721))
        (PORT datab (1083:1083:1083) (1083:1083:1083))
        (PORT datac (720:720:720) (720:720:720))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_START\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (902:902:902))
        (PORT datab (539:539:539) (539:539:539))
        (PORT datac (1021:1021:1021) (1021:1021:1021))
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_START\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (1086:1086:1086) (1086:1086:1086))
        (PORT datac (1329:1329:1329) (1329:1329:1329))
        (PORT datad (1594:1594:1594) (1594:1594:1594))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1333:1333:1333))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (1595:1595:1595) (1595:1595:1595))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datab (1296:1296:1296) (1296:1296:1296))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (1286:1286:1286) (1286:1286:1286))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (1309:1309:1309) (1309:1309:1309))
        (PORT datad (1281:1281:1281) (1281:1281:1281))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (1312:1312:1312) (1312:1312:1312))
        (PORT datad (1285:1285:1285) (1285:1285:1285))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datac (1307:1307:1307) (1307:1307:1307))
        (PORT datad (1279:1279:1279) (1279:1279:1279))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (1267:1267:1267) (1267:1267:1267))
        (PORT datac (1305:1305:1305) (1305:1305:1305))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datac (1303:1303:1303) (1303:1303:1303))
        (PORT datad (1273:1273:1273) (1273:1273:1273))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (596:596:596))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (1314:1314:1314) (1314:1314:1314))
        (PORT datad (1287:1287:1287) (1287:1287:1287))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1085:1085:1085))
        (PORT datac (1342:1342:1342) (1342:1342:1342))
        (PORT datad (1320:1320:1320) (1320:1320:1320))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (1314:1314:1314) (1314:1314:1314))
        (PORT datac (1350:1350:1350) (1350:1350:1350))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datac (1348:1348:1348) (1348:1348:1348))
        (PORT datad (1323:1323:1323) (1323:1323:1323))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (1350:1350:1350) (1350:1350:1350))
        (PORT datad (1325:1325:1325) (1325:1325:1325))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datac (1345:1345:1345) (1345:1345:1345))
        (PORT datad (1322:1322:1322) (1322:1322:1322))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (1341:1341:1341) (1341:1341:1341))
        (PORT datad (1313:1313:1313) (1313:1313:1313))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT datad (1316:1316:1316) (1316:1316:1316))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (596:596:596))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (1352:1352:1352) (1352:1352:1352))
        (PORT datad (1326:1326:1326) (1326:1326:1326))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5404:5404:5404) (5404:5404:5404))
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1110:1110:1110) (1110:1110:1110))
        (PORT datac (747:747:747) (747:747:747))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (415:415:415) (415:415:415))
        (PORT datac (752:752:752) (752:752:752))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datac (754:754:754) (754:754:754))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|new_data\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1063:1063:1063) (1063:1063:1063))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|new_data\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1153:1153:1153) (1153:1153:1153))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (1067:1067:1067) (1067:1067:1067))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (656:656:656))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (400:400:400) (400:400:400))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (913:913:913) (913:913:913))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (1072:1072:1072) (1072:1072:1072))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1067:1067:1067) (1067:1067:1067))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (594:594:594))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (552:552:552) (552:552:552))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datac (596:596:596) (596:596:596))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (686:686:686))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_BAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (660:660:660))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (475:475:475) (475:475:475))
        (PORT datad (580:580:580) (580:580:580))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_BAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (602:602:602))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (550:550:550) (550:550:550))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (543:543:543) (543:543:543))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (1110:1110:1110) (1110:1110:1110))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (646:646:646) (646:646:646))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (1122:1122:1122) (1122:1122:1122))
        (PORT datad (588:588:588) (588:588:588))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (919:919:919) (919:919:919))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (701:701:701) (701:701:701))
        (PORT datac (717:717:717) (717:717:717))
        (PORT datad (1062:1062:1062) (1062:1062:1062))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_FINISH\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1063:1063:1063) (1063:1063:1063))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_FINISH\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1153:1153:1153) (1153:1153:1153))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (670:670:670) (670:670:670))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector5\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1171:1171:1171))
        (PORT datab (669:669:669) (669:669:669))
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector5\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (1055:1055:1055) (1055:1055:1055))
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (PORT datad (1083:1083:1083) (1083:1083:1083))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (1024:1024:1024) (1024:1024:1024))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (1029:1029:1029) (1029:1029:1029))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1036:1036:1036))
        (PORT datab (1052:1052:1052) (1052:1052:1052))
        (PORT datac (865:865:865) (865:865:865))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (1095:1095:1095) (1095:1095:1095))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_ASSIGN_CLK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1027:1027:1027))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (622:622:622) (622:622:622))
        (PORT datad (892:892:892) (892:892:892))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_ASSIGN_CLK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector56\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1599:1599:1599) (1599:1599:1599))
        (PORT datad (1123:1123:1123) (1123:1123:1123))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector58\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1596:1596:1596) (1596:1596:1596))
        (PORT datad (1116:1116:1116) (1116:1116:1116))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector63\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1603:1603:1603) (1603:1603:1603))
        (PORT datad (1142:1142:1142) (1142:1142:1142))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector68\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1087:1087:1087) (1087:1087:1087))
        (PORT datad (1118:1118:1118) (1118:1118:1118))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datac (1026:1026:1026) (1026:1026:1026))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH dataa cout (551:551:551) (551:551:551))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2279:2279:2279) (2279:2279:2279))
        (PORT datac (1116:1116:1116) (1116:1116:1116))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector64\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1604:1604:1604) (1604:1604:1604))
        (PORT datad (1148:1148:1148) (1148:1148:1148))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector65\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1475:1475:1475))
        (PORT datac (469:469:469) (469:469:469))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector66\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1467:1467:1467) (1467:1467:1467))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector67\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1474:1474:1474))
        (PORT datac (472:472:472) (472:472:472))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (541:541:541) (541:541:541))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2279:2279:2279) (2279:2279:2279))
        (PORT datac (631:631:631) (631:631:631))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (384:384:384) (384:384:384))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2279:2279:2279) (2279:2279:2279))
        (PORT datac (474:474:474) (474:474:474))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datac (379:379:379) (379:379:379))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2279:2279:2279) (2279:2279:2279))
        (PORT datac (469:469:469) (469:469:469))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (1055:1055:1055) (1055:1055:1055))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2279:2279:2279) (2279:2279:2279))
        (PORT datac (1145:1145:1145) (1145:1145:1145))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2279:2279:2279) (2279:2279:2279))
        (PORT datac (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector59\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1595:1595:1595) (1595:1595:1595))
        (PORT datad (1120:1120:1120) (1120:1120:1120))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector60\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1086:1086:1086) (1086:1086:1086))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector61\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (669:669:669))
        (PORT datad (1096:1096:1096) (1096:1096:1096))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector62\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1103:1103:1103) (1103:1103:1103))
        (PORT datac (1597:1597:1597) (1597:1597:1597))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (1020:1020:1020) (1020:1020:1020))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2271:2271:2271) (2271:2271:2271))
        (PORT datac (1110:1110:1110) (1110:1110:1110))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (664:664:664))
        (PORT datac (369:369:369) (369:369:369))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2271:2271:2271) (2271:2271:2271))
        (PORT datac (459:459:459) (459:459:459))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datac (543:543:543) (543:543:543))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2271:2271:2271) (2271:2271:2271))
        (PORT datac (633:633:633) (633:633:633))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datac (1056:1056:1056) (1056:1056:1056))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2271:2271:2271) (2271:2271:2271))
        (PORT datac (1146:1146:1146) (1146:1146:1146))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datac (1067:1067:1067) (1067:1067:1067))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2271:2271:2271) (2271:2271:2271))
        (PORT datac (1157:1157:1157) (1157:1157:1157))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector57\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1097:1097:1097) (1097:1097:1097))
        (PORT datac (1597:1597:1597) (1597:1597:1597))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (1052:1052:1052) (1052:1052:1052))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2271:2271:2271) (2271:2271:2271))
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1060:1060:1060) (1060:1060:1060))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2271:2271:2271) (2271:2271:2271))
        (PORT datac (1150:1150:1150) (1150:1150:1150))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1150:1150:1150))
        (PORT datab (1102:1102:1102) (1102:1102:1102))
        (PORT datac (1181:1181:1181) (1181:1181:1181))
        (PORT datad (1150:1150:1150) (1150:1150:1150))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1135:1135:1135))
        (PORT datab (1097:1097:1097) (1097:1097:1097))
        (PORT datac (1135:1135:1135) (1135:1135:1135))
        (PORT datad (1120:1120:1120) (1120:1120:1120))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1135:1135:1135))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (1087:1087:1087) (1087:1087:1087))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector5\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (878:878:878))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (382:382:382) (382:382:382))
        (PORT datad (1098:1098:1098) (1098:1098:1098))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_READ_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (595:595:595) (595:595:595))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_READ_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (643:643:643) (643:643:643))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (1109:1109:1109) (1109:1109:1109))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (587:587:587) (587:587:587))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1120:1120:1120))
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datac (1097:1097:1097) (1097:1097:1097))
        (PORT datad (1080:1080:1080) (1080:1080:1080))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (968:968:968) (968:968:968))
        (PORT datad (1078:1078:1078) (1078:1078:1078))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT datad (1063:1063:1063) (1063:1063:1063))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (947:947:947) (947:947:947))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT datad (1069:1069:1069) (1069:1069:1069))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1088:1088:1088))
        (PORT datac (1110:1110:1110) (1110:1110:1110))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1064:1064:1064) (1064:1064:1064))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (1097:1097:1097) (1097:1097:1097))
        (PORT datac (1132:1132:1132) (1132:1132:1132))
        (PORT datad (610:610:610) (610:610:610))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (1125:1125:1125) (1125:1125:1125))
        (PORT datad (1186:1186:1186) (1186:1186:1186))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity_next\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (667:667:667))
        (PORT datab (948:948:948) (948:948:948))
        (PORT datac (987:987:987) (987:987:987))
        (PORT datad (1073:1073:1073) (1073:1073:1073))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1094:1094:1094))
        (PORT datab (1061:1061:1061) (1061:1061:1061))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (1107:1107:1107) (1107:1107:1107))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1085:1085:1085))
        (PORT datab (1061:1061:1061) (1061:1061:1061))
        (PORT datac (988:988:988) (988:988:988))
        (PORT datad (655:655:655) (655:655:655))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (669:669:669))
        (PORT datab (963:963:963) (963:963:963))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (1066:1066:1066) (1066:1066:1066))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (962:962:962))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1326:1326:1326) (1326:1326:1326))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (829:829:829) (829:829:829))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (663:663:663))
        (PORT datab (945:945:945) (945:945:945))
        (PORT datac (1132:1132:1132) (1132:1132:1132))
        (PORT datad (1076:1076:1076) (1076:1076:1076))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (595:595:595))
        (PORT datab (538:538:538) (538:538:538))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (1160:1160:1160) (1160:1160:1160))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (365:365:365))
        (PORT datab (542:542:542) (542:542:542))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (1059:1059:1059) (1059:1059:1059))
        (PORT datac (1122:1122:1122) (1122:1122:1122))
        (PORT datad (1129:1129:1129) (1129:1129:1129))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_internal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (550:550:550))
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (353:353:353) (353:353:353))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_internal\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_hz\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (1060:1060:1060) (1060:1060:1060))
        (PORT datac (1121:1121:1121) (1121:1121:1121))
        (PORT datad (1185:1185:1185) (1185:1185:1185))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_hz\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_internal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (1161:1161:1161) (1161:1161:1161))
        (PORT datad (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_internal\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5407:5407:5407) (5407:5407:5407))
        (PORT clk (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (519:519:519) (519:519:519))
        (PORT datad (487:487:487) (487:487:487))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (530:530:530) (530:530:530))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (422:422:422))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1073:1073:1073) (1073:1073:1073))
        (PORT datac (633:633:633) (633:633:633))
        (PORT datad (622:622:622) (622:622:622))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (589:589:589))
        (PORT datab (596:596:596) (596:596:596))
        (PORT datac (557:557:557) (557:557:557))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1336:1336:1336))
        (PORT datab (1301:1301:1301) (1301:1301:1301))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (1281:1281:1281) (1281:1281:1281))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1332:1332:1332))
        (PORT datab (1304:1304:1304) (1304:1304:1304))
        (PORT datac (603:603:603) (603:603:603))
        (PORT datad (600:600:600) (600:600:600))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1074:1074:1074) (1074:1074:1074))
        (PORT datac (632:632:632) (632:632:632))
        (PORT datad (621:621:621) (621:621:621))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (553:553:553))
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\btn_a\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (5783:5783:5783) (5783:5783:5783))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1085:1085:1085))
        (PORT datab (1068:1068:1068) (1068:1068:1068))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (529:529:529) (529:529:529))
        (PORT aclr (5410:5410:5410) (5410:5410:5410))
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1087:1087:1087))
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (512:512:512) (512:512:512))
        (PORT datad (1245:1245:1245) (1245:1245:1245))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1256:1256:1256))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (512:512:512) (512:512:512))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1080:1080:1080))
        (PORT datab (475:475:475) (475:475:475))
        (PORT datac (510:510:510) (510:510:510))
        (PORT datad (1237:1237:1237) (1237:1237:1237))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (511:511:511) (511:511:511))
        (PORT datad (1243:1243:1243) (1243:1243:1243))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (514:514:514))
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (518:518:518) (518:518:518))
        (PORT datad (1237:1237:1237) (1237:1237:1237))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (517:517:517))
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (514:514:514) (514:514:514))
        (PORT datad (1241:1241:1241) (1241:1241:1241))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1083:1083:1083))
        (PORT datab (1078:1078:1078) (1078:1078:1078))
        (PORT datac (645:645:645) (645:645:645))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (1036:1036:1036) (1036:1036:1036))
        (PORT datac (511:511:511) (511:511:511))
        (PORT datad (1240:1240:1240) (1240:1240:1240))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (512:512:512))
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (1236:1236:1236) (1236:1236:1236))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5409:5409:5409) (5409:5409:5409))
        (PORT clk (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|o\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1095:1095:1095) (1095:1095:1095))
        (PORT datad (1085:1085:1085) (1085:1085:1085))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr11\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1391:1391:1391) (1391:1391:1391))
        (PORT datad (1085:1085:1085) (1085:1085:1085))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1043:1043:1043))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal5\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal5\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1049:1049:1049))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1165:1165:1165))
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector23\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1204:1204:1204) (1204:1204:1204))
        (PORT datad (1386:1386:1386) (1386:1386:1386))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector24\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1426:1426:1426) (1426:1426:1426))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector26\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (1427:1427:1427) (1427:1427:1427))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector27\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (440:440:440))
        (PORT datad (1422:1422:1422) (1422:1422:1422))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (386:386:386) (386:386:386))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2018:2018:2018) (2018:2018:2018))
        (PORT datac (476:476:476) (476:476:476))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (547:547:547) (547:547:547))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2018:2018:2018) (2018:2018:2018))
        (PORT datac (637:637:637) (637:637:637))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datac (545:545:545) (545:545:545))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2018:2018:2018) (2018:2018:2018))
        (PORT datac (635:635:635) (635:635:635))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datac (379:379:379) (379:379:379))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2018:2018:2018) (2018:2018:2018))
        (PORT datac (469:469:469) (469:469:469))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2018:2018:2018) (2018:2018:2018))
        (PORT datac (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1015:1015:1015))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1195:1195:1195) (1195:1195:1195))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (451:451:451))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1190:1190:1190))
        (PORT datab (360:360:360) (360:360:360))
        (PORT datac (1115:1115:1115) (1115:1115:1115))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (1095:1095:1095) (1095:1095:1095))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1178:1178:1178) (1178:1178:1178))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (371:371:371))
        (PORT datab (1097:1097:1097) (1097:1097:1097))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (1177:1177:1177) (1177:1177:1177))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1189:1189:1189))
        (PORT datab (356:356:356) (356:356:356))
        (PORT datac (1113:1113:1113) (1113:1113:1113))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector10\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (1165:1165:1165) (1165:1165:1165))
        (PORT datad (1005:1005:1005) (1005:1005:1005))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1064:1064:1064) (1064:1064:1064))
        (PORT datac (1203:1203:1203) (1203:1203:1203))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (491:491:491))
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (1521:1521:1521) (1521:1521:1521))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1303:1303:1303) (1303:1303:1303))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (447:447:447))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1303:1303:1303) (1303:1303:1303))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1303:1303:1303) (1303:1303:1303))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1303:1303:1303) (1303:1303:1303))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (495:495:495))
        (PORT datab (538:538:538) (538:538:538))
        (PORT datac (1518:1518:1518) (1518:1518:1518))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (499:499:499))
        (PORT datab (535:535:535) (535:535:535))
        (PORT datac (1513:1513:1513) (1513:1513:1513))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (907:907:907) (907:907:907))
        (PORT datad (1433:1433:1433) (1433:1433:1433))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1449:1449:1449))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datac (1190:1190:1190) (1190:1190:1190))
        (PORT datad (881:881:881) (881:881:881))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (612:612:612) (612:612:612))
        (PORT datac (1524:1524:1524) (1524:1524:1524))
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (1182:1182:1182) (1182:1182:1182))
        (PORT datac (1523:1523:1523) (1523:1523:1523))
        (PORT datad (590:590:590) (590:590:590))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (609:609:609) (609:609:609))
        (PORT datac (1520:1520:1520) (1520:1520:1520))
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr7\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (1200:1200:1200) (1200:1200:1200))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1303:1303:1303) (1303:1303:1303))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1449:1449:1449))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector25\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datad (1424:1424:1424) (1424:1424:1424))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTCHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datac (1206:1206:1206) (1206:1206:1206))
        (PORT datad (369:369:369) (369:369:369))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTCHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datad (1387:1387:1387) (1387:1387:1387))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (348:348:348) (348:348:348))
        (PORT datac (1090:1090:1090) (1090:1090:1090))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTLINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (1160:1160:1160) (1160:1160:1160))
        (PORT datad (1003:1003:1003) (1003:1003:1003))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTLINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (632:632:632) (632:632:632))
        (PORT datad (1382:1382:1382) (1382:1382:1382))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (617:617:617) (617:617:617))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (440:440:440))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (443:443:443))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1859:1859:1859) (1859:1859:1859))
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1129:1129:1129))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (1062:1062:1062) (1062:1062:1062))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_CHAR_NEW\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (879:879:879) (879:879:879))
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_CHAR_NEW\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_PIXEL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (1161:1161:1161) (1161:1161:1161))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_PIXEL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (617:617:617) (617:617:617))
        (PORT datac (462:462:462) (462:462:462))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datac (1160:1160:1160) (1160:1160:1160))
        (PORT datad (910:910:910) (910:910:910))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (620:620:620) (620:620:620))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (461:461:461))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT datad (1113:1113:1113) (1113:1113:1113))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (PORT datad (1110:1110:1110) (1110:1110:1110))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (1080:1080:1080) (1080:1080:1080))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (542:542:542) (542:542:542))
        (PORT datac (1079:1079:1079) (1079:1079:1079))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (1088:1088:1088) (1088:1088:1088))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1084:1084:1084))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datad (1433:1433:1433) (1433:1433:1433))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (443:443:443))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1105:1105:1105) (1105:1105:1105))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (PORT datad (1126:1126:1126) (1126:1126:1126))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_pll")
    (INSTANCE \\pll_vga_clk\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (649:649:649) (649:649:649))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (712:712:712))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (802:802:802) (802:802:802))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_LOOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (704:704:704))
        (PORT datac (1088:1088:1088) (1088:1088:1088))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_LOOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (986:986:986) (986:986:986))
        (PORT datad (912:912:912) (912:912:912))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector16\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1079:1079:1079))
        (PORT datab (672:672:672) (672:672:672))
        (PORT datad (660:660:660) (660:660:660))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (671:671:671) (671:671:671))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (746:746:746) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (836:836:836) (836:836:836))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector18\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datad (682:682:682) (682:682:682))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_FINISH\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (356:356:356) (356:356:356))
        (PORT datac (390:390:390) (390:390:390))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_FINISH\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sys\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (474:474:474) (474:474:474))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sys\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (564:564:564) (564:564:564))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datac (1132:1132:1132) (1132:1132:1132))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1222:1222:1222) (1222:1222:1222))
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector3\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (931:931:931) (931:931:931))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SIMPLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1390:1390:1390))
        (PORT datab (862:862:862) (862:862:862))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SIMPLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (363:363:363))
        (PORT datab (891:891:891) (891:891:891))
        (PORT datac (1173:1173:1173) (1173:1173:1173))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr8\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (892:892:892) (892:892:892))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (449:449:449))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (468:468:468) (468:468:468))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (364:364:364) (364:364:364))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SCROLL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1390:1390:1390))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (882:882:882) (882:882:882))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SCROLL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (598:598:598) (598:598:598))
        (PORT datac (915:915:915) (915:915:915))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|ack\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (737:737:737))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (1156:1156:1156) (1156:1156:1156))
        (PORT datad (1153:1153:1153) (1153:1153:1153))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|ack\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (442:442:442) (442:442:442))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (532:532:532) (532:532:532))
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2432:2432:2432) (2432:2432:2432))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1130:1130:1130) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1220:1220:1220) (1220:1220:1220))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK_RELEASE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK_RELEASE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datac (472:472:472) (472:472:472))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (382:382:382) (382:382:382))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_FINISHED\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_FINISHED\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (PORT datab (938:938:938) (938:938:938))
        (PORT datac (1409:1409:1409) (1409:1409:1409))
        (PORT datad (1068:1068:1068) (1068:1068:1068))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr10\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr12\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (937:937:937))
        (PORT datab (901:901:901) (901:901:901))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1489:1489:1489) (1489:1489:1489))
        (PORT datad (1204:1204:1204) (1204:1204:1204))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (727:727:727) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (817:817:817) (817:817:817))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (604:604:604) (604:604:604))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1052:1052:1052) (1052:1052:1052))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (913:913:913) (913:913:913))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2061:2061:2061) (2061:2061:2061))
        (PORT datac (1003:1003:1003) (1003:1003:1003))
        (PORT sclr (1854:1854:1854) (1854:1854:1854))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (729:729:729) (729:729:729))
        (PORT datac (906:906:906) (906:906:906))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2061:2061:2061) (2061:2061:2061))
        (PORT datac (996:996:996) (996:996:996))
        (PORT sclr (1854:1854:1854) (1854:1854:1854))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datac (920:920:920) (920:920:920))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2061:2061:2061) (2061:2061:2061))
        (PORT datac (1010:1010:1010) (1010:1010:1010))
        (PORT sclr (1854:1854:1854) (1854:1854:1854))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datac (907:907:907) (907:907:907))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2061:2061:2061) (2061:2061:2061))
        (PORT datac (997:997:997) (997:997:997))
        (PORT sclr (1854:1854:1854) (1854:1854:1854))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (670:670:670) (670:670:670))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (601:601:601) (601:601:601))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2061:2061:2061) (2061:2061:2061))
        (PORT datac (691:691:691) (691:691:691))
        (PORT sclr (1854:1854:1854) (1854:1854:1854))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (635:635:635) (635:635:635))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2061:2061:2061) (2061:2061:2061))
        (PORT datac (725:725:725) (725:725:725))
        (PORT sclr (1854:1854:1854) (1854:1854:1854))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datac (901:901:901) (901:901:901))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2061:2061:2061) (2061:2061:2061))
        (PORT datac (991:991:991) (991:991:991))
        (PORT sclr (1854:1854:1854) (1854:1854:1854))
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datab (732:732:732) (732:732:732))
        (PORT datac (462:462:462) (462:462:462))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (521:521:521) (521:521:521))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (349:349:349) (349:349:349))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (665:665:665))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (479:479:479) (479:479:479))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1080:1080:1080))
        (PORT datab (894:894:894) (894:894:894))
        (PORT datac (1408:1408:1408) (1408:1408:1408))
        (PORT datad (588:588:588) (588:588:588))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (519:519:519) (519:519:519))
        (PORT datac (853:853:853) (853:853:853))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (365:365:365))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (1174:1174:1174) (1174:1174:1174))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr10\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datac (1029:1029:1029) (1029:1029:1029))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (712:712:712))
        (PORT datad (670:670:670) (670:670:670))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (731:731:731))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datac (744:744:744) (744:744:744))
        (PORT datad (845:845:845) (845:845:845))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector14\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_WAIT_REQ_RELEASE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (646:646:646))
        (PORT datab (644:644:644) (644:644:644))
        (PORT datad (557:557:557) (557:557:557))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_WAIT_REQ_RELEASE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector34\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (PORT datad (667:667:667) (667:667:667))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector35\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datad (668:668:668) (668:668:668))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector36\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (668:668:668) (668:668:668))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector37\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (PORT datad (666:666:666) (666:666:666))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (557:557:557) (557:557:557))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1506:1506:1506) (1506:1506:1506))
        (PORT datac (647:647:647) (647:647:647))
        (PORT aclr (5452:5452:5452) (5452:5452:5452))
        (PORT clk (2102:2102:2102) (2102:2102:2102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (373:373:373) (373:373:373))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1506:1506:1506) (1506:1506:1506))
        (PORT datac (463:463:463) (463:463:463))
        (PORT aclr (5452:5452:5452) (5452:5452:5452))
        (PORT clk (2102:2102:2102) (2102:2102:2102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datac (555:555:555) (555:555:555))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1506:1506:1506) (1506:1506:1506))
        (PORT datac (645:645:645) (645:645:645))
        (PORT aclr (5452:5452:5452) (5452:5452:5452))
        (PORT clk (2102:2102:2102) (2102:2102:2102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (377:377:377) (377:377:377))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1506:1506:1506) (1506:1506:1506))
        (PORT datac (467:467:467) (467:467:467))
        (PORT aclr (5452:5452:5452) (5452:5452:5452))
        (PORT clk (2102:2102:2102) (2102:2102:2102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (554:554:554))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1506:1506:1506) (1506:1506:1506))
        (PORT datac (644:644:644) (644:644:644))
        (PORT aclr (5452:5452:5452) (5452:5452:5452))
        (PORT clk (2102:2102:2102) (2102:2102:2102))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector10\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (571:571:571) (571:571:571))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_TOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (365:365:365))
        (PORT datab (1082:1082:1082) (1082:1082:1082))
        (PORT datac (936:936:936) (936:936:936))
        (PORT datad (1082:1082:1082) (1082:1082:1082))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_TOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5452:5452:5452) (5452:5452:5452))
        (PORT clk (2102:2102:2102) (2102:2102:2102))
        (PORT ena (1795:1795:1795) (1795:1795:1795))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector38\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (664:664:664) (664:664:664))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (675:675:675))
        (PORT datab (931:931:931) (931:931:931))
        (PORT datac (931:931:931) (931:931:931))
        (PORT datad (942:942:942) (942:942:942))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (1081:1081:1081) (1081:1081:1081))
        (PORT datac (938:938:938) (938:938:938))
        (PORT datad (1083:1083:1083) (1083:1083:1083))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5452:5452:5452) (5452:5452:5452))
        (PORT clk (2102:2102:2102) (2102:2102:2102))
        (PORT ena (1795:1795:1795) (1795:1795:1795))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1156:1156:1156) (1156:1156:1156))
        (PORT datad (1152:1152:1152) (1152:1152:1152))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (720:720:720) (720:720:720))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5462:5462:5462) (5462:5462:5462))
        (PORT clk (2112:2112:2112) (2112:2112:2112))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (680:680:680))
        (PORT datab (1121:1121:1121) (1121:1121:1121))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (1153:1153:1153) (1153:1153:1153))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (664:664:664))
        (PORT datab (1136:1136:1136) (1136:1136:1136))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1157:1157:1157))
        (PORT datab (918:918:918) (918:918:918))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datab (1127:1127:1127) (1127:1127:1127))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (884:884:884) (884:884:884))
        (PORT datad (852:852:852) (852:852:852))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (844:844:844))
        (PORT datab (860:860:860) (860:860:860))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (848:848:848) (848:848:848))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (835:835:835) (835:835:835))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (858:858:858))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (857:857:857) (857:857:857))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (847:847:847) (847:847:847))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram\.raddr_a\[7\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (955:955:955))
        (PORT datab (1166:1166:1166) (1166:1166:1166))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (1145:1145:1145) (1145:1145:1145))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1159:1159:1159))
        (PORT datab (923:923:923) (923:923:923))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (1132:1132:1132) (1132:1132:1132))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (929:929:929))
        (PORT datab (1177:1177:1177) (1177:1177:1177))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (519:519:519) (519:519:519))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (564:564:564) (564:564:564))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (542:542:542))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (563:563:563))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (556:556:556) (556:556:556))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1923:1923:1923))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2019:2019:2019))
        (PORT d[1] (2175:2175:2175) (2175:2175:2175))
        (PORT d[2] (2279:2279:2279) (2279:2279:2279))
        (PORT d[3] (2136:2136:2136) (2136:2136:2136))
        (PORT d[4] (2011:2011:2011) (2011:2011:2011))
        (PORT d[5] (2457:2457:2457) (2457:2457:2457))
        (PORT d[6] (2125:2125:2125) (2125:2125:2125))
        (PORT d[7] (2967:2967:2967) (2967:2967:2967))
        (PORT d[8] (3469:3469:3469) (3469:3469:3469))
        (PORT d[9] (2677:2677:2677) (2677:2677:2677))
        (PORT d[10] (2982:2982:2982) (2982:2982:2982))
        (PORT d[11] (3236:3236:3236) (3236:3236:3236))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2482:2482:2482))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2633:2633:2633))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2633:2633:2633))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3706:3706:3706))
        (PORT d[1] (2668:2668:2668) (2668:2668:2668))
        (PORT d[2] (2576:2576:2576) (2576:2576:2576))
        (PORT d[3] (2904:2904:2904) (2904:2904:2904))
        (PORT d[4] (4726:4726:4726) (4726:4726:4726))
        (PORT d[5] (2563:2563:2563) (2563:2563:2563))
        (PORT d[6] (2754:2754:2754) (2754:2754:2754))
        (PORT d[7] (2488:2488:2488) (2488:2488:2488))
        (PORT d[8] (2555:2555:2555) (2555:2555:2555))
        (PORT d[9] (3163:3163:3163) (3163:3163:3163))
        (PORT d[10] (2664:2664:2664) (2664:2664:2664))
        (PORT d[11] (3940:3940:3940) (3940:3940:3940))
        (PORT clk (2165:2165:2165) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2632:2632:2632) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1894:1894:1894))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2501:2501:2501))
        (PORT d[1] (3016:3016:3016) (3016:3016:3016))
        (PORT d[2] (2797:2797:2797) (2797:2797:2797))
        (PORT d[3] (2910:2910:2910) (2910:2910:2910))
        (PORT d[4] (2914:2914:2914) (2914:2914:2914))
        (PORT d[5] (2986:2986:2986) (2986:2986:2986))
        (PORT d[6] (2555:2555:2555) (2555:2555:2555))
        (PORT d[7] (2077:2077:2077) (2077:2077:2077))
        (PORT d[8] (3420:3420:3420) (3420:3420:3420))
        (PORT d[9] (2029:2029:2029) (2029:2029:2029))
        (PORT d[10] (3059:3059:3059) (3059:3059:3059))
        (PORT d[11] (3276:3276:3276) (3276:3276:3276))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3411:3411:3411))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (3765:3765:3765))
        (PORT d[1] (2894:2894:2894) (2894:2894:2894))
        (PORT d[2] (2487:2487:2487) (2487:2487:2487))
        (PORT d[3] (3125:3125:3125) (3125:3125:3125))
        (PORT d[4] (4750:4750:4750) (4750:4750:4750))
        (PORT d[5] (2539:2539:2539) (2539:2539:2539))
        (PORT d[6] (3230:3230:3230) (3230:3230:3230))
        (PORT d[7] (3065:3065:3065) (3065:3065:3065))
        (PORT d[8] (2110:2110:2110) (2110:2110:2110))
        (PORT d[9] (3206:3206:3206) (3206:3206:3206))
        (PORT d[10] (3453:3453:3453) (3453:3453:3453))
        (PORT d[11] (3914:3914:3914) (3914:3914:3914))
        (PORT clk (2155:2155:2155) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1947:1947:1947))
        (PORT clk (2199:2199:2199) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2891:2891:2891))
        (PORT d[1] (2680:2680:2680) (2680:2680:2680))
        (PORT d[2] (2820:2820:2820) (2820:2820:2820))
        (PORT d[3] (3003:3003:3003) (3003:3003:3003))
        (PORT d[4] (2834:2834:2834) (2834:2834:2834))
        (PORT d[5] (3279:3279:3279) (3279:3279:3279))
        (PORT d[6] (3276:3276:3276) (3276:3276:3276))
        (PORT d[7] (3800:3800:3800) (3800:3800:3800))
        (PORT d[8] (3474:3474:3474) (3474:3474:3474))
        (PORT d[9] (2734:2734:2734) (2734:2734:2734))
        (PORT d[10] (2953:2953:2953) (2953:2953:2953))
        (PORT d[11] (2634:2634:2634) (2634:2634:2634))
        (PORT clk (2199:2199:2199) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4179:4179:4179) (4179:4179:4179))
        (PORT clk (2199:2199:2199) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3381:3381:3381))
        (PORT d[1] (3495:3495:3495) (3495:3495:3495))
        (PORT d[2] (3063:3063:3063) (3063:3063:3063))
        (PORT d[3] (3424:3424:3424) (3424:3424:3424))
        (PORT d[4] (4714:4714:4714) (4714:4714:4714))
        (PORT d[5] (3414:3414:3414) (3414:3414:3414))
        (PORT d[6] (3275:3275:3275) (3275:3275:3275))
        (PORT d[7] (3899:3899:3899) (3899:3899:3899))
        (PORT d[8] (2625:2625:2625) (2625:2625:2625))
        (PORT d[9] (3167:3167:3167) (3167:3167:3167))
        (PORT d[10] (2738:2738:2738) (2738:2738:2738))
        (PORT d[11] (4343:4343:4343) (4343:4343:4343))
        (PORT clk (2198:2198:2198) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2174:2174:2174) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1917:1917:1917))
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2468:2468:2468))
        (PORT d[1] (2982:2982:2982) (2982:2982:2982))
        (PORT d[2] (2769:2769:2769) (2769:2769:2769))
        (PORT d[3] (2883:2883:2883) (2883:2883:2883))
        (PORT d[4] (2857:2857:2857) (2857:2857:2857))
        (PORT d[5] (4618:4618:4618) (4618:4618:4618))
        (PORT d[6] (2521:2521:2521) (2521:2521:2521))
        (PORT d[7] (2880:2880:2880) (2880:2880:2880))
        (PORT d[8] (3466:3466:3466) (3466:3466:3466))
        (PORT d[9] (2660:2660:2660) (2660:2660:2660))
        (PORT d[10] (3034:3034:3034) (3034:3034:3034))
        (PORT d[11] (3265:3265:3265) (3265:3265:3265))
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3392:3392:3392))
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3736:3736:3736))
        (PORT d[1] (2636:2636:2636) (2636:2636:2636))
        (PORT d[2] (2514:2514:2514) (2514:2514:2514))
        (PORT d[3] (3090:3090:3090) (3090:3090:3090))
        (PORT d[4] (4739:4739:4739) (4739:4739:4739))
        (PORT d[5] (3350:3350:3350) (3350:3350:3350))
        (PORT d[6] (3264:3264:3264) (3264:3264:3264))
        (PORT d[7] (2974:2974:2974) (2974:2974:2974))
        (PORT d[8] (2875:2875:2875) (2875:2875:2875))
        (PORT d[9] (3178:3178:3178) (3178:3178:3178))
        (PORT d[10] (2632:2632:2632) (2632:2632:2632))
        (PORT d[11] (3929:3929:3929) (3929:3929:3929))
        (PORT clk (2160:2160:2160) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1379:1379:1379))
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2555:2555:2555))
        (PORT d[1] (3091:3091:3091) (3091:3091:3091))
        (PORT d[2] (2936:2936:2936) (2936:2936:2936))
        (PORT d[3] (2955:2955:2955) (2955:2955:2955))
        (PORT d[4] (2985:2985:2985) (2985:2985:2985))
        (PORT d[5] (3800:3800:3800) (3800:3800:3800))
        (PORT d[6] (2609:2609:2609) (2609:2609:2609))
        (PORT d[7] (2896:2896:2896) (2896:2896:2896))
        (PORT d[8] (2543:2543:2543) (2543:2543:2543))
        (PORT d[9] (2545:2545:2545) (2545:2545:2545))
        (PORT d[10] (3102:3102:3102) (3102:3102:3102))
        (PORT d[11] (3577:3577:3577) (3577:3577:3577))
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3482:3482:3482))
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2600:2600:2600) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2600:2600:2600) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3749:3749:3749))
        (PORT d[1] (2522:2522:2522) (2522:2522:2522))
        (PORT d[2] (2546:2546:2546) (2546:2546:2546))
        (PORT d[3] (3580:3580:3580) (3580:3580:3580))
        (PORT d[4] (2645:2645:2645) (2645:2645:2645))
        (PORT d[5] (3102:3102:3102) (3102:3102:3102))
        (PORT d[6] (4053:4053:4053) (4053:4053:4053))
        (PORT d[7] (3067:3067:3067) (3067:3067:3067))
        (PORT d[8] (2528:2528:2528) (2528:2528:2528))
        (PORT d[9] (3659:3659:3659) (3659:3659:3659))
        (PORT d[10] (2645:2645:2645) (2645:2645:2645))
        (PORT d[11] (3393:3393:3393) (3393:3393:3393))
        (PORT clk (2132:2132:2132) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2108:2108:2108) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1877:1877:1877))
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2524:2524:2524))
        (PORT d[1] (3043:3043:3043) (3043:3043:3043))
        (PORT d[2] (2811:2811:2811) (2811:2811:2811))
        (PORT d[3] (2935:2935:2935) (2935:2935:2935))
        (PORT d[4] (2961:2961:2961) (2961:2961:2961))
        (PORT d[5] (3018:3018:3018) (3018:3018:3018))
        (PORT d[6] (2577:2577:2577) (2577:2577:2577))
        (PORT d[7] (2863:2863:2863) (2863:2863:2863))
        (PORT d[8] (3367:3367:3367) (3367:3367:3367))
        (PORT d[9] (2495:2495:2495) (2495:2495:2495))
        (PORT d[10] (3085:3085:3085) (3085:3085:3085))
        (PORT d[11] (3616:3616:3616) (3616:3616:3616))
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3465:3465:3465))
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (3776:3776:3776))
        (PORT d[1] (2649:2649:2649) (2649:2649:2649))
        (PORT d[2] (2079:2079:2079) (2079:2079:2079))
        (PORT d[3] (3147:3147:3147) (3147:3147:3147))
        (PORT d[4] (2176:2176:2176) (2176:2176:2176))
        (PORT d[5] (2057:2057:2057) (2057:2057:2057))
        (PORT d[6] (3261:3261:3261) (3261:3261:3261))
        (PORT d[7] (3035:3035:3035) (3035:3035:3035))
        (PORT d[8] (2493:2493:2493) (2493:2493:2493))
        (PORT d[9] (3218:3218:3218) (3218:3218:3218))
        (PORT d[10] (2626:2626:2626) (2626:2626:2626))
        (PORT d[11] (3885:3885:3885) (3885:3885:3885))
        (PORT clk (2148:2148:2148) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2124:2124:2124) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2615:2615:2615) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1844:1844:1844))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2544:2544:2544))
        (PORT d[1] (3063:3063:3063) (3063:3063:3063))
        (PORT d[2] (2820:2820:2820) (2820:2820:2820))
        (PORT d[3] (2957:2957:2957) (2957:2957:2957))
        (PORT d[4] (2969:2969:2969) (2969:2969:2969))
        (PORT d[5] (4573:4573:4573) (4573:4573:4573))
        (PORT d[6] (2581:2581:2581) (2581:2581:2581))
        (PORT d[7] (2891:2891:2891) (2891:2891:2891))
        (PORT d[8] (2420:2420:2420) (2420:2420:2420))
        (PORT d[9] (2535:2535:2535) (2535:2535:2535))
        (PORT d[10] (3089:3089:3089) (3089:3089:3089))
        (PORT d[11] (3602:3602:3602) (3602:3602:3602))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3489:3489:3489))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2607:2607:2607) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2607:2607:2607) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3317:3317:3317))
        (PORT d[1] (2515:2515:2515) (2515:2515:2515))
        (PORT d[2] (2519:2519:2519) (2519:2519:2519))
        (PORT d[3] (3163:3163:3163) (3163:3163:3163))
        (PORT d[4] (2624:2624:2624) (2624:2624:2624))
        (PORT d[5] (3089:3089:3089) (3089:3089:3089))
        (PORT d[6] (3268:3268:3268) (3268:3268:3268))
        (PORT d[7] (3055:3055:3055) (3055:3055:3055))
        (PORT d[8] (2517:2517:2517) (2517:2517:2517))
        (PORT d[9] (3630:3630:3630) (3630:3630:3630))
        (PORT d[10] (2684:2684:2684) (2684:2684:2684))
        (PORT d[11] (3416:3416:3416) (3416:3416:3416))
        (PORT clk (2139:2139:2139) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2115:2115:2115) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2404:2404:2404))
        (PORT clk (2169:2169:2169) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2826:2826:2826))
        (PORT d[1] (2614:2614:2614) (2614:2614:2614))
        (PORT d[2] (2759:2759:2759) (2759:2759:2759))
        (PORT d[3] (2942:2942:2942) (2942:2942:2942))
        (PORT d[4] (2437:2437:2437) (2437:2437:2437))
        (PORT d[5] (3218:3218:3218) (3218:3218:3218))
        (PORT d[6] (3216:3216:3216) (3216:3216:3216))
        (PORT d[7] (2919:2919:2919) (2919:2919:2919))
        (PORT d[8] (2981:2981:2981) (2981:2981:2981))
        (PORT d[9] (2704:2704:2704) (2704:2704:2704))
        (PORT d[10] (2469:2469:2469) (2469:2469:2469))
        (PORT d[11] (3209:3209:3209) (3209:3209:3209))
        (PORT clk (2169:2169:2169) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (4124:4124:4124))
        (PORT clk (2169:2169:2169) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2911:2911:2911))
        (PORT d[1] (2688:2688:2688) (2688:2688:2688))
        (PORT d[2] (2544:2544:2544) (2544:2544:2544))
        (PORT d[3] (3362:3362:3362) (3362:3362:3362))
        (PORT d[4] (4699:4699:4699) (4699:4699:4699))
        (PORT d[5] (3412:3412:3412) (3412:3412:3412))
        (PORT d[6] (3213:3213:3213) (3213:3213:3213))
        (PORT d[7] (3851:3851:3851) (3851:3851:3851))
        (PORT d[8] (2580:2580:2580) (2580:2580:2580))
        (PORT d[9] (2649:2649:2649) (2649:2649:2649))
        (PORT d[10] (2708:2708:2708) (2708:2708:2708))
        (PORT d[11] (3848:3848:3848) (3848:3848:3848))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2144:2144:2144) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1880:1880:1880))
        (PORT d[1] (1730:1730:1730) (1730:1730:1730))
        (PORT d[2] (1755:1755:1755) (1755:1755:1755))
        (PORT d[3] (1831:1831:1831) (1831:1831:1831))
        (PORT d[4] (2744:2744:2744) (2744:2744:2744))
        (PORT d[5] (2800:2800:2800) (2800:2800:2800))
        (PORT d[6] (3164:3164:3164) (3164:3164:3164))
        (PORT d[7] (2762:2762:2762) (2762:2762:2762))
        (PORT d[8] (2567:2567:2567) (2567:2567:2567))
        (PORT d[9] (3292:3292:3292) (3292:3292:3292))
        (PORT d[10] (2810:2810:2810) (2810:2810:2810))
        (PORT d[11] (2518:2518:2518) (2518:2518:2518))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1859:1859:1859))
        (PORT d[1] (1330:1330:1330) (1330:1330:1330))
        (PORT d[2] (1331:1331:1331) (1331:1331:1331))
        (PORT d[3] (1387:1387:1387) (1387:1387:1387))
        (PORT d[4] (2792:2792:2792) (2792:2792:2792))
        (PORT d[5] (2782:2782:2782) (2782:2782:2782))
        (PORT d[6] (3579:3579:3579) (3579:3579:3579))
        (PORT d[7] (2746:2746:2746) (2746:2746:2746))
        (PORT d[8] (2539:2539:2539) (2539:2539:2539))
        (PORT d[9] (3299:3299:3299) (3299:3299:3299))
        (PORT d[10] (2824:2824:2824) (2824:2824:2824))
        (PORT d[11] (2942:2942:2942) (2942:2942:2942))
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datab (1477:1477:1477) (1477:1477:1477))
        (PORT datac (722:722:722) (722:722:722))
        (PORT datad (1543:1543:1543) (1543:1543:1543))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (1349:1349:1349) (1349:1349:1349))
        (PORT datac (1532:1532:1532) (1532:1532:1532))
        (PORT datad (1417:1417:1417) (1417:1417:1417))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (458:458:458) (458:458:458))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (673:673:673) (673:673:673))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (612:612:612) (612:612:612))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (641:641:641) (641:641:641))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1254:1254:1254))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (964:964:964) (964:964:964))
        (PORT datad (1062:1062:1062) (1062:1062:1062))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1330:1330:1330))
        (PORT datab (1398:1398:1398) (1398:1398:1398))
        (PORT datac (1591:1591:1591) (1591:1591:1591))
        (PORT datad (1402:1402:1402) (1402:1402:1402))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1066:1066:1066))
        (PORT datab (1037:1037:1037) (1037:1037:1037))
        (PORT datac (1066:1066:1066) (1066:1066:1066))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1882:1882:1882) (1882:1882:1882))
        (PORT aclr (5385:5385:5385) (5385:5385:5385))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1882:1882:1882) (1882:1882:1882))
        (PORT aclr (5385:5385:5385) (5385:5385:5385))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (421:421:421))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1882:1882:1882) (1882:1882:1882))
        (PORT aclr (5385:5385:5385) (5385:5385:5385))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1882:1882:1882) (1882:1882:1882))
        (PORT aclr (5385:5385:5385) (5385:5385:5385))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1882:1882:1882) (1882:1882:1882))
        (PORT aclr (5385:5385:5385) (5385:5385:5385))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1882:1882:1882) (1882:1882:1882))
        (PORT aclr (5385:5385:5385) (5385:5385:5385))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (425:425:425))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1882:1882:1882) (1882:1882:1882))
        (PORT aclr (5385:5385:5385) (5385:5385:5385))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (419:419:419))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (420:420:420))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (5376:5376:5376) (5376:5376:5376))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT aclr (5366:5366:5366) (5366:5366:5366))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (616:616:616))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT aclr (5366:5366:5366) (5366:5366:5366))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT aclr (5366:5366:5366) (5366:5366:5366))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT aclr (5366:5366:5366) (5366:5366:5366))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT aclr (5366:5366:5366) (5366:5366:5366))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT aclr (5366:5366:5366) (5366:5366:5366))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT aclr (5366:5366:5366) (5366:5366:5366))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT aclr (5366:5366:5366) (5366:5366:5366))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1106:1106:1106))
        (PORT datab (1119:1119:1119) (1119:1119:1119))
        (PORT datac (590:590:590) (590:590:590))
        (PORT datad (1349:1349:1349) (1349:1349:1349))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (615:615:615))
        (PORT datab (600:600:600) (600:600:600))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (607:607:607) (607:607:607))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (602:602:602))
        (PORT datab (596:596:596) (596:596:596))
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (600:600:600) (600:600:600))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1125:1125:1125))
        (PORT datab (334:334:334) (334:334:334))
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (1130:1130:1130) (1130:1130:1130))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (1042:1042:1042) (1042:1042:1042))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|active_int\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datad (1082:1082:1082) (1082:1082:1082))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|active_int\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5352:5352:5352) (5352:5352:5352))
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1128:1128:1128))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (2826:2826:2826) (2826:2826:2826))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector9\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datad (1132:1132:1132) (1132:1132:1132))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector9\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1118:1118:1118))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (466:466:466) (466:466:466))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_FG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1106:1106:1106))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (1373:1373:1373) (1373:1373:1373))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_FG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr5\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1155:1155:1155))
        (PORT datab (377:377:377) (377:377:377))
        (PORT datac (1147:1147:1147) (1147:1147:1147))
        (PORT datad (618:618:618) (618:618:618))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datac (873:873:873) (873:873:873))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_BG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (356:356:356) (356:356:356))
        (PORT datad (1391:1391:1391) (1391:1391:1391))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_BG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr13\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datab (1131:1131:1131) (1131:1131:1131))
        (PORT datad (1132:1132:1132) (1132:1132:1132))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (868:868:868) (868:868:868))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1142:1142:1142))
        (PORT datab (1113:1113:1113) (1113:1113:1113))
        (PORT datac (1373:1373:1373) (1373:1373:1373))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1463:1463:1463) (1463:1463:1463))
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2584:2584:2584))
        (PORT d[1] (2274:2274:2274) (2274:2274:2274))
        (PORT d[2] (3096:3096:3096) (3096:3096:3096))
        (PORT d[3] (2503:2503:2503) (2503:2503:2503))
        (PORT d[4] (3249:3249:3249) (3249:3249:3249))
        (PORT d[5] (1889:1889:1889) (1889:1889:1889))
        (PORT d[6] (3920:3920:3920) (3920:3920:3920))
        (PORT d[7] (2090:2090:2090) (2090:2090:2090))
        (PORT d[8] (1423:1423:1423) (1423:1423:1423))
        (PORT d[9] (1785:1785:1785) (1785:1785:1785))
        (PORT d[10] (1479:1479:1479) (1479:1479:1479))
        (PORT d[11] (2396:2396:2396) (2396:2396:2396))
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2615:2615:2615))
        (PORT d[1] (2309:2309:2309) (2309:2309:2309))
        (PORT d[2] (3531:3531:3531) (3531:3531:3531))
        (PORT d[3] (2551:2551:2551) (2551:2551:2551))
        (PORT d[4] (2422:2422:2422) (2422:2422:2422))
        (PORT d[5] (1891:1891:1891) (1891:1891:1891))
        (PORT d[6] (3868:3868:3868) (3868:3868:3868))
        (PORT d[7] (2104:2104:2104) (2104:2104:2104))
        (PORT d[8] (1448:1448:1448) (1448:1448:1448))
        (PORT d[9] (2131:2131:2131) (2131:2131:2131))
        (PORT d[10] (2078:2078:2078) (2078:2078:2078))
        (PORT d[11] (2170:2170:2170) (2170:2170:2170))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1876:1876:1876) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1966:1966:1966) (1966:1966:1966))
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (1834:1834:1834) (1834:1834:1834))
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1924:1924:1924) (1924:1924:1924))
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (484:484:484) (484:484:484))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1105:1105:1105) (1105:1105:1105))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2558:2558:2558))
        (PORT d[1] (2085:2085:2085) (2085:2085:2085))
        (PORT d[2] (3538:3538:3538) (3538:3538:3538))
        (PORT d[3] (2058:2058:2058) (2058:2058:2058))
        (PORT d[4] (3231:3231:3231) (3231:3231:3231))
        (PORT d[5] (1855:1855:1855) (1855:1855:1855))
        (PORT d[6] (4374:4374:4374) (4374:4374:4374))
        (PORT d[7] (2090:2090:2090) (2090:2090:2090))
        (PORT d[8] (1408:1408:1408) (1408:1408:1408))
        (PORT d[9] (1775:1775:1775) (1775:1775:1775))
        (PORT d[10] (1463:1463:1463) (1463:1463:1463))
        (PORT d[11] (2383:2383:2383) (2383:2383:2383))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1895:1895:1895))
        (PORT d[1] (1751:1751:1751) (1751:1751:1751))
        (PORT d[2] (1776:1776:1776) (1776:1776:1776))
        (PORT d[3] (1858:1858:1858) (1858:1858:1858))
        (PORT d[4] (2544:2544:2544) (2544:2544:2544))
        (PORT d[5] (2813:2813:2813) (2813:2813:2813))
        (PORT d[6] (3165:3165:3165) (3165:3165:3165))
        (PORT d[7] (2769:2769:2769) (2769:2769:2769))
        (PORT d[8] (2582:2582:2582) (2582:2582:2582))
        (PORT d[9] (3249:3249:3249) (3249:3249:3249))
        (PORT d[10] (2774:2774:2774) (2774:2774:2774))
        (PORT d[11] (2733:2733:2733) (2733:2733:2733))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1325:1325:1325) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1415:1415:1415) (1415:1415:1415))
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1136:1136:1136))
        (PORT datab (1118:1118:1118) (1118:1118:1118))
        (PORT datac (1493:1493:1493) (1493:1493:1493))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1583:1583:1583) (1583:1583:1583))
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2333:2333:2333))
        (PORT d[1] (1764:1764:1764) (1764:1764:1764))
        (PORT d[2] (1790:1790:1790) (1790:1790:1790))
        (PORT d[3] (1868:1868:1868) (1868:1868:1868))
        (PORT d[4] (2727:2727:2727) (2727:2727:2727))
        (PORT d[5] (2819:2819:2819) (2819:2819:2819))
        (PORT d[6] (3128:3128:3128) (3128:3128:3128))
        (PORT d[7] (2776:2776:2776) (2776:2776:2776))
        (PORT d[8] (2591:2591:2591) (2591:2591:2591))
        (PORT d[9] (2800:2800:2800) (2800:2800:2800))
        (PORT d[10] (2546:2546:2546) (2546:2546:2546))
        (PORT d[11] (2778:2778:2778) (2778:2778:2778))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2603:2603:2603))
        (PORT d[1] (2300:2300:2300) (2300:2300:2300))
        (PORT d[2] (3508:3508:3508) (3508:3508:3508))
        (PORT d[3] (2531:2531:2531) (2531:2531:2531))
        (PORT d[4] (3222:3222:3222) (3222:3222:3222))
        (PORT d[5] (1902:1902:1902) (1902:1902:1902))
        (PORT d[6] (3918:3918:3918) (3918:3918:3918))
        (PORT d[7] (2098:2098:2098) (2098:2098:2098))
        (PORT d[8] (1438:1438:1438) (1438:1438:1438))
        (PORT d[9] (2119:2119:2119) (2119:2119:2119))
        (PORT d[10] (1488:1488:1488) (1488:1488:1488))
        (PORT d[11] (2180:2180:2180) (2180:2180:2180))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1832:1832:1832) (1832:1832:1832))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (1345:1345:1345) (1345:1345:1345))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1435:1435:1435) (1435:1435:1435))
        (PORT aclr (5414:5414:5414) (5414:5414:5414))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Mux0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (1048:1048:1048) (1048:1048:1048))
        (PORT datac (1130:1130:1130) (1130:1130:1130))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_BG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1105:1105:1105))
        (PORT datab (361:361:361) (361:361:361))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (1373:1373:1373) (1373:1373:1373))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_BG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector9\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector13\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (861:861:861) (861:861:861))
        (PORT datac (866:866:866) (866:866:866))
        (PORT datad (931:931:931) (931:931:931))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_CURSOR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1106:1106:1106))
        (PORT datab (849:849:849) (849:849:849))
        (PORT datac (877:877:877) (877:877:877))
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_CURSOR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_CURSOR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (1139:1139:1139) (1139:1139:1139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_CURSOR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector8\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1102:1102:1102))
        (PORT datab (866:866:866) (866:866:866))
        (PORT datac (924:924:924) (924:924:924))
        (PORT datad (1141:1141:1141) (1141:1141:1141))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector8\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1063:1063:1063) (1063:1063:1063))
        (PORT datac (867:867:867) (867:867:867))
        (PORT datad (930:930:930) (930:930:930))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector8\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (346:346:346) (346:346:346))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (1140:1140:1140) (1140:1140:1140))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_FG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datad (1393:1393:1393) (1393:1393:1393))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_FG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr13\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (615:615:615) (615:615:615))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1105:1105:1105) (1105:1105:1105))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (360:360:360) (360:360:360))
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5426:5426:5426) (5426:5426:5426))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (1105:1105:1105) (1105:1105:1105))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (491:491:491))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector10\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1085:1085:1085))
        (PORT datab (1060:1060:1060) (1060:1060:1060))
        (PORT datac (1159:1159:1159) (1159:1159:1159))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1163:1163:1163))
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (641:641:641) (641:641:641))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1124:1124:1124))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (1061:1061:1061) (1061:1061:1061))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_LAST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (643:643:643) (643:643:643))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_LAST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1007:1007:1007) (1007:1007:1007))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5435:5435:5435) (5435:5435:5435))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hsync_n\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datad (487:487:487) (487:487:487))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|data\[8\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1320:1320:1320))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (1819:1819:1819))
        (PORT d[1] (1926:1926:1926) (1926:1926:1926))
        (PORT d[2] (1932:1932:1932) (1932:1932:1932))
        (PORT d[3] (1885:1885:1885) (1885:1885:1885))
        (PORT d[4] (2089:2089:2089) (2089:2089:2089))
        (PORT d[5] (2144:2144:2144) (2144:2144:2144))
        (PORT d[6] (1981:1981:1981) (1981:1981:1981))
        (PORT d[7] (1870:1870:1870) (1870:1870:1870))
        (PORT d[8] (2059:2059:2059) (2059:2059:2059))
        (PORT d[9] (3564:3564:3564) (3564:3564:3564))
        (PORT d[10] (2857:2857:2857) (2857:2857:2857))
        (PORT d[11] (2662:2662:2662) (2662:2662:2662))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1433:1433:1433))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1991:1991:1991))
        (PORT d[1] (4101:4101:4101) (4101:4101:4101))
        (PORT d[2] (1892:1892:1892) (1892:1892:1892))
        (PORT d[3] (2089:2089:2089) (2089:2089:2089))
        (PORT d[4] (2229:2229:2229) (2229:2229:2229))
        (PORT d[5] (1903:1903:1903) (1903:1903:1903))
        (PORT d[6] (2183:2183:2183) (2183:2183:2183))
        (PORT d[7] (2514:2514:2514) (2514:2514:2514))
        (PORT d[8] (2642:2642:2642) (2642:2642:2642))
        (PORT d[9] (1820:1820:1820) (1820:1820:1820))
        (PORT d[10] (1800:1800:1800) (1800:1800:1800))
        (PORT d[11] (1809:1809:1809) (1809:1809:1809))
        (PORT clk (2115:2115:2115) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2091:2091:2091) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (860:860:860) (860:860:860))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (PORT ena (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector34\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1145:1145:1145))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|rgb\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1142:1142:1142))
        (PORT datac (463:463:463) (463:463:463))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector34\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (1130:1130:1130) (1130:1130:1130))
        (PORT datac (1133:1133:1133) (1133:1133:1133))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector35\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (1134:1134:1134) (1134:1134:1134))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector35\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (857:857:857))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (1215:1215:1215) (1215:1215:1215))
        (PORT datad (1194:1194:1194) (1194:1194:1194))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1821:1821:1821))
        (PORT clk (2124:2124:2124) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1924:1924:1924))
        (PORT d[1] (1935:1935:1935) (1935:1935:1935))
        (PORT d[2] (1954:1954:1954) (1954:1954:1954))
        (PORT d[3] (1830:1830:1830) (1830:1830:1830))
        (PORT d[4] (2140:2140:2140) (2140:2140:2140))
        (PORT d[5] (2714:2714:2714) (2714:2714:2714))
        (PORT d[6] (2741:2741:2741) (2741:2741:2741))
        (PORT d[7] (2901:2901:2901) (2901:2901:2901))
        (PORT d[8] (2134:2134:2134) (2134:2134:2134))
        (PORT d[9] (3598:3598:3598) (3598:3598:3598))
        (PORT d[10] (2172:2172:2172) (2172:2172:2172))
        (PORT d[11] (2145:2145:2145) (2145:2145:2145))
        (PORT clk (2124:2124:2124) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1897:1897:1897))
        (PORT clk (2124:2124:2124) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2073:2073:2073))
        (PORT d[1] (2274:2274:2274) (2274:2274:2274))
        (PORT d[2] (1958:1958:1958) (1958:1958:1958))
        (PORT d[3] (2156:2156:2156) (2156:2156:2156))
        (PORT d[4] (2310:2310:2310) (2310:2310:2310))
        (PORT d[5] (1970:1970:1970) (1970:1970:1970))
        (PORT d[6] (2241:2241:2241) (2241:2241:2241))
        (PORT d[7] (1913:1913:1913) (1913:1913:1913))
        (PORT d[8] (2673:2673:2673) (2673:2673:2673))
        (PORT d[9] (1867:1867:1867) (1867:1867:1867))
        (PORT d[10] (1864:1864:1864) (1864:1864:1864))
        (PORT d[11] (1848:1848:1848) (1848:1848:1848))
        (PORT clk (2123:2123:2123) (2123:2123:2123))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2099:2099:2099) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1147:1147:1147) (1147:1147:1147))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (PORT ena (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector34\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1160:1160:1160))
        (PORT datab (1185:1185:1185) (1185:1185:1185))
        (PORT datac (1217:1217:1217) (1217:1217:1217))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1866:1866:1866))
        (PORT clk (2193:2193:2193) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1987:1987:1987))
        (PORT d[1] (1996:1996:1996) (1996:1996:1996))
        (PORT d[2] (2016:2016:2016) (2016:2016:2016))
        (PORT d[3] (1894:1894:1894) (1894:1894:1894))
        (PORT d[4] (2183:2183:2183) (2183:2183:2183))
        (PORT d[5] (2738:2738:2738) (2738:2738:2738))
        (PORT d[6] (2785:2785:2785) (2785:2785:2785))
        (PORT d[7] (2992:2992:2992) (2992:2992:2992))
        (PORT d[8] (2164:2164:2164) (2164:2164:2164))
        (PORT d[9] (3616:3616:3616) (3616:3616:3616))
        (PORT d[10] (2149:2149:2149) (2149:2149:2149))
        (PORT d[11] (2208:2208:2208) (2208:2208:2208))
        (PORT clk (2193:2193:2193) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1942:1942:1942))
        (PORT clk (2193:2193:2193) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2034:2034:2034))
        (PORT d[1] (3173:3173:3173) (3173:3173:3173))
        (PORT d[2] (2739:2739:2739) (2739:2739:2739))
        (PORT d[3] (3137:3137:3137) (3137:3137:3137))
        (PORT d[4] (3331:3331:3331) (3331:3331:3331))
        (PORT d[5] (2945:2945:2945) (2945:2945:2945))
        (PORT d[6] (2727:2727:2727) (2727:2727:2727))
        (PORT d[7] (1946:1946:1946) (1946:1946:1946))
        (PORT d[8] (2719:2719:2719) (2719:2719:2719))
        (PORT d[9] (1913:1913:1913) (1913:1913:1913))
        (PORT d[10] (1910:1910:1910) (1910:1910:1910))
        (PORT d[11] (1846:1846:1846) (1846:1846:1846))
        (PORT clk (2192:2192:2192) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2659:2659:2659))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (PORT ena (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector33\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (1194:1194:1194) (1194:1194:1194))
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (1189:1189:1189) (1189:1189:1189))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1769:1769:1769))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1849:1849:1849))
        (PORT d[1] (1961:1961:1961) (1961:1961:1961))
        (PORT d[2] (1961:1961:1961) (1961:1961:1961))
        (PORT d[3] (1932:1932:1932) (1932:1932:1932))
        (PORT d[4] (2113:2113:2113) (2113:2113:2113))
        (PORT d[5] (2155:2155:2155) (2155:2155:2155))
        (PORT d[6] (1988:1988:1988) (1988:1988:1988))
        (PORT d[7] (2714:2714:2714) (2714:2714:2714))
        (PORT d[8] (1625:1625:1625) (1625:1625:1625))
        (PORT d[9] (1625:1625:1625) (1625:1625:1625))
        (PORT d[10] (2875:2875:2875) (2875:2875:2875))
        (PORT d[11] (1350:1350:1350) (1350:1350:1350))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1891:1891:1891))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1958:1958:1958))
        (PORT d[1] (2143:2143:2143) (2143:2143:2143))
        (PORT d[2] (1881:1881:1881) (1881:1881:1881))
        (PORT d[3] (2016:2016:2016) (2016:2016:2016))
        (PORT d[4] (2176:2176:2176) (2176:2176:2176))
        (PORT d[5] (1871:1871:1871) (1871:1871:1871))
        (PORT d[6] (2160:2160:2160) (2160:2160:2160))
        (PORT d[7] (2551:2551:2551) (2551:2551:2551))
        (PORT d[8] (1252:1252:1252) (1252:1252:1252))
        (PORT d[9] (1352:1352:1352) (1352:1352:1352))
        (PORT d[10] (1382:1382:1382) (1382:1382:1382))
        (PORT d[11] (1310:1310:1310) (1310:1310:1310))
        (PORT clk (2110:2110:2110) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1108:1108:1108) (1108:1108:1108))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (PORT ena (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector38\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (1184:1184:1184) (1184:1184:1184))
        (PORT datac (1216:1216:1216) (1216:1216:1216))
        (PORT datad (1104:1104:1104) (1104:1104:1104))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1758:1758:1758))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1414:1414:1414))
        (PORT d[1] (1437:1437:1437) (1437:1437:1437))
        (PORT d[2] (1489:1489:1489) (1489:1489:1489))
        (PORT d[3] (1424:1424:1424) (1424:1424:1424))
        (PORT d[4] (1643:1643:1643) (1643:1643:1643))
        (PORT d[5] (1464:1464:1464) (1464:1464:1464))
        (PORT d[6] (2709:2709:2709) (2709:2709:2709))
        (PORT d[7] (2573:2573:2573) (2573:2573:2573))
        (PORT d[8] (2108:2108:2108) (2108:2108:2108))
        (PORT d[9] (3574:3574:3574) (3574:3574:3574))
        (PORT d[10] (2805:2805:2805) (2805:2805:2805))
        (PORT d[11] (2675:2675:2675) (2675:2675:2675))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1866:1866:1866))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2022:2022:2022))
        (PORT d[1] (3222:3222:3222) (3222:3222:3222))
        (PORT d[2] (1924:1924:1924) (1924:1924:1924))
        (PORT d[3] (2130:2130:2130) (2130:2130:2130))
        (PORT d[4] (2259:2259:2259) (2259:2259:2259))
        (PORT d[5] (1919:1919:1919) (1919:1919:1919))
        (PORT d[6] (2224:2224:2224) (2224:2224:2224))
        (PORT d[7] (1924:1924:1924) (1924:1924:1924))
        (PORT d[8] (2653:2653:2653) (2653:2653:2653))
        (PORT d[9] (1840:1840:1840) (1840:1840:1840))
        (PORT d[10] (1833:1833:1833) (1833:1833:1833))
        (PORT d[11] (1820:1820:1820) (1820:1820:1820))
        (PORT clk (2120:2120:2120) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2587:2587:2587) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1081:1081:1081) (1081:1081:1081))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5458:5458:5458) (5458:5458:5458))
        (PORT clk (2107:2107:2107) (2107:2107:2107))
        (PORT ena (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector37\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (1183:1183:1183) (1183:1183:1183))
        (PORT datac (1215:1215:1215) (1215:1215:1215))
        (PORT datad (1082:1082:1082) (1082:1082:1082))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2069:2069:2069))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1874:1874:1874))
        (PORT d[1] (2024:2024:2024) (2024:2024:2024))
        (PORT d[2] (2004:2004:2004) (2004:2004:2004))
        (PORT d[3] (1935:1935:1935) (1935:1935:1935))
        (PORT d[4] (2140:2140:2140) (2140:2140:2140))
        (PORT d[5] (2210:2210:2210) (2210:2210:2210))
        (PORT d[6] (2031:2031:2031) (2031:2031:2031))
        (PORT d[7] (2775:2775:2775) (2775:2775:2775))
        (PORT d[8] (2543:2543:2543) (2543:2543:2543))
        (PORT d[9] (4144:4144:4144) (4144:4144:4144))
        (PORT d[10] (3490:3490:3490) (3490:3490:3490))
        (PORT d[11] (3516:3516:3516) (3516:3516:3516))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1934:1934:1934))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1914:1914:1914))
        (PORT d[1] (3518:3518:3518) (3518:3518:3518))
        (PORT d[2] (2658:2658:2658) (2658:2658:2658))
        (PORT d[3] (1803:1803:1803) (1803:1803:1803))
        (PORT d[4] (1816:1816:1816) (1816:1816:1816))
        (PORT d[5] (1814:1814:1814) (1814:1814:1814))
        (PORT d[6] (2090:2090:2090) (2090:2090:2090))
        (PORT d[7] (2603:2603:2603) (2603:2603:2603))
        (PORT d[8] (1831:1831:1831) (1831:1831:1831))
        (PORT d[9] (1813:1813:1813) (1813:1813:1813))
        (PORT d[10] (1990:1990:1990) (1990:1990:1990))
        (PORT d[11] (2615:2615:2615) (2615:2615:2615))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1279:1279:1279) (1279:1279:1279))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector36\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (625:625:625))
        (PORT datab (612:612:612) (612:612:612))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (1283:1283:1283) (1283:1283:1283))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2062:2062:2062))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2275:2275:2275))
        (PORT d[1] (2433:2433:2433) (2433:2433:2433))
        (PORT d[2] (2744:2744:2744) (2744:2744:2744))
        (PORT d[3] (2699:2699:2699) (2699:2699:2699))
        (PORT d[4] (3743:3743:3743) (3743:3743:3743))
        (PORT d[5] (2683:2683:2683) (2683:2683:2683))
        (PORT d[6] (2043:2043:2043) (2043:2043:2043))
        (PORT d[7] (2793:2793:2793) (2793:2793:2793))
        (PORT d[8] (2577:2577:2577) (2577:2577:2577))
        (PORT d[9] (4157:4157:4157) (4157:4157:4157))
        (PORT d[10] (3516:3516:3516) (3516:3516:3516))
        (PORT d[11] (4039:4039:4039) (4039:4039:4039))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1943:1943:1943))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1935:1935:1935))
        (PORT d[1] (3548:3548:3548) (3548:3548:3548))
        (PORT d[2] (2669:2669:2669) (2669:2669:2669))
        (PORT d[3] (1808:1808:1808) (1808:1808:1808))
        (PORT d[4] (1853:1853:1853) (1853:1853:1853))
        (PORT d[5] (1835:1835:1835) (1835:1835:1835))
        (PORT d[6] (2113:2113:2113) (2113:2113:2113))
        (PORT d[7] (2619:2619:2619) (2619:2619:2619))
        (PORT d[8] (1824:1824:1824) (1824:1824:1824))
        (PORT d[9] (1840:1840:1840) (1840:1840:1840))
        (PORT d[10] (1989:1989:1989) (1989:1989:1989))
        (PORT d[11] (2627:2627:2627) (2627:2627:2627))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1093:1093:1093) (1093:1093:1093))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector40\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (629:629:629))
        (PORT datab (616:616:616) (616:616:616))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (1088:1088:1088) (1088:1088:1088))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1791:1791:1791))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1864:1864:1864))
        (PORT d[1] (1983:1983:1983) (1983:1983:1983))
        (PORT d[2] (1975:1975:1975) (1975:1975:1975))
        (PORT d[3] (1926:1926:1926) (1926:1926:1926))
        (PORT d[4] (2131:2131:2131) (2131:2131:2131))
        (PORT d[5] (2177:2177:2177) (2177:2177:2177))
        (PORT d[6] (2184:2184:2184) (2184:2184:2184))
        (PORT d[7] (2755:2755:2755) (2755:2755:2755))
        (PORT d[8] (2511:2511:2511) (2511:2511:2511))
        (PORT d[9] (3821:3821:3821) (3821:3821:3821))
        (PORT d[10] (3227:3227:3227) (3227:3227:3227))
        (PORT d[11] (3473:3473:3473) (3473:3473:3473))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1919:1919:1919))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1467:1467:1467))
        (PORT d[1] (1334:1334:1334) (1334:1334:1334))
        (PORT d[2] (2634:2634:2634) (2634:2634:2634))
        (PORT d[3] (1406:1406:1406) (1406:1406:1406))
        (PORT d[4] (1375:1375:1375) (1375:1375:1375))
        (PORT d[5] (1317:1317:1317) (1317:1317:1317))
        (PORT d[6] (1393:1393:1393) (1393:1393:1393))
        (PORT d[7] (2581:2581:2581) (2581:2581:2581))
        (PORT d[8] (1781:1781:1781) (1781:1781:1781))
        (PORT d[9] (1790:1790:1790) (1790:1790:1790))
        (PORT d[10] (1960:1960:1960) (1960:1960:1960))
        (PORT d[11] (2599:2599:2599) (2599:2599:2599))
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2079:2079:2079) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5445:5445:5445) (5445:5445:5445))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
        (PORT ena (1252:1252:1252) (1252:1252:1252))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector39\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (613:613:613) (613:613:613))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\led_a\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2930:2930:2930) (2930:2930:2930))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\led_b\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3237:3237:3237) (3237:3237:3237))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\hsync_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2870:2870:2870) (2870:2870:2870))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\vsync_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2668:2668:2668) (2668:2668:2668))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3024:3024:3024) (3024:3024:3024))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2940:2940:2940) (2940:2940:2940))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3024:3024:3024) (3024:3024:3024))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3131:3131:3131) (3131:3131:3131))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2880:2880:2880) (2880:2880:2880))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2952:2952:2952) (2952:2952:2952))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\b\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2511:2511:2511) (2511:2511:2511))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\b\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2399:2399:2399) (2399:2399:2399))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\uart_tx\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3334:3334:3334) (3334:3334:3334))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
)
