{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585918527801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585918527824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 21:55:27 2020 " "Processing started: Fri Apr 03 21:55:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585918527824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585918527824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10lite -c de10lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10lite -c de10lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585918527824 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585918528273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585918528330 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "de10lite_qsys.qsys " "Elaborating Platform Designer system entity \"de10lite_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585918538256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:42 Progress: Loading qsys/de10lite_qsys.qsys " "2020.04.03.21:55:42 Progress: Loading qsys/de10lite_qsys.qsys" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918542652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:43 Progress: Reading input file " "2020.04.03.21:55:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918543165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:43 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 17.1\] " "2020.04.03.21:55:43 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918543287 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Avl_dmem: Used altera_avalon_mm_bridge 19.1 (instead of 17.1) " "Avl_dmem: Used altera_avalon_mm_bridge 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module avl_dmem " "2020.04.03.21:55:44 Progress: Parameterizing module avl_dmem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding avl_imem \[altera_avalon_mm_bridge 17.1\] " "2020.04.03.21:55:44 Progress: Adding avl_imem \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544397 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Avl_imem: Used altera_avalon_mm_bridge 19.1 (instead of 17.1) " "Avl_imem: Used altera_avalon_mm_bridge 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module avl_imem " "2020.04.03.21:55:44 Progress: Parameterizing module avl_imem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding avl_uart \[altera_avalon_mm_bridge 17.1\] " "2020.04.03.21:55:44 Progress: Adding avl_uart \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544401 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Avl_uart: Used altera_avalon_mm_bridge 19.1 (instead of 17.1) " "Avl_uart: Used altera_avalon_mm_bridge 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module avl_uart " "2020.04.03.21:55:44 Progress: Parameterizing module avl_uart" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding bld_id \[altera_avalon_pio 17.1\] " "2020.04.03.21:55:44 Progress: Adding bld_id \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544404 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Bld_id: Used altera_avalon_pio 19.1 (instead of 17.1) " "Bld_id: Used altera_avalon_pio 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module bld_id " "2020.04.03.21:55:44 Progress: Parameterizing module bld_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding clk \[clock_source 17.1\] " "2020.04.03.21:55:44 Progress: Adding clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544440 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk: Used clock_source 19.1 (instead of 17.1) " "Clk: Used clock_source 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module clk " "2020.04.03.21:55:44 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding clk_sdram \[altera_clock_bridge 17.1\] " "2020.04.03.21:55:44 Progress: Adding clk_sdram \[altera_clock_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544529 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_sdram: Used altera_clock_bridge 19.1 (instead of 17.1) " "Clk_sdram: Used altera_clock_bridge 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module clk_sdram " "2020.04.03.21:55:44 Progress: Parameterizing module clk_sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding default_slave \[altera_error_response_slave 17.1\] " "2020.04.03.21:55:44 Progress: Adding default_slave \[altera_error_response_slave 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544548 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Default_slave: Used altera_error_response_slave 19.1 (instead of 17.1) " "Default_slave: Used altera_error_response_slave 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module default_slave " "2020.04.03.21:55:44 Progress: Parameterizing module default_slave" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\] " "2020.04.03.21:55:44 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544569 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_ram: Used altera_avalon_onchip_memory2 19.1 (instead of 17.1) " "Onchip_ram: Used altera_avalon_onchip_memory2 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module onchip_ram " "2020.04.03.21:55:44 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 17.1\] " "2020.04.03.21:55:44 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544594 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_hex_1_0: Used altera_avalon_pio 19.1 (instead of 17.1) " "Pio_hex_1_0: Used altera_avalon_pio 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module pio_hex_1_0 " "2020.04.03.21:55:44 Progress: Parameterizing module pio_hex_1_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 17.1\] " "2020.04.03.21:55:44 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544596 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_hex_3_2: Used altera_avalon_pio 19.1 (instead of 17.1) " "Pio_hex_3_2: Used altera_avalon_pio 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module pio_hex_3_2 " "2020.04.03.21:55:44 Progress: Parameterizing module pio_hex_3_2" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 17.1\] " "2020.04.03.21:55:44 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544599 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_hex_5_4: Used altera_avalon_pio 19.1 (instead of 17.1) " "Pio_hex_5_4: Used altera_avalon_pio 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module pio_hex_5_4 " "2020.04.03.21:55:44 Progress: Parameterizing module pio_hex_5_4" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding pio_led \[altera_avalon_pio 17.1\] " "2020.04.03.21:55:44 Progress: Adding pio_led \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544601 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_led: Used altera_avalon_pio 19.1 (instead of 17.1) " "Pio_led: Used altera_avalon_pio 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module pio_led " "2020.04.03.21:55:44 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding pio_sw \[altera_avalon_pio 17.1\] " "2020.04.03.21:55:44 Progress: Adding pio_sw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_sw: Used altera_avalon_pio 19.1 (instead of 17.1) " "Pio_sw: Used altera_avalon_pio 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module pio_sw " "2020.04.03.21:55:44 Progress: Parameterizing module pio_sw" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2020.04.03.21:55:44 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544606 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram: Used altera_avalon_new_sdram_controller 19.1 (instead of 17.1) " "Sdram: Used altera_avalon_new_sdram_controller 19.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing module sdram " "2020.04.03.21:55:44 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Building connections " "2020.04.03.21:55:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Parameterizing connections " "2020.04.03.21:55:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:44 Progress: Validating " "2020.04.03.21:55:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918544661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.03.21:55:45 Progress: Done reading input file " "2020.04.03.21:55:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918545063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "De10lite_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918545450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_qsys: Generating de10lite_qsys \"de10lite_qsys\" for QUARTUS_SYNTH " "De10lite_qsys: Generating de10lite_qsys \"de10lite_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918546438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918548880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918548895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918548902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918548908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_dmem: \"de10lite_qsys\" instantiated altera_avalon_mm_bridge \"avl_dmem\" " "Avl_dmem: \"de10lite_qsys\" instantiated altera_avalon_mm_bridge \"avl_dmem\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Starting RTL generation for module 'de10lite_qsys_bld_id' " "Bld_id: Starting RTL generation for module 'de10lite_qsys_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_qsys_bld_id --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0003_bld_id_gen//de10lite_qsys_bld_id_component_configuration.pl  --do_build_sim=0  \] " "Bld_id:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_qsys_bld_id --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0003_bld_id_gen//de10lite_qsys_bld_id_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Done RTL generation for module 'de10lite_qsys_bld_id' " "Bld_id: Done RTL generation for module 'de10lite_qsys_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: \"de10lite_qsys\" instantiated altera_avalon_pio \"bld_id\" " "Bld_id: \"de10lite_qsys\" instantiated altera_avalon_pio \"bld_id\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave: \"de10lite_qsys\" instantiated altera_error_response_slave \"default_slave\" " "Default_slave: \"de10lite_qsys\" instantiated altera_error_response_slave \"default_slave\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'de10lite_qsys_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'de10lite_qsys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_qsys_onchip_ram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0004_onchip_ram_gen//de10lite_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_qsys_onchip_ram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0004_onchip_ram_gen//de10lite_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'de10lite_qsys_onchip_ram' " "Onchip_ram: Done RTL generation for module 'de10lite_qsys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"de10lite_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"de10lite_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Starting RTL generation for module 'de10lite_qsys_pio_hex_1_0' " "Pio_hex_1_0: Starting RTL generation for module 'de10lite_qsys_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_qsys_pio_hex_1_0 --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0005_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0005_pio_hex_1_0_gen//de10lite_qsys_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_hex_1_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_qsys_pio_hex_1_0 --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0005_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0005_pio_hex_1_0_gen//de10lite_qsys_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Done RTL generation for module 'de10lite_qsys_pio_hex_1_0' " "Pio_hex_1_0: Done RTL generation for module 'de10lite_qsys_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918552991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: \"de10lite_qsys\" instantiated altera_avalon_pio \"pio_hex_1_0\" " "Pio_hex_1_0: \"de10lite_qsys\" instantiated altera_avalon_pio \"pio_hex_1_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'de10lite_qsys_pio_led' " "Pio_led: Starting RTL generation for module 'de10lite_qsys_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_qsys_pio_led --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0006_pio_led_gen//de10lite_qsys_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_qsys_pio_led --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0006_pio_led_gen//de10lite_qsys_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'de10lite_qsys_pio_led' " "Pio_led: Done RTL generation for module 'de10lite_qsys_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"de10lite_qsys\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"de10lite_qsys\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Starting RTL generation for module 'de10lite_qsys_pio_sw' " "Pio_sw: Starting RTL generation for module 'de10lite_qsys_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_qsys_pio_sw --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0007_pio_sw_gen//de10lite_qsys_pio_sw_component_configuration.pl  --do_build_sim=0  \] " "Pio_sw:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_qsys_pio_sw --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0007_pio_sw_gen//de10lite_qsys_pio_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Done RTL generation for module 'de10lite_qsys_pio_sw' " "Pio_sw: Done RTL generation for module 'de10lite_qsys_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: \"de10lite_qsys\" instantiated altera_avalon_pio \"pio_sw\" " "Pio_sw: \"de10lite_qsys\" instantiated altera_avalon_pio \"pio_sw\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'de10lite_qsys_sdram' " "Sdram: Starting RTL generation for module 'de10lite_qsys_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_qsys_sdram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0008_sdram_gen//de10lite_qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_qsys_sdram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_7873872417720186126.dir/0008_sdram_gen//de10lite_qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918553656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'de10lite_qsys_sdram' " "Sdram: Done RTL generation for module 'de10lite_qsys_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918554086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"de10lite_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"de10lite_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918554116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918556475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918556668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918556879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918557052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918557307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918557513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918557734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918557934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918558132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"de10lite_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"de10lite_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"de10lite_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"de10lite_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\" " "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\" " "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\" " "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\" " "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\" " "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\" " "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\" " "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\" " "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\" " "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918560955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918561253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918561576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918561587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918561598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918561608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_qsys: Done \"de10lite_qsys\" with 42 modules, 61 files " "De10lite_qsys: Done \"de10lite_qsys\" with 42 modules, 61 files" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918561610 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "de10lite_qsys.qsys " "Finished elaborating Platform Designer system entity \"de10lite_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585918562793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918562961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918562961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite " "Found entity 1: de10lite" {  } { { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918562970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918562970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ifu " "Found entity 1: scr1_pipe_ifu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918562979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918562979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_idu " "Found entity 1: scr1_pipe_idu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_idu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918562988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918562988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_exu " "Found entity 1: scr1_pipe_exu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_exu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918562997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918562997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_csr " "Found entity 1: scr1_pipe_csr" {  } { { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_hdu " "Found entity 1: scr1_pipe_hdu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_hdu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ialu " "Found entity 1: scr1_pipe_ialu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_lsu " "Found entity 1: scr1_pipe_lsu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_lsu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_mprf " "Found entity 1: scr1_pipe_mprf" {  } { { "../../../scr1/src/pipeline/scr1_pipe_mprf.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_tdu " "Found entity 1: scr1_pipe_tdu" {  } { { "../../../scr1/src/pipeline/scr1_pipe_tdu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_ipic " "Found entity 1: scr1_ipic" {  } { { "../../../scr1/src/pipeline/scr1_ipic.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_top " "Found entity 1: scr1_pipe_top" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dm " "Found entity 1: scr1_dm" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmi " "Found entity 1: scr1_dmi" {  } { { "../../../scr1/src/core/scr1_dmi.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_scu " "Found entity 1: scr1_scu" {  } { { "../../../scr1/src/core/scr1_scu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_shift_reg " "Found entity 1: scr1_tapc_shift_reg" {  } { { "../../../scr1/src/core/scr1_tapc_shift_reg.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_synchronizer " "Found entity 1: scr1_tapc_synchronizer" {  } { { "../../../scr1/src/core/scr1_tapc_synchronizer.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc " "Found entity 1: scr1_tapc" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv 6 6 " "Found 6 design units, including 6 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_reset_buf_cell " "Found entity 1: scr1_reset_buf_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563090 ""} { "Info" "ISGN_ENTITY_NAME" "2 scr1_reset_sync_cell " "Found entity 2: scr1_reset_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563090 ""} { "Info" "ISGN_ENTITY_NAME" "3 scr1_reset_buf_qlfy_cell " "Found entity 3: scr1_reset_buf_qlfy_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563090 ""} { "Info" "ISGN_ENTITY_NAME" "4 scr1_reset_and2_cell " "Found entity 4: scr1_reset_and2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563090 ""} { "Info" "ISGN_ENTITY_NAME" "5 scr1_reset_and3_cell " "Found entity 5: scr1_reset_and3_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563090 ""} { "Info" "ISGN_ENTITY_NAME" "6 scr1_reset_mux2_cell " "Found entity 6: scr1_reset_mux2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_core_top " "Found entity 1: scr1_core_top" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_ahb " "Found entity 1: scr1_imem_ahb" {  } { { "../../../scr1/src/top/scr1_imem_ahb.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_router " "Found entity 1: scr1_imem_router" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_ahb " "Found entity 1: scr1_dmem_ahb" {  } { { "../../../scr1/src/top/scr1_dmem_ahb.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_router " "Found entity 1: scr1_dmem_router" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dp_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dp_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dp_memory " "Found entity 1: scr1_dp_memory" {  } { { "../../../scr1/src/top/scr1_dp_memory.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dp_memory.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tcm " "Found entity 1: scr1_tcm" {  } { { "../../../scr1/src/top/scr1_tcm.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_timer " "Found entity 1: scr1_timer" {  } { { "../../../scr1/src/top/scr1_timer.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_top_ahb " "Found entity 1: scr1_top_ahb" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE ahb_avalon_bridge.sv(12) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(12): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ ahb_avalon_bridge.sv(13) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(13): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ahb_avalon_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ahb_avalon_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_avalon_bridge " "Found entity 1: ahb_avalon_bridge" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "ip/uart/raminfr.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "ip/uart/uart_wb.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "ip/uart/uart_transmitter.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "ip/uart/uart_top.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "ip/uart/uart_tfifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "ip/uart/uart_sync_flops.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "ip/uart/uart_rfifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/de10lite_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/de10lite_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys " "Found entity 1: de10lite_qsys" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/de10lite_qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOG_WRITE_DATA log_write_data altera_error_response_slave.sv(46) " "Verilog HDL Declaration information at altera_error_response_slave.sv(46): object \"LOG_WRITE_DATA\" differs only in case from object \"log_write_data\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave " "Found entity 1: altera_error_response_slave" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_error_response_slave_reg_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_error_response_slave_reg_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_reg_fifo " "Found entity 1: altera_error_response_slave_reg_fifo" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave_reg_fifo.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave_reg_fifo.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_error_response_slave_resp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_error_response_slave_resp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_resp_logic " "Found entity 1: altera_error_response_slave_resp_logic" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave_resp_logic.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave_resp_logic.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/de10lite_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563336 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563382 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563382 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563382 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563382 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563458 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de10lite_qsys/submodules/altera_reset_controller.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de10lite_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/de10lite_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/de10lite_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_bld_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_bld_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_bld_id " "Found entity 1: de10lite_qsys_bld_id" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_bld_id.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_bld_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0 " "Found entity 1: de10lite_qsys_mm_interconnect_0" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de10lite_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: de10lite_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de10lite_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: de10lite_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: de10lite_qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: de10lite_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563756 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_qsys_mm_interconnect_0_router " "Found entity 2: de10lite_qsys_mm_interconnect_0_router" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: de10lite_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563771 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_qsys_mm_interconnect_0_router_001 " "Found entity 2: de10lite_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: de10lite_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563778 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_qsys_mm_interconnect_0_router_002 " "Found entity 2: de10lite_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: de10lite_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563784 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_qsys_mm_interconnect_0_router_004 " "Found entity 2: de10lite_qsys_mm_interconnect_0_router_004" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: de10lite_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563791 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_qsys_mm_interconnect_0_router_005 " "Found entity 2: de10lite_qsys_mm_interconnect_0_router_005" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de10lite_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585918563795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: de10lite_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563797 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_qsys_mm_interconnect_0_router_006 " "Found entity 2: de10lite_qsys_mm_interconnect_0_router_006" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: de10lite_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: de10lite_qsys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: de10lite_qsys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: de10lite_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de10lite_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_onchip_ram " "Found entity 1: de10lite_qsys_onchip_ram" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_hex_1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_hex_1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_pio_hex_1_0 " "Found entity 1: de10lite_qsys_pio_hex_1_0" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_hex_1_0.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_hex_1_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_pio_led " "Found entity 1: de10lite_qsys_pio_led" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_led.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_pio_sw " "Found entity 1: de10lite_qsys_pio_sw" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_sw.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_qsys_sdram_input_efifo_module " "Found entity 1: de10lite_qsys_sdram_input_efifo_module" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563905 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_qsys_sdram " "Found entity 2: de10lite_qsys_sdram" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918563905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918563905 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918563906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918563906 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at de10lite_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1585918563999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at de10lite_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1585918563999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at de10lite_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1585918563999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at de10lite_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1585918564001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10lite " "Elaborating entity \"de10lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585918564202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:i_pll " "Elaborating entity \"pll\" for hierarchy \"pll:i_pll\"" {  } { { "de10lite.sv" "i_pll" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:i_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:i_pll\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:i_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:i_pll\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:i_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:i_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 3000 " "Parameter \"clk2_phase_shift\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918564426 ""}  } { { "ip/pll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585918564426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918564493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918564493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_top_ahb scr1_top_ahb:i_scr1 " "Elaborating entity \"scr1_top_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\"" {  } { { "de10lite.sv" "i_scr1" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_sync_cell scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync " "Elaborating entity \"scr1_reset_sync_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_pwrup_rstn_reset_sync" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_buf_cell scr1_top_ahb:i_scr1\|scr1_reset_buf_cell:i_reset_buf_cell " "Elaborating entity \"scr1_reset_buf_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_buf_cell:i_reset_buf_cell\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_reset_buf_cell" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_core_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top " "Elaborating entity \"scr1_core_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_core_top" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_scu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu " "Elaborating entity \"scr1_scu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_scu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dm_rst_n_qlfy scr1_scu.sv(123) " "Verilog HDL or VHDL warning at scr1_scu.sv(123): object \"dm_rst_n_qlfy\" assigned a value but never read" {  } { { "../../../scr1/src/core/scr1_scu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585918564772 "|de10lite|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_buf_qlfy_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell " "Elaborating entity \"scr1_reset_buf_qlfy_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell\"" {  } { { "../../../scr1/src/core/scr1_scu.sv" "i_sys_rstn_buf_qlfy_cell" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_and2_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell " "Elaborating entity \"scr1_reset_and2_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc_rstn_and2_cell" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top " "Elaborating entity \"scr1_pipe_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_pipe_top" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ifu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu " "Elaborating entity \"scr1_pipe_ifu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_ifu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918564980 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(258) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(258): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 258 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918564985 "|de10lite|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(333) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(333): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918564987 "|de10lite|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(500) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(500): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 500 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918564990 "|de10lite|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_idu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu " "Elaborating entity \"scr1_pipe_idu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_idu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_exu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu " "Elaborating entity \"scr1_pipe_exu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_exu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ialu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu " "Elaborating entity \"scr1_pipe_ialu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_exu.sv" "i_ialu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565232 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ialu.sv(343) " "Verilog HDL Case Statement information at scr1_pipe_ialu.sv(343): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 343 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918565239 "|de10lite|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_lsu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu " "Elaborating entity \"scr1_pipe_lsu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_exu.sv" "i_lsu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_mprf scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf " "Elaborating entity \"scr1_pipe_mprf\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_mprf" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_csr scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr " "Elaborating entity \"scr1_pipe_csr\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_csr" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565488 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_csr.sv(792) " "Verilog HDL Case Statement information at scr1_pipe_csr.sv(792): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 792 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918565500 "|de10lite|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_csr.sv(838) " "Verilog HDL Case Statement information at scr1_pipe_csr.sv(838): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 838 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918565502 "|de10lite|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_ipic scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic " "Elaborating entity \"scr1_ipic\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_ipic" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_tdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu " "Elaborating entity \"scr1_pipe_tdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_tdu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_hdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu " "Elaborating entity \"scr1_pipe_hdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_top.sv" "i_pipe_hdu" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc " "Elaborating entity \"scr1_tapc\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565896 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_tapc.sv(170) " "Verilog HDL Case Statement information at scr1_tapc.sv(170): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918565902 "|de10lite|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_bypass_reg" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_tap_idcode_reg" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918565986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_synchronizer scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer " "Elaborating entity \"scr1_tapc_synchronizer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc_synchronizer" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918566033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmi scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi " "Elaborating entity \"scr1_dmi\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dmi" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918566076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dm scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm " "Elaborating entity \"scr1_dm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dm" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918566140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tcm scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm " "Elaborating entity \"scr1_tcm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_tcm" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918566397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dp_memory scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory " "Elaborating entity \"scr1_dp_memory\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\"" {  } { { "../../../scr1/src/top/scr1_tcm.sv" "i_dp_memory" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918566435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_timer scr1_top_ahb:i_scr1\|scr1_timer:i_timer " "Elaborating entity \"scr1_timer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_timer:i_timer\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_timer" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918566967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_router scr1_top_ahb:i_scr1\|scr1_imem_router:i_imem_router " "Elaborating entity \"scr1_imem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_router:i_imem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_router" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567028 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_imem_router.sv(79) " "Verilog HDL Case Statement information at scr1_imem_router.sv(79): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918567029 "|de10lite|scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_router scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router " "Elaborating entity \"scr1_dmem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_router" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567055 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dmem_router.sv(110) " "Verilog HDL Case Statement information at scr1_dmem_router.sv(110): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1585918567056 "|de10lite|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_ahb scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb " "Elaborating entity \"scr1_imem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_ahb" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_ahb scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb " "Elaborating entity \"scr1_dmem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_ahb" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:i_uart " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:i_uart\"" {  } { { "de10lite.sv" "i_uart" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567202 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n uart_top.v(327) " "Verilog HDL Display System Task info at uart_top.v(327): (...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n" {  } { { "ip/uart/uart_top.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 327 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918567203 "|de10lite|uart_top:i_uart"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "ip/uart/uart_top.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918567203 "|de10lite|uart_top:i_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:i_uart\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:i_uart\|uart_wb:wb_interface\"" {  } { { "ip/uart/uart_top.v" "wb_interface" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "ip/uart/uart_wb.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918567227 "|de10lite|uart_top:i_uart|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:i_uart\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\"" {  } { { "ip/uart/uart_top.v" "regs" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567262 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567262 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567262 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567262 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567263 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567263 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567263 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567263 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567263 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567263 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567264 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567265 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567265 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567265 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567265 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567266 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567266 "|de10lite|uart_top:i_uart|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "ip/uart/uart_regs.v" "transmitter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "ip/uart/uart_transmitter.v" "fifo_tx" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "ip/uart/uart_tfifo.v" "tfifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "ip/uart/uart_regs.v" "i_uart_sync_flops" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "ip/uart/uart_regs.v" "receiver" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918567429 "|de10lite|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918567429 "|de10lite|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567438 "|de10lite|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918567439 "|de10lite|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "ip/uart/uart_receiver.v" "fifo_rx" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_avalon_bridge ahb_avalon_bridge:i_ahb_imem " "Elaborating entity \"ahb_avalon_bridge\" for hierarchy \"ahb_avalon_bridge:i_ahb_imem\"" {  } { { "de10lite.sv" "i_ahb_imem" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys de10lite_qsys:i_de10lite_qsys " "Elaborating entity \"de10lite_qsys\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\"" {  } { { "de10lite.sv" "i_de10lite_qsys" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge de10lite_qsys:i_de10lite_qsys\|altera_avalon_mm_bridge:avl_dmem " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|altera_avalon_mm_bridge:avl_dmem\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "avl_dmem" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge de10lite_qsys:i_de10lite_qsys\|altera_avalon_mm_bridge:avl_uart " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|altera_avalon_mm_bridge:avl_uart\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "avl_uart" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_bld_id de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_bld_id:bld_id " "Elaborating entity \"de10lite_qsys_bld_id\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_bld_id:bld_id\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "bld_id" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave de10lite_qsys:i_de10lite_qsys\|altera_error_response_slave:default_slave " "Elaborating entity \"altera_error_response_slave\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|altera_error_response_slave:default_slave\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "default_slave" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_write_in altera_error_response_slave.sv(267) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(267): object \"av_write_in\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918567772 "|de10lite|de10lite_qsys:i_de10lite_qsys|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_read_in altera_error_response_slave.sv(268) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(268): object \"av_read_in\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918567772 "|de10lite|de10lite_qsys:i_de10lite_qsys|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_address_in altera_error_response_slave.sv(269) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(269): object \"av_address_in\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918567772 "|de10lite|de10lite_qsys:i_de10lite_qsys|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_writedata_in altera_error_response_slave.sv(270) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(270): object \"av_writedata_in\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918567772 "|de10lite|de10lite_qsys:i_de10lite_qsys|altera_error_response_slave:default_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic de10lite_qsys:i_de10lite_qsys\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" "write_channel_resp" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic de10lite_qsys:i_de10lite_qsys\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" "read_channel_resp" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_error_response_slave.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_onchip_ram de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram " "Elaborating entity \"de10lite_qsys_onchip_ram\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "onchip_ram" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918567904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "the_altsyncram" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918568115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918568178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de10lite.hex " "Parameter \"init_file\" = \"de10lite.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918568178 ""}  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585918568178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gf1 " "Found entity 1: altsyncram_4gf1" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918568295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918568295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gf1 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated " "Elaborating entity \"altsyncram_4gf1\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918568297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_pio_hex_1_0 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_pio_hex_1_0:pio_hex_1_0 " "Elaborating entity \"de10lite_qsys_pio_hex_1_0\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_pio_hex_1_0:pio_hex_1_0\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "pio_hex_1_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918568921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_pio_led de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_pio_led:pio_led " "Elaborating entity \"de10lite_qsys_pio_led\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_pio_led:pio_led\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "pio_led" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918568961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_pio_sw de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_pio_sw:pio_sw " "Elaborating entity \"de10lite_qsys_pio_sw\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_pio_sw:pio_sw\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "pio_sw" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918568998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_sdram de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_sdram:sdram " "Elaborating entity \"de10lite_qsys_sdram\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_sdram:sdram\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "sdram" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918569035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_sdram_input_efifo_module de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_sdram:sdram\|de10lite_qsys_sdram_input_efifo_module:the_de10lite_qsys_sdram_input_efifo_module " "Elaborating entity \"de10lite_qsys_sdram_input_efifo_module\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_sdram:sdram\|de10lite_qsys_sdram_input_efifo_module:the_de10lite_qsys_sdram_input_efifo_module\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "the_de10lite_qsys_sdram_input_efifo_module" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918569160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "mm_interconnect_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918569207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avl_imem_m0_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918569870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918569918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918569968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avl_uart_s0_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "pio_led_s1_translator" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avl_imem_m0_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avl_dmem_m0_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "default_slave_axi_error_if_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918570218 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918570219 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1585918570226 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "onchip_ram_s1_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "onchip_ram_s1_agent_rsp_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918570840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avl_uart_s0_agent" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avl_uart_s0_agent_rsp_fifo" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router:router " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "router" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_default_decode de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router:router\|de10lite_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router:router\|de10lite_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_001 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_001\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "router_001" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_001_default_decode de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_001:router_001\|de10lite_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_001:router_001\|de10lite_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_002 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_002\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "router_002" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_002_default_decode de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_002:router_002\|de10lite_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_002:router_002\|de10lite_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_004 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_004\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "router_004" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_004_default_decode de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_004:router_004\|de10lite_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_004:router_004\|de10lite_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_005 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_005\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "router_005" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_005_default_decode de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_005:router_005\|de10lite_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_005:router_005\|de10lite_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_006 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_006\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "router_006" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_router_006_default_decode de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_006:router_006\|de10lite_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_router_006:router_006\|de10lite_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avl_imem_m0_limiter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "onchip_ram_s1_burst_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_cmd_demux de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_cmd_demux_001 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918571978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_cmd_mux de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_cmd_mux_004 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_rsp_demux de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_rsp_demux_003 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_rsp_demux_004 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_rsp_demux_004\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 3870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_rsp_mux de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_rsp_mux_001 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_rsp_mux_001.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "onchip_ram_s1_rsp_width_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572792 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1585918572827 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1585918572827 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918572893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918572915 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918572917 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918572918 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "onchip_ram_s1_cmd_width_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918573025 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918573027 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1585918573027 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573100 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1585918573118 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1585918573118 "|de10lite|de10lite_qsys:i_de10lite_qsys|de10lite_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "crosser" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_avalon_st_adapter de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0.v" 4571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de10lite_qsys:i_de10lite_qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/de10lite_qsys/de10lite_qsys.v" "rst_controller" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_qsys:i_de10lite_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_qsys:i_de10lite_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_qsys:i_de10lite_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/de10lite_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918573718 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1585918589342 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1585918589342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585918592446 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 4 " "Parameter WIDTH_BYTEENA_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "BYTEENA_REG_B CLOCK0 " "Parameter BYTEENA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585918617515 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1585918617515 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585918617515 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|Mult0\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "Mult0" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918617520 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585918617520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918617721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 4 " "Parameter \"WIDTH_BYTEENA_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK0 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918617721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585918617721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i262.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i262.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i262 " "Found entity 1: altsyncram_i262" {  } { { "db/altsyncram_i262.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_i262.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918617798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918617798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/decode_csa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918617941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918617941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9ob " "Found entity 1: mux_9ob" {  } { { "db/mux_9ob.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/mux_9ob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918618055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918618055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0\"" {  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 328 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918618299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918618299 ""}  } { { "../../../scr1/src/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv" 328 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585918618299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/mult_16t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918618389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918618389 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a17 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a49 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a16 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a48 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a1 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a33 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a0 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a32 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a2 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a34 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a18 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a50 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a3 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a35 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a19 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a51 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a4 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a36 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a20 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a52 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a5 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a37 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a21 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a53 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a6 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a38 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a22 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a54 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a14 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a46 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a30 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a62 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a13 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a45 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a29 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a61 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a12 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a44 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a28 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a60 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a10 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a42 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a26 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a58 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a11 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a43 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a27 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a59 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a15 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a47 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a31 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a63 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a8 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a40 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a24 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a56 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a9 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a41 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a25 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a57 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a7 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a39 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a23 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""} { "Info" "IBAL_BAL_RAM_SLICE" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a55 " "RAM block slice \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_qsys/de10lite_qsys.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/de10lite_qsys.v" 340 0 0 } } { "de10lite.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/de10lite.sv" 384 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1585918622982 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1585918622982 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1585918622982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1585918623587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"de10lite_qsys:i_de10lite_qsys\|de10lite_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_4gf1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 8 " "Parameter \"WIDTH_BYTEENA_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE de10lite.hex " "Parameter \"INIT_FILE\" = \"de10lite.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585918623588 ""}  } { { "db/altsyncram_4gf1.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_4gf1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1585918623588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dab3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dab3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dab3 " "Found entity 1: altsyncram_dab3" {  } { { "db/altsyncram_dab3.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_dab3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918623764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918623764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ksa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ksa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ksa " "Found entity 1: decode_ksa" {  } { { "db/decode_ksa.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/decode_ksa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918624896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918624896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/mux_mob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585918625015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1585918625015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1585918629537 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1585918629696 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "250 " "Ignored 250 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "250 " "Ignored 250 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1585918629813 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1585918629813 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 442 -1 0 } } { "ip/uart/uart_transmitter.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 172 -1 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_hex_1_0.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_pio_hex_1_0.v" 58 -1 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 356 -1 0 } } { "db/ip/de10lite_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ip/uart/uart_wb.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_wb.v" 191 -1 0 } } { "db/ip/de10lite_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/de10lite_qsys_sdram.v" 306 -1 0 } } { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv" 145 -1 0 } } { "db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 479 -1 0 } } { "../../../scr1/src/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv" 147 -1 0 } } { "../../../scr1/src/pipeline/scr1_pipe_exu.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv" 611 -1 0 } } { "db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/RISCV/Syntacore/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_qsys/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv" 1157 -1 0 } } { "../../../scr1/src/pipeline/scr1_ipic.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv" 433 -1 0 } } { "../../../scr1/src/pipeline/scr1_pipe_csr.sv" "" { Text "C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv" 7