[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2920359 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2920359 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2920359 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13266133 heartbeat IPC: 0.9666 cumulative IPC: 0.9666 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22525409 heartbeat IPC: 1.08 cumulative IPC: 1.02 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30530244 heartbeat IPC: 1.249 cumulative IPC: 1.087 (Simulation time: 00 hr 04 min 09 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 36811832 cumulative IPC: 1.087 (Simulation time: 00 hr 05 min 18 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 36811832 cumulative IPC: 1.087 (Simulation time: 00 hr 05 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.087 instructions: 40000001 cycles: 36811832
CPU 0 Branch Prediction Accuracy: 93.72% MPKI: 13.95 Average ROB Occupancy at Mispredict: 36.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 11.17
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331461 HIT:     329914 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331461 HIT:     329914 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 326.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875313 HIT:     831635 MISS:      43678 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711820 HIT:     679212 MISS:      32608 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43502 HIT:      35526 MISS:       7976 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116774 HIT:     116697 MISS:         77 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3217 HIT:        200 MISS:       3017 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4279711 HIT:    3868097 MISS:     411614 MSHR_MERGE:     104805
cpu0->cpu0_L1I LOAD         ACCESS:    4279711 HIT:    3868097 MISS:     411614 MSHR_MERGE:     104805
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.125 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14446022 HIT:   13836796 MISS:     609226 MSHR_MERGE:     157493
cpu0->cpu0_L1D LOAD         ACCESS:    8106912 HIT:    7615726 MISS:     491186 MSHR_MERGE:      86173
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6335645 HIT:    6220829 MISS:     114816 MSHR_MERGE:      71313
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3465 HIT:        241 MISS:       3224 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3745606 HIT:    3646443 MISS:      99163 MSHR_MERGE:      62078
cpu0->cpu0_ITLB LOAD         ACCESS:    3745606 HIT:    3646443 MISS:      99163 MSHR_MERGE:      62078
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.806 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13720237 HIT:   13344898 MISS:     375339 MSHR_MERGE:      80963
cpu0->cpu0_DTLB LOAD         ACCESS:   13720237 HIT:   13344898 MISS:     375339 MSHR_MERGE:      80963
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.621 cycles
cpu0->LLC TOTAL        ACCESS:      57326 HIT:      41630 MISS:      15696 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32608 HIT:      23719 MISS:       8889 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7976 HIT:       5231 MISS:       2745 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13725 HIT:      11073 MISS:       2652 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3017 HIT:       1607 MISS:       1410 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 140.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        686
  ROW_BUFFER_MISS:      12358
  AVG DBUS CONGESTED CYCLE: 16.1
Channel 0 WQ ROW_BUFFER_HIT:        354
  ROW_BUFFER_MISS:       2109
  FULL:          0
Channel 0 REFRESHES ISSUED:       3068
