<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152-1 (Microsemi)

Click here to go to specific block report:
<a href="rpt_TOP_areasrr.htm#TOP"><h5 align="center">TOP</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.CLOCKS_RESETS"><h5 align="center">CLOCKS_RESETS</h5></a><br><a href="rpt_TOP_areasrr.htm#CLOCKS_RESETS.CCC_100MHz"><h5 align="center">CCC_100MHz</h5></a><br><a href="rpt_TOP_areasrr.htm#CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC"><h5 align="center">CCC_100MHz_CCC_100MHz_0_PF_CCC</h5></a><br><a href="rpt_TOP_areasrr.htm#CLOCKS_RESETS.Init_Monitor"><h5 align="center">Init_Monitor</h5></a><br><a href="rpt_TOP_areasrr.htm#Init_Monitor.Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR"><h5 align="center">Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_TOP_areasrr.htm#CLOCKS_RESETS.RCOSC"><h5 align="center">RCOSC</h5></a><br><a href="rpt_TOP_areasrr.htm#RCOSC.RCOSC_RCOSC_0_PF_OSC"><h5 align="center">RCOSC_RCOSC_0_PF_OSC</h5></a><br><a href="rpt_TOP_areasrr.htm#CLOCKS_RESETS.reset_synchronizer"><h5 align="center">reset_synchronizer</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.MEMORY"><h5 align="center">MEMORY</h5></a><br><a href="rpt_TOP_areasrr.htm#MEMORY.AXI_INTERCONNECT"><h5 align="center">AXI_INTERCONNECT</h5></a><br><a href="rpt_TOP_areasrr.htm#AXI_INTERCONNECT.COREAXI4INTERCONNECT_Z12"><h5 align="center">COREAXI4INTERCONNECT_Z12</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAXI4INTERCONNECT_Z12.caxi4interconnect_MasterConvertor_Z14"><h5 align="center">caxi4interconnect_MasterConvertor_Z14</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0"><h5 align="center">caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z15"><h5 align="center">caxi4interconnect_AHB_SM_Z15</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16"><h5 align="center">caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16"><h5 align="center">caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1"><h5 align="center">caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s"><h5 align="center">caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z13"><h5 align="center">caxi4interconnect_DWC_UpConv_WChannel_Z13</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s"><h5 align="center">caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_36s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_36s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s"><h5 align="center">caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_25s"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_25s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s"><h5 align="center">caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_8s"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s"><h5 align="center">caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s"><h5 align="center">caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1"><h5 align="center">caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s"><h5 align="center">caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s"><h5 align="center">caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_5s"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_5s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_DWC_brespCtrl_1s_4s"><h5 align="center">caxi4interconnect_DWC_brespCtrl_1s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0"><h5 align="center">caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0"><h5 align="center">caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s"><h5 align="center">caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s"><h5 align="center">caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_29s"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_29s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s"><h5 align="center">caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_65s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s"><h5 align="center">caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s"><h5 align="center">caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_2_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s"><h5 align="center">caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAXI4INTERCONNECT_Z12.caxi4interconnect_SlaveConvertor_Z18"><h5 align="center">caxi4interconnect_SlaveConvertor_Z18</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_73s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_8s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_SlvProtocolConverter_Z17"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z17</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1"><h5 align="center">caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0"><h5 align="center">caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#MEMORY.DDR3"><h5 align="center">DDR3</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3.DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73"><h5 align="center">DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73.C0_sdram_sys_top_Z72"><h5 align="center">C0_sdram_sys_top_Z72</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_sys_top_Z72.C0_phy_top_Z20"><h5 align="center">C0_phy_top_Z20</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_phy_top_Z20.C0_ddr4_nwl_phy_init_Z19"><h5 align="center">C0_ddr4_nwl_phy_init_Z19</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_ddr4_nwl_phy_init_Z19.C0_util_sync_reset"><h5 align="center">C0_util_sync_reset</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_reset.C0_util_sync_flops_0_7"><h5 align="center">C0_util_sync_flops_0_7</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_sys_top_Z72.C0_util_sync_reset_0"><h5 align="center">C0_util_sync_reset_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_reset_0.C0_util_sync_flops_0_7_0"><h5 align="center">C0_util_sync_flops_0_7_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_sys_top_Z72.C0_sdram_lb_Z71"><h5 align="center">C0_sdram_lb_Z71</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_util_sync_1s_0_0"><h5 align="center">C0_util_sync_1s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_1s_0_0.C0_util_sync_flops_0"><h5 align="center">C0_util_sync_flops_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_axi_if_Z24"><h5 align="center">C0_axi_if_Z24</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z24.C0_wrap_calc_Z21"><h5 align="center">C0_wrap_calc_Z21</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z24.C0_util_fifo_Z26"><h5 align="center">C0_util_fifo_Z26</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z26.C0_util_fifo_core_Z25"><h5 align="center">C0_util_fifo_core_Z25</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_8s"><h5 align="center">C0_util_lat1_to_lat0_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z26.C0_util_ram_4s_8s_8s_1s_0s_0s_16s"><h5 align="center">C0_util_ram_4s_8s_8s_1s_0s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z24.C0_util_fifo_Z28"><h5 align="center">C0_util_fifo_Z28</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z28.C0_util_fifo_core_Z27"><h5 align="center">C0_util_fifo_core_Z27</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s"><h5 align="center">C0_util_gray_sync_bin_11s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_11s.C0_util_sync_11s_0_0"><h5 align="center">C0_util_sync_11s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_2"><h5 align="center">C0_util_sync_flops_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_3"><h5 align="center">C0_util_sync_flops_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_4"><h5 align="center">C0_util_sync_flops_0_4</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_5"><h5 align="center">C0_util_sync_flops_0_5</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_6"><h5 align="center">C0_util_sync_flops_0_6</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_8"><h5 align="center">C0_util_sync_flops_0_8</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_9"><h5 align="center">C0_util_sync_flops_0_9</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_10"><h5 align="center">C0_util_sync_flops_0_10</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_11"><h5 align="center">C0_util_sync_flops_0_11</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_12"><h5 align="center">C0_util_sync_flops_0_12</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_13"><h5 align="center">C0_util_sync_flops_0_13</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_11s.C0_util_gray_to_bin_11s"><h5 align="center">C0_util_gray_to_bin_11s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s_2"><h5 align="center">C0_util_gray_sync_bin_11s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_11s_2.C0_util_sync_11s_0_0_0"><h5 align="center">C0_util_sync_11s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_14"><h5 align="center">C0_util_sync_flops_0_14</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_15"><h5 align="center">C0_util_sync_flops_0_15</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_16"><h5 align="center">C0_util_sync_flops_0_16</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_17"><h5 align="center">C0_util_sync_flops_0_17</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_18"><h5 align="center">C0_util_sync_flops_0_18</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_19"><h5 align="center">C0_util_sync_flops_0_19</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_20"><h5 align="center">C0_util_sync_flops_0_20</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_21"><h5 align="center">C0_util_sync_flops_0_21</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_22"><h5 align="center">C0_util_sync_flops_0_22</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_23"><h5 align="center">C0_util_sync_flops_0_23</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_24"><h5 align="center">C0_util_sync_flops_0_24</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_11s_2.C0_util_gray_to_bin_11s_0"><h5 align="center">C0_util_gray_to_bin_11s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z27.C0_util_lat1_to_lat0_48s"><h5 align="center">C0_util_lat1_to_lat0_48s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z28.C0_util_ram_10s_48s_32s_1s_0s_0s_1024s"><h5 align="center">C0_util_ram_10s_48s_32s_1s_0s_0s_1024s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z24.C0_util_fifo_Z30"><h5 align="center">C0_util_fifo_Z30</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z30.C0_util_fifo_core_Z29"><h5 align="center">C0_util_fifo_core_Z29</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_3"><h5 align="center">C0_util_gray_sync_bin_11s_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_11s_3.C0_util_sync_11s_0_0_1"><h5 align="center">C0_util_sync_11s_0_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_27"><h5 align="center">C0_util_sync_flops_0_27</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_28"><h5 align="center">C0_util_sync_flops_0_28</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_29"><h5 align="center">C0_util_sync_flops_0_29</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_30"><h5 align="center">C0_util_sync_flops_0_30</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_31"><h5 align="center">C0_util_sync_flops_0_31</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_32"><h5 align="center">C0_util_sync_flops_0_32</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_33"><h5 align="center">C0_util_sync_flops_0_33</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_34"><h5 align="center">C0_util_sync_flops_0_34</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_35"><h5 align="center">C0_util_sync_flops_0_35</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_36"><h5 align="center">C0_util_sync_flops_0_36</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_37"><h5 align="center">C0_util_sync_flops_0_37</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_11s_3.C0_util_gray_to_bin_11s_1"><h5 align="center">C0_util_gray_to_bin_11s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_4"><h5 align="center">C0_util_gray_sync_bin_11s_4</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_11s_4.C0_util_sync_11s_0_0_2"><h5 align="center">C0_util_sync_11s_0_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_38"><h5 align="center">C0_util_sync_flops_0_38</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_39"><h5 align="center">C0_util_sync_flops_0_39</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_40"><h5 align="center">C0_util_sync_flops_0_40</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_41"><h5 align="center">C0_util_sync_flops_0_41</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_42"><h5 align="center">C0_util_sync_flops_0_42</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_43"><h5 align="center">C0_util_sync_flops_0_43</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_44"><h5 align="center">C0_util_sync_flops_0_44</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_45"><h5 align="center">C0_util_sync_flops_0_45</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_46"><h5 align="center">C0_util_sync_flops_0_46</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_47"><h5 align="center">C0_util_sync_flops_0_47</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_48"><h5 align="center">C0_util_sync_flops_0_48</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_11s_4.C0_util_gray_to_bin_11s_2"><h5 align="center">C0_util_gray_to_bin_11s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_129s"><h5 align="center">C0_util_lat1_to_lat0_129s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z30.C0_util_ram_10s_129s_32s_4s_0s_0s_1024s"><h5 align="center">C0_util_ram_10s_129s_32s_4s_0s_0s_1024s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z24.C0_util_fifo_Z23"><h5 align="center">C0_util_fifo_Z23</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z23.C0_util_fifo_core_Z22"><h5 align="center">C0_util_fifo_core_Z22</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z22.C0_util_sync_flops_0_49"><h5 align="center">C0_util_sync_flops_0_49</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z22.C0_util_sync_flops_0_50"><h5 align="center">C0_util_sync_flops_0_50</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s"><h5 align="center">C0_util_gray_sync_bin_5s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_5s.C0_util_sync_5s_0_0"><h5 align="center">C0_util_sync_5s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_51"><h5 align="center">C0_util_sync_flops_0_51</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_52"><h5 align="center">C0_util_sync_flops_0_52</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_53"><h5 align="center">C0_util_sync_flops_0_53</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_54"><h5 align="center">C0_util_sync_flops_0_54</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_55"><h5 align="center">C0_util_sync_flops_0_55</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_5s.C0_util_gray_to_bin_5s"><h5 align="center">C0_util_gray_to_bin_5s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s_1"><h5 align="center">C0_util_gray_sync_bin_5s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0_0"><h5 align="center">C0_util_sync_5s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_56"><h5 align="center">C0_util_sync_flops_0_56</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_57"><h5 align="center">C0_util_sync_flops_0_57</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_58"><h5 align="center">C0_util_sync_flops_0_58</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_59"><h5 align="center">C0_util_sync_flops_0_59</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_60"><h5 align="center">C0_util_sync_flops_0_60</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s_0"><h5 align="center">C0_util_gray_to_bin_5s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z22.C0_util_lat1_to_lat0_97s"><h5 align="center">C0_util_lat1_to_lat0_97s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z23.C0_util_ram_4s_97s_32s_3s_0s_0s_16s"><h5 align="center">C0_util_ram_4s_97s_32s_3s_0s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z24.C0_util_fifo_Z32"><h5 align="center">C0_util_fifo_Z32</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z32.C0_util_fifo_core_Z31"><h5 align="center">C0_util_fifo_core_Z31</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s"><h5 align="center">C0_util_gray_sync_bin_10s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_10s.C0_util_sync_10s_0_0"><h5 align="center">C0_util_sync_10s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_63"><h5 align="center">C0_util_sync_flops_0_63</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_64"><h5 align="center">C0_util_sync_flops_0_64</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_65"><h5 align="center">C0_util_sync_flops_0_65</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_66"><h5 align="center">C0_util_sync_flops_0_66</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_67"><h5 align="center">C0_util_sync_flops_0_67</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_68"><h5 align="center">C0_util_sync_flops_0_68</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_69"><h5 align="center">C0_util_sync_flops_0_69</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_70"><h5 align="center">C0_util_sync_flops_0_70</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_71"><h5 align="center">C0_util_sync_flops_0_71</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_72"><h5 align="center">C0_util_sync_flops_0_72</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_10s.C0_util_gray_to_bin_10s"><h5 align="center">C0_util_gray_to_bin_10s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s_1"><h5 align="center">C0_util_gray_sync_bin_10s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0"><h5 align="center">C0_util_sync_10s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_73"><h5 align="center">C0_util_sync_flops_0_73</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_74"><h5 align="center">C0_util_sync_flops_0_74</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_75"><h5 align="center">C0_util_sync_flops_0_75</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_76"><h5 align="center">C0_util_sync_flops_0_76</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_77"><h5 align="center">C0_util_sync_flops_0_77</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_78"><h5 align="center">C0_util_sync_flops_0_78</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_79"><h5 align="center">C0_util_sync_flops_0_79</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_80"><h5 align="center">C0_util_sync_flops_0_80</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_81"><h5 align="center">C0_util_sync_flops_0_81</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_82"><h5 align="center">C0_util_sync_flops_0_82</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_0"><h5 align="center">C0_util_gray_to_bin_10s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z31.C0_util_lat1_to_lat0_145s"><h5 align="center">C0_util_lat1_to_lat0_145s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z32.C0_util_ram_9s_145s_32s_4s_0s_0s_512s"><h5 align="center">C0_util_ram_9s_145s_32s_4s_0s_0s_512s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z24.C0_util_fifo_Z34"><h5 align="center">C0_util_fifo_Z34</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z34.C0_util_fifo_core_Z33"><h5 align="center">C0_util_fifo_core_Z33</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z33.C0_util_lat1_to_lat0_79s"><h5 align="center">C0_util_lat1_to_lat0_79s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z34.C0_util_ram_8s_79s_32s_2s_0s_0s_256s"><h5 align="center">C0_util_ram_8s_79s_32s_2s_0s_0s_256s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z24.C0_util_fifo_Z36"><h5 align="center">C0_util_fifo_Z36</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z36.C0_util_fifo_core_Z35"><h5 align="center">C0_util_fifo_core_Z35</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z35.C0_util_lat1_to_lat0_72s"><h5 align="center">C0_util_lat1_to_lat0_72s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z36.C0_util_ram_9s_72s_32s_2s_0s_0s_512s"><h5 align="center">C0_util_ram_9s_72s_32s_2s_0s_0s_512s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_mpfe_Z41"><h5 align="center">C0_mpfe_Z41</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_Z41.C0_lb_fifo_13s_1s_37s_52s_1s_117s"><h5 align="center">C0_lb_fifo_13s_1s_37s_52s_1s_117s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_Z41.C0_mpfe_req_tracking_Z37"><h5 align="center">C0_mpfe_req_tracking_Z37</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_req_tracking_Z37.C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s"><h5 align="center">C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_Z41.C0_mpfe_req_tracking_Z38"><h5 align="center">C0_mpfe_req_tracking_Z38</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_req_tracking_Z38.C0_util_fifo_Z40"><h5 align="center">C0_util_fifo_Z40</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z40.C0_util_fifo_core_Z39"><h5 align="center">C0_util_fifo_core_Z39</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z39.C0_util_lat1_to_lat0_66s"><h5 align="center">C0_util_lat1_to_lat0_66s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z40.C0_util_ram_5s_66s_32s_2s_0s_0s_32s"><h5 align="center">C0_util_ram_5s_66s_32s_2s_0s_0s_32s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_rmw_Z45"><h5 align="center">C0_rmw_Z45</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_rmw_Z45.C0_multiburst_qr_Z46"><h5 align="center">C0_multiburst_qr_Z46</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_rmw_Z45.C0_util_param_latency_1s_2s_0_0s"><h5 align="center">C0_util_param_latency_1s_2s_0_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_rmw_Z45.C0_util_param_latency_1s_2s_0_0s_0"><h5 align="center">C0_util_param_latency_1s_2s_0_0s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_rmw_Z45.C0_util_param_latency_3s_2s_0_0s"><h5 align="center">C0_util_param_latency_3s_2s_0_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_dfi_rddata_align_Z47"><h5 align="center">C0_dfi_rddata_align_Z47</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_util_sync_bus_16s_0_1024s"><h5 align="center">C0_util_sync_bus_16s_0_1024s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_83"><h5 align="center">C0_util_sync_flops_0_83</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s"><h5 align="center">C0_util_sync_toggle_pos_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_84"><h5 align="center">C0_util_sync_flops_0_84</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_86"><h5 align="center">C0_util_sync_flops_0_86</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1"><h5 align="center">C0_util_sync_toggle_pos_0s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_89"><h5 align="center">C0_util_sync_flops_0_89</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_util_sync_1s_0_0_0"><h5 align="center">C0_util_sync_1s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_90"><h5 align="center">C0_util_sync_flops_0_90</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_fastinit_Z60"><h5 align="center">C0_fastinit_Z60</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastinit_Z60.C0_fastsdram_Z54"><h5 align="center">C0_fastsdram_Z54</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_openbank_3"><h5 align="center">C0_openbank_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_openbank_3_0"><h5 align="center">C0_openbank_3_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_openbank_3_1"><h5 align="center">C0_openbank_3_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_openbank_3_2"><h5 align="center">C0_openbank_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_openrank_Z58"><h5 align="center">C0_openrank_Z58</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_openrank_Z58.C0_rw_tracking_Z55"><h5 align="center">C0_rw_tracking_Z55</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_openrank_Z58.C0_wtr_tracking_Z56"><h5 align="center">C0_wtr_tracking_Z56</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_qm_Z59"><h5 align="center">C0_qm_Z59</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_qm_Z59_0"><h5 align="center">C0_qm_Z59_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_qm_Z59_1"><h5 align="center">C0_qm_Z59_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_odt_gen_Z48"><h5 align="center">C0_odt_gen_Z48</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_prog_pipe_delay_4s_0_7s_40s"><h5 align="center">C0_prog_pipe_delay_4s_0_7s_40s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_wrcmd_data_delay_Z52"><h5 align="center">C0_wrcmd_data_delay_Z52</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_util_param_latency_130s_3s_0s_1s"><h5 align="center">C0_util_param_latency_130s_3s_0s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z54.C0_util_param_latency_48s_3s_1s_1s"><h5 align="center">C0_util_param_latency_48s_3s_1s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastinit_Z60.C0_util_sync_1s_0_0_1"><h5 align="center">C0_util_sync_1s_0_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_91"><h5 align="center">C0_util_sync_flops_0_91</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastinit_Z60.C0_util_sync_1s_0_0_2"><h5 align="center">C0_util_sync_1s_0_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_92"><h5 align="center">C0_util_sync_flops_0_92</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_freq_ratio_cac_Z61"><h5 align="center">C0_freq_ratio_cac_Z61</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_freq_ratio_data_Z62"><h5 align="center">C0_freq_ratio_data_Z62</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_0"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_1"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_2"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_3"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_4"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_4</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_5"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_5</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_6"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_6</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_7"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_7</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_8"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_8</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_9"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_9</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_10"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_10</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_11"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_11</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_12"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_12</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_13"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_13</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_14"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_14</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_15"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_15</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_16"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_16</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_17"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_17</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_18"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_18</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_19"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_19</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_20"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_20</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_21"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_21</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_22"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_22</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_23"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_23</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_24"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_24</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_25"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_25</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_26"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_26</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_27"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_27</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_28"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_28</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_29"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_29</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_30"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_30</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_31"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_31</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_32"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_32</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_33"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_33</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_34"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_34</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_prog_pipe_delay_160s_0_1s_1s"><h5 align="center">C0_prog_pipe_delay_160s_0_1s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_prog_pipe_delay_64s_1_1s_1s"><h5 align="center">C0_prog_pipe_delay_64s_1_1s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_merge_read_valid_40s_32s_5s_0_1"><h5 align="center">C0_merge_read_valid_40s_32s_5s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z71.C0_dfi_timing_gen_Z65"><h5 align="center">C0_dfi_timing_gen_Z65</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3.DDR3_CCC_0_PF_CCC"><h5 align="center">DDR3_CCC_0_PF_CCC</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3.DDR3_DDRPHY_BLK"><h5 align="center">DDR3_DDRPHY_BLK</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BA_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_BA_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.COREDDR_TIP_Z78"><h5 align="center">COREDDR_TIP_Z78</h5></a><br><a href="rpt_TOP_areasrr.htm#COREDDR_TIP_Z78.COREDDR_TIP_INT_Z77"><h5 align="center">COREDDR_TIP_INT_Z77</h5></a><br><a href="rpt_TOP_areasrr.htm#COREDDR_TIP_INT_Z77.TIP_CTRL_BLK_Z76"><h5 align="center">TIP_CTRL_BLK_Z76</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z76.TRN_CLK_2s_1s_0s_1s_2s_3s_4s"><h5 align="center">TRN_CLK_2s_1s_0s_1s_2s_3s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw"><h5 align="center">trn_dqsw</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0"><h5 align="center">trn_dqsw_0</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s"><h5 align="center">flag_generator_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s.noisy_data_detector_1s"><h5 align="center">noisy_data_detector_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s.data_transition_detector_1s_4"><h5 align="center">data_transition_detector_1s_4</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0"><h5 align="center">flag_generator_1s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_0.noisy_data_detector_1s_0"><h5 align="center">noisy_data_detector_1s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_0.data_transition_detector_1s_4_0"><h5 align="center">data_transition_detector_1s_4_0</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1"><h5 align="center">flag_generator_1s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_1.noisy_data_detector_1s_1"><h5 align="center">noisy_data_detector_1s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_1.data_transition_detector_1s_4_1"><h5 align="center">data_transition_detector_1s_4_1</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2"><h5 align="center">flag_generator_1s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_2.noisy_data_detector_1s_2"><h5 align="center">noisy_data_detector_1s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_2.data_transition_detector_1s_4_2"><h5 align="center">data_transition_detector_1s_4_2</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk"><h5 align="center">trn_bclksclk</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr"><h5 align="center">trn_cmd_addr</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3"><h5 align="center">flag_generator_1s_3</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_3.noisy_data_detector_1s_3"><h5 align="center">noisy_data_detector_1s_3</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_3.data_transition_detector_1s_4_3"><h5 align="center">data_transition_detector_1s_4_3</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z76.LEVELLING_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">LEVELLING_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">RDLVL_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1"><h5 align="center">RDLVL_TRAIN_1</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_TRAIN_1.gate_training_0"><h5 align="center">gate_training_0</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_TRAIN_1.dq_align_dqs_optimization_1"><h5 align="center">dq_align_dqs_optimization_1</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0"><h5 align="center">RDLVL_TRAIN_0</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_TRAIN_0.gate_training_1"><h5 align="center">gate_training_1</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0"><h5 align="center">dq_align_dqs_optimization_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s"><h5 align="center">WRLVL_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#WRLVL_2s.WRLVL_BOT"><h5 align="center">WRLVL_BOT</h5></a><br><a href="rpt_TOP_areasrr.htm#WRLVL_2s.WRLVL_BOT_0"><h5 align="center">WRLVL_BOT_0</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s"><h5 align="center">VREF_TR_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1"><h5 align="center">IOG_IF_2s_18s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM"><h5 align="center">APB_IOG_CTRL_SM</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z74"><h5 align="center">TRN_COMPLETE_Z74</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s"><h5 align="center">DELAY_CTRL_8s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0"><h5 align="center">DELAY_CTRL_8s_1s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z76.PHY_SIG_MOD_2s_2s"><h5 align="center">PHY_SIG_MOD_2s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z76.ddr4_vref"><h5 align="center">ddr4_vref</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z76.write_callibrator_Z75"><h5 align="center">write_callibrator_Z75</h5></a><br><a href="rpt_TOP_areasrr.htm#COREDDR_TIP_INT_Z77.LANE_ALIGNMENT_2s_2s_3s_7s"><h5 align="center">LANE_ALIGNMENT_2s_2s_3s_7s</h5></a><br><a href="rpt_TOP_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s"><h5 align="center">LANE_CTRL_2s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s"><h5 align="center">FIFO_BLK_3s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s"><h5 align="center">ram_simple_dp_3s_64s_2s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0"><h5 align="center">FIFO_BLK_3s_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#COREDDR_TIP_INT_Z77.ddr_init_iterator"><h5 align="center">ddr_init_iterator</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL"><h5 align="center">DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL"><h5 align="center">DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD"><h5 align="center">DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL"><h5 align="center">DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR3.DDR3_DLL_0_PF_CCC"><h5 align="center">DDR3_DLL_0_PF_CCC</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.PROCESSOR"><h5 align="center">PROCESSOR</h5></a><br><a href="rpt_TOP_areasrr.htm#PROCESSOR.JTAG_DEBUG"><h5 align="center">JTAG_DEBUG</h5></a><br><a href="rpt_TOP_areasrr.htm#JTAG_DEBUG.COREJTAGDEBUG_85_1s"><h5 align="center">COREJTAGDEBUG_85_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#COREJTAGDEBUG_85_1s.uj_jtag_85"><h5 align="center">uj_jtag_85</h5></a><br><a href="rpt_TOP_areasrr.htm#PROCESSOR.Mi_V_Processor"><h5 align="center">Mi_V_Processor</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.IO"><h5 align="center">IO</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.AHB_MMIO"><h5 align="center">AHB_MMIO</h5></a><br><a href="rpt_TOP_areasrr.htm#AHB_MMIO.CoreAHBLite_Z4"><h5 align="center">CoreAHBLite_Z4</h5></a><br><a href="rpt_TOP_areasrr.htm#CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_ADDRDEC_Z1"><h5 align="center">COREAHBLITE_ADDRDEC_Z1</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z3_1"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z3_1</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_1_0"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z3_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.AHBtoAPB"><h5 align="center">AHBtoAPB</h5></a><br><a href="rpt_TOP_areasrr.htm#AHBtoAPB.COREAHBTOAPB3_15s_0s"><h5 align="center">COREAHBTOAPB3_15s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4"><h5 align="center">CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2"><h5 align="center">CoreAHBtoAPB3_PenableScheduler_0s_0_1_2</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s"><h5 align="center">CoreAHBtoAPB3_ApbAddrData_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.APB_PERIPHERALS"><h5 align="center">APB_PERIPHERALS</h5></a><br><a href="rpt_TOP_areasrr.htm#APB_PERIPHERALS.CoreAPB3_Z5"><h5 align="center">CoreAPB3_Z5</h5></a><br><a href="rpt_TOP_areasrr.htm#CoreAPB3_Z5.COREAPB3_MUXPTOB3"><h5 align="center">COREAPB3_MUXPTOB3</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.CoreSPI_0"><h5 align="center">CoreSPI_0</h5></a><br><a href="rpt_TOP_areasrr.htm#CoreSPI_0.CORESPI_Z7"><h5 align="center">CORESPI_Z7</h5></a><br><a href="rpt_TOP_areasrr.htm#CORESPI_Z7.spi_32s_8s_32s_10s_0_0_1_0s"><h5 align="center">spi_32s_8s_32s_10s_0_0_1_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0"><h5 align="center">spi_rf_32s_10s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_control_8s"><h5 align="center">spi_control_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1"><h5 align="center">spi_fifo_8s_32s_5_1</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0"><h5 align="center">spi_fifo_8s_32s_5_0</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z6"><h5 align="center">spi_chanctrl_Z6</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_chanctrl_Z6.spi_clockmux"><h5 align="center">spi_clockmux</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.LSRAM_64kBytes"><h5 align="center">LSRAM_64kBytes</h5></a><br><a href="rpt_TOP_areasrr.htm#LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s"><h5 align="center">LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s</h5></a><br><a href="rpt_TOP_areasrr.htm#LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9"><h5 align="center">LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9</h5></a><br><a href="rpt_TOP_areasrr.htm#LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2"><h5 align="center">LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2</h5></a><br><a href="rpt_TOP_areasrr.htm#LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM"><h5 align="center">LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.UART"><h5 align="center">UART</h5></a><br><a href="rpt_TOP_areasrr.htm#UART.UART_UART_0_CoreUARTapb_Z10"><h5 align="center">UART_UART_0_CoreUARTapb_Z10</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_CoreUARTapb_Z10.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s"><h5 align="center">UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s"><h5 align="center">UART_UART_0_Clock_gen_0s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s"><h5 align="center">UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s"><h5 align="center">UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s"><h5 align="center">UART_UART_0_fifo_256x8_0s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s"><h5 align="center">UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5"><h5 align="center">UART_UART_0_ram256x8_g5</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0"><h5 align="center">UART_UART_0_fifo_256x8_0s_0s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0"><h5 align="center">UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0"><h5 align="center">UART_UART_0_ram256x8_g5_0</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.GPIO"><h5 align="center">GPIO</h5></a><br><a href="rpt_TOP_areasrr.htm#GPIO.CoreGPIO_Z8"><h5 align="center">CoreGPIO_Z8</h5></a><br><a name=TOP>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   TOP   ########
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16432              100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP:	16432 (38.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           21506              100 %                
ARI1          3599               100 %                
BLACK BOX     6442               100 %                
======================================================
Total COMBINATIONAL LOGIC in the block TOP:	31547 (73.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block TOP:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      62                 100 %                
RAM64X12     61                 100 %                
=====================================================
Total MEMORY ELEMENTS in the block TOP:	123 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     8                  100 %                
===================================================
Total GLOBAL BUFFERS in the block TOP:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       53                 100 %                
=================================================
Total IO PADS in the block TOP:	53 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.CLOCKS_RESETS>
-------------------------------------------------------------------
########   Utilization report for  cell:   CLOCKS_RESETS   ########
Instance path:   TOP.CLOCKS_RESETS                                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.CLOCKS_RESETS:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block TOP.CLOCKS_RESETS:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block TOP.CLOCKS_RESETS:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_RESETS.CCC_100MHz>
----------------------------------------------------------------
########   Utilization report for  cell:   CCC_100MHz   ########
Instance path:   CLOCKS_RESETS.CCC_100MHz                       
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_RESETS.CCC_100MHz:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block CLOCKS_RESETS.CCC_100MHz:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   CCC_100MHz_CCC_100MHz_0_PF_CCC   ########
Instance path:   CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC                          
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_RESETS.Init_Monitor>
------------------------------------------------------------------
########   Utilization report for  cell:   Init_Monitor   ########
Instance path:   CLOCKS_RESETS.Init_Monitor                       
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_RESETS.Init_Monitor:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Init_Monitor.Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR   ########
Instance path:   Init_Monitor.Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR                        
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Init_Monitor.Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_RESETS.RCOSC>
-----------------------------------------------------------
########   Utilization report for  cell:   RCOSC   ########
Instance path:   CLOCKS_RESETS.RCOSC                       
===========================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_RESETS.RCOSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block CLOCKS_RESETS.RCOSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RCOSC.RCOSC_RCOSC_0_PF_OSC>
--------------------------------------------------------------------------
########   Utilization report for  cell:   RCOSC_RCOSC_0_PF_OSC   ########
Instance path:   RCOSC.RCOSC_RCOSC_0_PF_OSC                               
==========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block RCOSC.RCOSC_RCOSC_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block RCOSC.RCOSC_RCOSC_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_RESETS.reset_synchronizer>
------------------------------------------------------------------------
########   Utilization report for  cell:   reset_synchronizer   ########
Instance path:   CLOCKS_RESETS.reset_synchronizer                       
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CLOCKS_RESETS.reset_synchronizer:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.IO>
--------------------------------------------------------
########   Utilization report for  cell:   IO   ########
Instance path:   TOP.IO                                 
========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      633                3.85 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.IO:	633 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           806                3.75 %               
ARI1          132                3.67 %               
BLACK BOX     491                7.62 %               
======================================================
Total COMBINATIONAL LOGIC in the block TOP.IO:	1429 (3.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      34                 54.8 %               
RAM64X12     2                  3.28 %               
=====================================================
Total MEMORY ELEMENTS in the block TOP.IO:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block TOP.IO:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.AHB_MMIO>
--------------------------------------------------------------
########   Utilization report for  cell:   AHB_MMIO   ########
Instance path:   IO.AHB_MMIO                                  
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.3960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.AHB_MMIO:	65 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           172                0.80 %               
BLACK BOX     16                 0.2480 %             
======================================================
Total COMBINATIONAL LOGIC in the block IO.AHB_MMIO:	188 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHB_MMIO.CoreAHBLite_Z4>
--------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBLite_Z4   ########
Instance path:   AHB_MMIO.CoreAHBLite_Z4                            
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.3960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AHB_MMIO.CoreAHBLite_Z4:	65 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           172                0.80 %               
BLACK BOX     16                 0.2480 %             
======================================================
Total COMBINATIONAL LOGIC in the block AHB_MMIO.CoreAHBLite_Z4:	188 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s   ########
Instance path:   CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s                      
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.3960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s:	65 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           172                0.80 %               
BLACK BOX     16                 0.2480 %             
======================================================
Total COMBINATIONAL LOGIC in the block CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s:	188 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0:	37 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           63                 0.2930 %             
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0:	71 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_ADDRDEC_Z1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_ADDRDEC_Z1   ########      
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_ADDRDEC_Z1
==================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_ADDRDEC_Z1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0   ########      
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_0   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08520 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.3250 %             
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	74 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_1_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z3_1_0   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_1_0     
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07910 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_1_0:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           17                 0.0790 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_1_0:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_1   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08520 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1810 %             
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1:	43 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z3_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z3_1   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z3_1     
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07910 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z3_1:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           17                 0.0790 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z3_1:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.AHBtoAPB>
--------------------------------------------------------------
########   Utilization report for  cell:   AHBtoAPB   ########
Instance path:   IO.AHBtoAPB                                  
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 0.310 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.AHBtoAPB:	51 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           38                 0.1770 %             
BLACK BOX     67                 1.04 %               
======================================================
Total COMBINATIONAL LOGIC in the block IO.AHBtoAPB:	105 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHBtoAPB.COREAHBTOAPB3_15s_0s>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBTOAPB3_15s_0s   ########
Instance path:   AHBtoAPB.COREAHBTOAPB3_15s_0s                            
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 0.310 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block AHBtoAPB.COREAHBTOAPB3_15s_0s:	51 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           38                 0.1770 %             
BLACK BOX     67                 1.04 %               
======================================================
Total COMBINATIONAL LOGIC in the block AHBtoAPB.COREAHBTOAPB3_15s_0s:	105 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4                
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23                 0.1070 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_ApbAddrData_0s   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      40                 0.2430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           13                 0.06040 %            
BLACK BOX     65                 1.01 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	78 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_PenableScheduler_0s_0_1_2   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2                
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.00930 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.APB_PERIPHERALS>
---------------------------------------------------------------------
########   Utilization report for  cell:   APB_PERIPHERALS   ########
Instance path:   IO.APB_PERIPHERALS                                  
=====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1770 %             
=================================================
Total COMBINATIONAL LOGIC in the block IO.APB_PERIPHERALS:	38 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=APB_PERIPHERALS.CoreAPB3_Z5>
-----------------------------------------------------------------
########   Utilization report for  cell:   CoreAPB3_Z5   ########
Instance path:   APB_PERIPHERALS.CoreAPB3_Z5                     
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1770 %             
=================================================
Total COMBINATIONAL LOGIC in the block APB_PERIPHERALS.CoreAPB3_Z5:	38 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAPB3_Z5.COREAPB3_MUXPTOB3>
-----------------------------------------------------------------------
########   Utilization report for  cell:   COREAPB3_MUXPTOB3   ########
Instance path:   CoreAPB3_Z5.COREAPB3_MUXPTOB3                         
=======================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.1580 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreAPB3_Z5.COREAPB3_MUXPTOB3:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.CoreSPI_0>
---------------------------------------------------------------
########   Utilization report for  cell:   CoreSPI_0   ########
Instance path:   IO.CoreSPI_0                                  
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      214                1.3 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.CoreSPI_0:	214 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           273                1.27 %               
ARI1          38                 1.06 %               
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block IO.CoreSPI_0:	319 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  3.28 %               
=====================================================
Total MEMORY ELEMENTS in the block IO.CoreSPI_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block IO.CoreSPI_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreSPI_0.CORESPI_Z7>
----------------------------------------------------------------
########   Utilization report for  cell:   CORESPI_Z7   ########
Instance path:   CoreSPI_0.CORESPI_Z7                           
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      214                1.3 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreSPI_0.CORESPI_Z7:	214 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           273                1.27 %               
ARI1          38                 1.06 %               
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block CoreSPI_0.CORESPI_Z7:	319 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  3.28 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreSPI_0.CORESPI_Z7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block CoreSPI_0.CORESPI_Z7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORESPI_Z7.spi_32s_8s_32s_10s_0_0_1_0s>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   spi_32s_8s_32s_10s_0_0_1_0s   ########
Instance path:   CORESPI_Z7.spi_32s_8s_32s_10s_0_0_1_0s                          
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      214                1.3 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block CORESPI_Z7.spi_32s_8s_32s_10s_0_0_1_0s:	214 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           273                1.27 %               
ARI1          38                 1.06 %               
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block CORESPI_Z7.spi_32s_8s_32s_10s_0_0_1_0s:	319 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  3.28 %               
=====================================================
Total MEMORY ELEMENTS in the block CORESPI_Z7.spi_32s_8s_32s_10s_0_0_1_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block CORESPI_Z7.spi_32s_8s_32s_10s_0_0_1_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z6>
---------------------------------------------------------------------
########   Utilization report for  cell:   spi_chanctrl_Z6   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z6         
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      135                0.8220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z6:	135 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           149                0.6930 %             
ARI1          14                 0.3890 %             
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z6:	167 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_chanctrl_Z6.spi_clockmux>
------------------------------------------------------------------
########   Utilization report for  cell:   spi_clockmux   ########
Instance path:   spi_chanctrl_Z6.spi_clockmux                     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block spi_chanctrl_Z6.spi_clockmux:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_control_8s>
--------------------------------------------------------------------
########   Utilization report for  cell:   spi_control_8s   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_control_8s         
====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03720 %            
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_control_8s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   spi_fifo_8s_32s_5_0   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0         
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.110 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           26                 0.1210 %             
ARI1          6                  0.1670 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   spi_fifo_8s_32s_5_1   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1         
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.110 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           27                 0.1260 %             
ARI1          6                  0.1670 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1:	35 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   spi_rf_32s_10s_0   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0         
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0:	43 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 0.2790 %             
ARI1     12                 0.3330 %             
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0:	72 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.GPIO>
----------------------------------------------------------
########   Utilization report for  cell:   GPIO   ########
Instance path:   IO.GPIO                                  
==========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.2680 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.GPIO:	44 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.270 %              
ARI1     16                 0.4450 %             
=================================================
Total COMBINATIONAL LOGIC in the block IO.GPIO:	74 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=GPIO.CoreGPIO_Z8>
-----------------------------------------------------------------
########   Utilization report for  cell:   CoreGPIO_Z8   ########
Instance path:   GPIO.CoreGPIO_Z8                                
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.2680 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block GPIO.CoreGPIO_Z8:	44 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.270 %              
ARI1     16                 0.4450 %             
=================================================
Total COMBINATIONAL LOGIC in the block GPIO.CoreGPIO_Z8:	74 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.LSRAM_64kBytes>
--------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes   ########
Instance path:   IO.LSRAM_64kBytes                                  
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      64                 0.3890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.LSRAM_64kBytes:	64 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           55                 0.2560 %             
BLACK BOX     391                6.07 %               
======================================================
Total COMBINATIONAL LOGIC in the block IO.LSRAM_64kBytes:	446 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     32                 51.6 %               
====================================================
Total MEMORY ELEMENTS in the block IO.LSRAM_64kBytes:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s   ########
Instance path:   LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s                      
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      64                 0.3890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s:	64 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           31                 0.1440 %             
BLACK BOX     35                 0.5430 %             
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s:	66 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9   ########                                        
Instance path:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.170 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9:	28 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           19                 0.08830 %            
BLACK BOX     34                 0.5280 %             
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9:	53 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2   ########                                        
Instance path:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      36                 0.2190 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           12                 0.05580 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM   ########
Instance path:   LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM                      
==================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           24                 0.1120 %             
BLACK BOX     356                5.53 %               
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	380 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     32                 51.6 %               
====================================================
Total MEMORY ELEMENTS in the block LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.UART>
----------------------------------------------------------
########   Utilization report for  cell:   UART   ########
Instance path:   IO.UART                                  
==========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                1.19 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.UART:	195 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           172                0.80 %               
ARI1          78                 2.17 %               
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block IO.UART:	258 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.23 %               
====================================================
Total MEMORY ELEMENTS in the block IO.UART:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART.UART_UART_0_CoreUARTapb_Z10>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_CoreUARTapb_Z10   ########
Instance path:   UART.UART_UART_0_CoreUARTapb_Z10                                
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                1.19 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART.UART_UART_0_CoreUARTapb_Z10:	195 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           172                0.80 %               
ARI1          78                 2.17 %               
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART.UART_UART_0_CoreUARTapb_Z10:	258 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.23 %               
====================================================
Total MEMORY ELEMENTS in the block UART.UART_UART_0_CoreUARTapb_Z10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_CoreUARTapb_Z10.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s   ########
Instance path:   UART_UART_0_CoreUARTapb_Z10.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s         
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      171                1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_CoreUARTapb_Z10.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s:	171 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           149                0.6930 %             
ARI1          70                 1.94 %               
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_CoreUARTapb_Z10.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s:	227 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.23 %               
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_CoreUARTapb_Z10.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_Clock_gen_0s_0s   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.1160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04650 %            
ARI1     14                 0.3890 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      39                 0.2370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.3250 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s:	72 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.140 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s:	23 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23                 0.1070 %             
ARI1          5                  0.1390 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s:	29 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_fifo_256x8_0s_0s   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9                  0.04180 %            
ARI1          25                 0.6950 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.61 %               
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s   ########
Instance path:   UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s        
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9                  0.04180 %            
ARI1          25                 0.6950 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.61 %               
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_ram256x8_g5   ########   
Instance path:   UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5
================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.61 %               
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_fifo_256x8_0s_0s_0   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6                  0.02790 %            
ARI1          26                 0.7220 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.61 %               
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0   ########
Instance path:   UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0      
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6                  0.02790 %            
ARI1          26                 0.7220 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.61 %               
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_ram256x8_g5_0   ########     
Instance path:   UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.61 %               
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.MEMORY>
------------------------------------------------------------
########   Utilization report for  cell:   MEMORY   ########
Instance path:   TOP.MEMORY                                 
============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10963              66.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.MEMORY:	10963 (25.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           10656              49.5 %               
ARI1          2482               69 %                 
BLACK BOX     5695               88.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block TOP.MEMORY:	18833 (43.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 29 %                 
RAM64X12     53                 86.9 %               
=====================================================
Total MEMORY ELEMENTS in the block TOP.MEMORY:	71 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  37.5 %               
===================================================
Total GLOBAL BUFFERS in the block TOP.MEMORY:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 81.1 %               
=================================================
Total IO PADS in the block TOP.MEMORY:	43 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MEMORY.AXI_INTERCONNECT>
----------------------------------------------------------------------
########   Utilization report for  cell:   AXI_INTERCONNECT   ########
Instance path:   MEMORY.AXI_INTERCONNECT                              
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1675               10.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MEMORY.AXI_INTERCONNECT:	1675 (3.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2005               9.32 %               
ARI1          16                 0.4450 %             
BLACK BOX     353                5.48 %               
======================================================
Total COMBINATIONAL LOGIC in the block MEMORY.AXI_INTERCONNECT:	2374 (5.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     20                 32.8 %               
=====================================================
Total MEMORY ELEMENTS in the block MEMORY.AXI_INTERCONNECT:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXI_INTERCONNECT.COREAXI4INTERCONNECT_Z12>
------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z12   ########
Instance path:   AXI_INTERCONNECT.COREAXI4INTERCONNECT_Z12                    
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1675               10.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXI_INTERCONNECT.COREAXI4INTERCONNECT_Z12:	1675 (3.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2005               9.32 %               
ARI1          16                 0.4450 %             
BLACK BOX     353                5.48 %               
======================================================
Total COMBINATIONAL LOGIC in the block AXI_INTERCONNECT.COREAXI4INTERCONNECT_Z12:	2374 (5.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     20                 32.8 %               
=====================================================
Total MEMORY ELEMENTS in the block AXI_INTERCONNECT.COREAXI4INTERCONNECT_Z12:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z12.caxi4interconnect_MasterConvertor_Z14>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z14   ########
Instance path:   COREAXI4INTERCONNECT_Z12.caxi4interconnect_MasterConvertor_Z14            
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1179               7.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z12.caxi4interconnect_MasterConvertor_Z14:	1179 (2.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1670               7.77 %               
ARI1          16                 0.4450 %             
BLACK BOX     236                3.66 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z12.caxi4interconnect_MasterConvertor_Z14:	1922 (4.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     20                 32.8 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z12.caxi4interconnect_MasterConvertor_Z14:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0   ######## 
Instance path:   caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 0.5960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0:	98 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           277                1.29 %               
BLACK BOX     10                 0.1550 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0:	287 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z15>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_AHB_SM_Z15   ########                        
Instance path:   caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z15
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 0.5960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z15:	98 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           277                1.29 %               
BLACK BOX     10                 0.1550 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z15:	287 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16   ######## 
Instance path:   caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      617                3.75 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16:	617 (1.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1148               5.34 %               
ARI1          16                 0.4450 %             
BLACK BOX     181                2.81 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16:	1345 (3.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     20                 32.8 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16   ########                                
Instance path:   caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      617                3.75 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16:	617 (1.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1148               5.34 %               
ARI1          16                 0.4450 %             
BLACK BOX     181                2.81 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16:	1345 (3.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     20                 32.8 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0   ########                        
Instance path:   caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      91                 0.5540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0:	91 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           120                0.5580 %             
BLACK BOX     9                  0.140 %              
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0:	129 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1   ########                        
Instance path:   caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1:	90 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           122                0.5670 %             
BLACK BOX     10                 0.1550 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1:	132 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s   ########                        
Instance path:   caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           29                 0.1350 %             
ARI1          2                  0.05560 %            
BLACK BOX     9                  0.140 %              
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_DWC_brespCtrl_1s_4s>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_brespCtrl_1s_4s   ########          
Instance path:   caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_DWC_brespCtrl_1s_4s
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_DWC_brespCtrl_1s_4s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6                  0.02790 %            
BLACK BOX     7                  0.1090 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_DWC_brespCtrl_1s_4s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s   ########          
Instance path:   caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08520 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23                 0.1070 %             
ARI1          2                  0.05560 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_4s.caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s:	27 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1_0>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1_0   ########             
Instance path:   caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1_0
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           19                 0.08830 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1_0:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_5s>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_5s   ########             
Instance path:   caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_5s
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_5s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
ARI1     2                  0.05560 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_4s_5s_5s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_5s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s   ########                        
Instance path:   caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      134                0.8150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s:	134 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           275                1.28 %               
ARI1          6                  0.1670 %             
BLACK BOX     37                 0.5740 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s:	318 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     10                 16.4 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.1640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s:	27 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           109                0.5070 %             
ARI1          6                  0.1670 %             
BLACK BOX     11                 0.1710 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s:	126 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           21                 0.09760 %            
BLACK BOX     17                 0.2640 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s:	38 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_2_1   ########                        
Instance path:   caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           28                 0.130 %              
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s:	30 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  4.92 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1   ########               
Instance path:   caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           21                 0.09760 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1:	23 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_29s>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_29s   ########               
Instance path:   caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_29s
==========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03250 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_29s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  4.92 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_29s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           40                 0.1860 %             
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s:	44 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1   ########                               
Instance path:   caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1810 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1:	41 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_2s   ########                               
Instance path:   caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s
==========================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s:	48 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           77                 0.3580 %             
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s:	80 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s   ########                                 
Instance path:   caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1810 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s:	41 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_65s   ########                                 
Instance path:   caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s
=============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z13>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_WChannel_Z13   ########                        
Instance path:   caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z13
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      138                0.840 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z13:	138 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           365                1.7 %                
ARI1          8                  0.2220 %             
BLACK BOX     108                1.68 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z13:	481 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     10                 16.4 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z13:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s   ########     
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s:	25 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           15                 0.06970 %            
BLACK BOX     12                 0.1860 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s:	27 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_0   ########                     
Instance path:   caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1   ########     
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1:	30 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           69                 0.3210 %             
ARI1          8                  0.2220 %             
BLACK BOX     18                 0.2790 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1:	95 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s   ########     
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.280 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s:	46 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           112                0.5210 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s:	113 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s   ########     
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           26                 0.1210 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s:	28 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  4.92 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1   ########               
Instance path:   caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           21                 0.09760 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1:	23 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_25s>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_25s   ########               
Instance path:   caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_25s
==========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_25s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  4.92 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_25s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s   ########     
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           20                 0.0930 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s:	22 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0   ########             
Instance path:   caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           19                 0.08830 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_8s>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_8s   ########             
Instance path:   caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_8s
=======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_8s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s.caxi4interconnect_RAM_BLOCK_4s_2s_8s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s   ########     
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           123                0.5720 %             
BLACK BOX     73                 1.13 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s:	196 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z13.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s   ########                                 
Instance path:   caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           49                 0.2280 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s:	50 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_36s   ########                                 
Instance path:   caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s
=============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  4.92 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_36s_0   ########                                 
Instance path:   caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s_0
===============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  4.92 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s   ########                        
Instance path:   caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      74                 0.450 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s:	74 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           113                0.5250 %             
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s:	117 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0   ########                        
Instance path:   caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      74                 0.450 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0:	74 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           123                0.5720 %             
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0:	127 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_1   ########                        
Instance path:   caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s   ######## 
Instance path:   caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      464                2.82 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s:	464 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           245                1.14 %               
BLACK BOX     45                 0.6990 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z14.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s:	290 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	90 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.2230 %             
BLACK BOX     7                  0.1090 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	55 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	90 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.2230 %             
BLACK BOX     7                  0.1090 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	55 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      134                0.8150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	134 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.3250 %             
BLACK BOX     13                 0.2020 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	83 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.9010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0:	148 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           77                 0.3580 %             
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0:	80 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.00930 %            
BLACK BOX     15                 0.2330 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z12.caxi4interconnect_SlaveConvertor_Z18>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z18   ########
Instance path:   COREAXI4INTERCONNECT_Z12.caxi4interconnect_SlaveConvertor_Z18            
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      496                3.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z12.caxi4interconnect_SlaveConvertor_Z18:	496 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           335                1.56 %               
BLACK BOX     117                1.82 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z12.caxi4interconnect_SlaveConvertor_Z18:	452 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      464                2.82 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s:	464 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           245                1.14 %               
BLACK BOX     113                1.75 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s:	358 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0:	90 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.2230 %             
BLACK BOX     41                 0.6360 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0:	89 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_2:	90 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.2230 %             
BLACK BOX     41                 0.6360 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_2:	89 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_73s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      134                0.8150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2:	134 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.3250 %             
BLACK BOX     13                 0.2020 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2:	83 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.9010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_1:	148 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           77                 0.3580 %             
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_1:	80 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_8s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.00930 %            
BLACK BOX     15                 0.2330 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_SlvProtocolConverter_Z17>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z17   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_SlvProtocolConverter_Z17
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1950 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_SlvProtocolConverter_Z17:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           90                 0.4180 %             
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z18.caxi4interconnect_SlvProtocolConverter_Z17:	94 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           45                 0.2090 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0:	47 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           40                 0.1860 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0:	42 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_1>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_1   ########                     
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_1
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           40                 0.1860 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_1:	42 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1   ########      
Instance path:   caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           45                 0.2090 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z17.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1:	47 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           40                 0.1860 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1:	42 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_0   ########                   
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           40                 0.1860 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_1_0:	42 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MEMORY.DDR3>
----------------------------------------------------------
########   Utilization report for  cell:   DDR3   ########
Instance path:   MEMORY.DDR3                              
==========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9288               56.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MEMORY.DDR3:	9288 (21.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           8651               40.2 %               
ARI1          2466               68.5 %               
BLACK BOX     5342               82.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block MEMORY.DDR3:	16459 (38.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 29 %                 
RAM64X12     33                 54.1 %               
=====================================================
Total MEMORY ELEMENTS in the block MEMORY.DDR3:	51 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  37.5 %               
===================================================
Total GLOBAL BUFFERS in the block MEMORY.DDR3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 81.1 %               
=================================================
Total IO PADS in the block MEMORY.DDR3:	43 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3.DDR3_CCC_0_PF_CCC>
-----------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_CCC_0_PF_CCC   ########
Instance path:   DDR3.DDR3_CCC_0_PF_CCC                                
=======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3.DDR3_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3.DDR3_CCC_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3.DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73   ########
Instance path:   DDR3.DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73                                
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7097               43.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR3.DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73:	7097 (16.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5447               25.3 %               
ARI1          1521               42.3 %               
BLACK BOX     4559               70.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3.DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73:	11527 (26.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 29 %                 
RAM64X12     19                 31.1 %               
=====================================================
Total MEMORY ELEMENTS in the block DDR3.DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73:	37 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3.DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73.C0_sdram_sys_top_Z72>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_sdram_sys_top_Z72   ########
Instance path:   DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73.C0_sdram_sys_top_Z72  
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7097               43.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73.C0_sdram_sys_top_Z72:	7097 (16.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5447               25.3 %               
ARI1          1521               42.3 %               
BLACK BOX     4559               70.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73.C0_sdram_sys_top_Z72:	11527 (26.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 29 %                 
RAM64X12     19                 31.1 %               
=====================================================
Total MEMORY ELEMENTS in the block DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73.C0_sdram_sys_top_Z72:	37 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3_DDRCTRL_0_CoreDDRMemCtrlr_Z73.C0_sdram_sys_top_Z72:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z72.C0_phy_top_Z20>
--------------------------------------------------------------------
########   Utilization report for  cell:   C0_phy_top_Z20   ########
Instance path:   C0_sdram_sys_top_Z72.C0_phy_top_Z20                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      89                 0.5420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z72.C0_phy_top_Z20:	89 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           380                1.77 %               
ARI1          17                 0.4720 %             
BLACK BOX     28                 0.4350 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_sys_top_Z72.C0_phy_top_Z20:	425 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block C0_sdram_sys_top_Z72.C0_phy_top_Z20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_phy_top_Z20.C0_ddr4_nwl_phy_init_Z19>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_ddr4_nwl_phy_init_Z19   ########
Instance path:   C0_phy_top_Z20.C0_ddr4_nwl_phy_init_Z19                      
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      89                 0.5420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_phy_top_Z20.C0_ddr4_nwl_phy_init_Z19:	89 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           375                1.74 %               
ARI1          17                 0.4720 %             
BLACK BOX     28                 0.4350 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_phy_top_Z20.C0_ddr4_nwl_phy_init_Z19:	420 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block C0_phy_top_Z20.C0_ddr4_nwl_phy_init_Z19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_ddr4_nwl_phy_init_Z19.C0_util_sync_reset>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_reset   ########
Instance path:   C0_ddr4_nwl_phy_init_Z19.C0_util_sync_reset            
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_ddr4_nwl_phy_init_Z19.C0_util_sync_reset:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block C0_ddr4_nwl_phy_init_Z19.C0_util_sync_reset:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_reset.C0_util_sync_flops_0_7>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7   ########
Instance path:   C0_util_sync_reset.C0_util_sync_flops_0_7                  
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_reset.C0_util_sync_flops_0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block C0_util_sync_reset.C0_util_sync_flops_0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z72.C0_sdram_lb_Z71>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_sdram_lb_Z71   ########
Instance path:   C0_sdram_sys_top_Z72.C0_sdram_lb_Z71                
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6875               41.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z72.C0_sdram_lb_Z71:	6875 (15.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5067               23.6 %               
ARI1          1504               41.8 %               
BLACK BOX     4527               70.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_sys_top_Z72.C0_sdram_lb_Z71:	11098 (25.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 29 %                 
RAM64X12     19                 31.1 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_sys_top_Z72.C0_sdram_lb_Z71:	37 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_axi_if_Z24>
-------------------------------------------------------------------
########   Utilization report for  cell:   C0_axi_if_Z24   ########
Instance path:   C0_sdram_lb_Z71.C0_axi_if_Z24                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3684               22.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_axi_if_Z24:	3684 (8.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2358               11 %                 
ARI1          413                11.5 %               
BLACK BOX     529                8.21 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_axi_if_Z24:	3300 (7.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 29 %                 
RAM64X12     9                  14.8 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z71.C0_axi_if_Z24:	27 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z24.C0_util_fifo_Z23>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z23   ########
Instance path:   C0_axi_if_Z24.C0_util_fifo_Z23                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      344                2.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z23:	344 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           275                1.28 %               
BLACK BOX     24                 0.3730 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z24.C0_util_fifo_Z23:	299 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  13.1 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z23:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z23.C0_util_fifo_core_Z22>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z22   ########
Instance path:   C0_util_fifo_Z23.C0_util_fifo_core_Z22                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      344                2.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z23.C0_util_fifo_core_Z22:	344 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           267                1.24 %               
BLACK BOX     23                 0.3570 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z23.C0_util_fifo_core_Z22:	290 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_5s   ########
Instance path:   C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.09130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s.C0_util_gray_to_bin_5s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_5s   ########
Instance path:   C0_util_gray_sync_bin_5s.C0_util_gray_to_bin_5s            
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_5s.C0_util_gray_to_bin_5s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s.C0_util_sync_5s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_5s_0_0   ########
Instance path:   C0_util_gray_sync_bin_5s.C0_util_sync_5s_0_0            
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_5s.C0_util_sync_5s_0_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_51>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_51   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_51                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_51:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_52>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_52   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_52                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_52:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_53>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_53   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_53                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_53:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_54>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_54   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_54                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_54:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_55>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_55   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_55                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_55:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_5s_1   ########
Instance path:   C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s_1               
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.09130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03250 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z22.C0_util_gray_sync_bin_5s_1:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_5s_0   ########
Instance path:   C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s_0          
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_5s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0_0          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_56>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_56   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_56               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_56:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_57>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_57   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_57               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_57:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_58>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_58   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_58               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_58:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_59>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_59   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_59               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_59:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_60>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_60   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_60               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_60:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z22.C0_util_lat1_to_lat0_97s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_97s   ########
Instance path:   C0_util_fifo_core_Z22.C0_util_lat1_to_lat0_97s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      296                1.8 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z22.C0_util_lat1_to_lat0_97s:	296 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           209                0.9720 %             
BLACK BOX     9                  0.140 %              
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z22.C0_util_lat1_to_lat0_97s:	218 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z22.C0_util_sync_flops_0_49>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_49   ########
Instance path:   C0_util_fifo_core_Z22.C0_util_sync_flops_0_49               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z22.C0_util_sync_flops_0_49:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z22.C0_util_sync_flops_0_50>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_50   ########
Instance path:   C0_util_fifo_core_Z22.C0_util_sync_flops_0_50               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z22.C0_util_sync_flops_0_50:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z23.C0_util_ram_4s_97s_32s_3s_0s_0s_16s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_4s_97s_32s_3s_0s_0s_16s   ########
Instance path:   C0_util_fifo_Z23.C0_util_ram_4s_97s_32s_3s_0s_0s_16s                    
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           8                  0.03720 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z23.C0_util_ram_4s_97s_32s_3s_0s_0s_16s:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  13.1 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z23.C0_util_ram_4s_97s_32s_3s_0s_0s_16s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z24.C0_util_fifo_Z26>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z26   ########
Instance path:   C0_axi_if_Z24.C0_util_fifo_Z26                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.2310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z26:	38 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           50                 0.2320 %             
BLACK BOX     29                 0.450 %              
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z24.C0_util_fifo_Z26:	79 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z26.C0_util_fifo_core_Z25>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z25   ########
Instance path:   C0_util_fifo_Z26.C0_util_fifo_core_Z25                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.2310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z26.C0_util_fifo_core_Z25:	38 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           49                 0.2280 %             
BLACK BOX     29                 0.450 %              
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z26.C0_util_fifo_core_Z25:	78 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_8s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_8s   ########
Instance path:   C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_8s               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_8s:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           16                 0.07440 %            
BLACK BOX     21                 0.3260 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_8s:	37 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z26.C0_util_ram_4s_8s_8s_1s_0s_0s_16s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_4s_8s_8s_1s_0s_0s_16s   ########
Instance path:   C0_util_fifo_Z26.C0_util_ram_4s_8s_8s_1s_0s_0s_16s                    
=======================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z26.C0_util_ram_4s_8s_8s_1s_0s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z26.C0_util_ram_4s_8s_8s_1s_0s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z24.C0_util_fifo_Z28>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z28   ########
Instance path:   C0_axi_if_Z24.C0_util_fifo_Z28                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      233                1.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z28:	233 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           222                1.03 %               
ARI1          46                 1.28 %               
BLACK BOX     41                 0.6360 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z24.C0_util_fifo_Z28:	309 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     3                  4.84 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z28:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z28.C0_util_fifo_core_Z27>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z27   ########
Instance path:   C0_util_fifo_Z28.C0_util_fifo_core_Z27                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      233                1.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z28.C0_util_fifo_core_Z27:	233 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           222                1.03 %               
ARI1          46                 1.28 %               
BLACK BOX     41                 0.6360 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z28.C0_util_fifo_core_Z27:	309 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_11s   ########
Instance path:   C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s               
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.09760 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s.C0_util_gray_to_bin_11s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_11s   ########
Instance path:   C0_util_gray_sync_bin_11s.C0_util_gray_to_bin_11s           
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04650 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_11s.C0_util_gray_to_bin_11s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s.C0_util_sync_11s_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_11s_0_0   ########
Instance path:   C0_util_gray_sync_bin_11s.C0_util_sync_11s_0_0           
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.1340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_11s.C0_util_sync_11s_0_0:	22 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_10>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_10   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_10                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_11>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_11   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_11                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_12>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_12   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_12                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_13>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_13   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_13                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_2   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_2                
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_3>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_3   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_3                
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_4>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_4   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_4                
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_5>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_5   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_5                
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_6>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_6   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_6                
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_8>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_8   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_8                
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_9>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_9   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_9                
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s_2>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_11s_2   ########
Instance path:   C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s_2               
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s_2:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.06510 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z27.C0_util_gray_sync_bin_11s_2:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_2.C0_util_gray_to_bin_11s_0>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_11s_0   ########
Instance path:   C0_util_gray_sync_bin_11s_2.C0_util_gray_to_bin_11s_0         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01390 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_11s_2.C0_util_gray_to_bin_11s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_2.C0_util_sync_11s_0_0_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_11s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_11s_2.C0_util_sync_11s_0_0_0         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.1340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_11s_2.C0_util_sync_11s_0_0_0:	22 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_14>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_14   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_14              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_15>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_15   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_15              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_15:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_16>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_16   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_16              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_17>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_17   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_17              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_18>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_18   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_18              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_19>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_19   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_19              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_20>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_20   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_20              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_20:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_21>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_21   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_21              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_22>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_22   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_22              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_23>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_23   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_23              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_24>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_24   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_24              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z27.C0_util_lat1_to_lat0_48s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_48s   ########
Instance path:   C0_util_fifo_core_Z27.C0_util_lat1_to_lat0_48s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      143                0.870 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z27.C0_util_lat1_to_lat0_48s:	143 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           143                0.6650 %             
BLACK BOX     15                 0.2330 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z27.C0_util_lat1_to_lat0_48s:	158 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z28.C0_util_ram_10s_48s_32s_1s_0s_0s_1024s>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_10s_48s_32s_1s_0s_0s_1024s   ########
Instance path:   C0_util_fifo_Z28.C0_util_ram_10s_48s_32s_1s_0s_0s_1024s                    
============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     3                  4.84 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z28.C0_util_ram_10s_48s_32s_1s_0s_0s_1024s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z24.C0_util_fifo_Z30>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z30   ########
Instance path:   C0_axi_if_Z24.C0_util_fifo_Z30                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      485                2.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z30:	485 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           353                1.64 %               
ARI1          46                 1.28 %               
BLACK BOX     32                 0.4970 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z24.C0_util_fifo_Z30:	431 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     7                  11.3 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z30:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z30.C0_util_fifo_core_Z29>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z29   ########
Instance path:   C0_util_fifo_Z30.C0_util_fifo_core_Z29                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      485                2.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z30.C0_util_fifo_core_Z29:	485 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           353                1.64 %               
ARI1          46                 1.28 %               
BLACK BOX     32                 0.4970 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z30.C0_util_fifo_core_Z29:	431 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_3>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_11s_3   ########
Instance path:   C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_3               
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_3:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.09760 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_3:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_3.C0_util_gray_to_bin_11s_1>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_11s_1   ########
Instance path:   C0_util_gray_sync_bin_11s_3.C0_util_gray_to_bin_11s_1         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04650 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_11s_3.C0_util_gray_to_bin_11s_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_3.C0_util_sync_11s_0_0_1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_11s_0_0_1   ########
Instance path:   C0_util_gray_sync_bin_11s_3.C0_util_sync_11s_0_0_1         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.1340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_11s_3.C0_util_sync_11s_0_0_1:	22 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_27>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_27   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_27              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_28>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_28   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_28              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_29>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_29   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_29              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_30>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_30   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_30              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_31>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_31   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_31              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_32>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_32   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_32              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_33>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_33   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_33              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_34>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_34   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_34              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_35>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_35   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_35              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_35:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_36>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_36   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_36              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_36:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_37>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_37   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_37              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_37:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_4>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_11s_4   ########
Instance path:   C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_4               
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_4:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.06510 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z29.C0_util_gray_sync_bin_11s_4:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_4.C0_util_gray_to_bin_11s_2>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_11s_2   ########
Instance path:   C0_util_gray_sync_bin_11s_4.C0_util_gray_to_bin_11s_2         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01390 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_11s_4.C0_util_gray_to_bin_11s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_4.C0_util_sync_11s_0_0_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_11s_0_0_2   ########
Instance path:   C0_util_gray_sync_bin_11s_4.C0_util_sync_11s_0_0_2         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.1340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_11s_4.C0_util_sync_11s_0_0_2:	22 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_38>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_38   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_38              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_38:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_39>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_39   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_39              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_39:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_40>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_40   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_40              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_40:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_41>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_41   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_41              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_41:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_42>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_42   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_42              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_42:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_43>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_43   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_43              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_43:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_44>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_44   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_44              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_44:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_45>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_45   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_45              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_45:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_46>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_46   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_46              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_46:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_47>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_47   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_47              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_47:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_48>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_48   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_48              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_48:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_129s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_129s   ########
Instance path:   C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_129s               
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      395                2.4 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_129s:	395 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           275                1.28 %               
ARI1          1                  0.02780 %            
BLACK BOX     6                  0.09310 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_129s:	282 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z30.C0_util_ram_10s_129s_32s_4s_0s_0s_1024s>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_10s_129s_32s_4s_0s_0s_1024s   ########
Instance path:   C0_util_fifo_Z30.C0_util_ram_10s_129s_32s_4s_0s_0s_1024s                    
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     7                  11.3 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z30.C0_util_ram_10s_129s_32s_4s_0s_0s_1024s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z24.C0_util_fifo_Z32>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z32   ########
Instance path:   C0_axi_if_Z24.C0_util_fifo_Z32                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      526                3.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z32:	526 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           383                1.78 %               
ARI1          42                 1.17 %               
BLACK BOX     174                2.7 %                
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z24.C0_util_fifo_Z32:	599 (1.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.45 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z32:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z32.C0_util_fifo_core_Z31>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z31   ########
Instance path:   C0_util_fifo_Z32.C0_util_fifo_core_Z31                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      526                3.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z32.C0_util_fifo_core_Z31:	526 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           383                1.78 %               
ARI1          42                 1.17 %               
BLACK BOX     30                 0.4660 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z32.C0_util_fifo_core_Z31:	455 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_10s   ########
Instance path:   C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s               
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s:	30 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.08830 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s.C0_util_gray_to_bin_10s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_10s   ########
Instance path:   C0_util_gray_sync_bin_10s.C0_util_gray_to_bin_10s           
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_10s.C0_util_gray_to_bin_10s:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s.C0_util_sync_10s_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_10s_0_0   ########
Instance path:   C0_util_gray_sync_bin_10s.C0_util_sync_10s_0_0           
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_10s.C0_util_sync_10s_0_0:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_63>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_63   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_63                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_63:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_64>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_64   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_64                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_64:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_65>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_65   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_65                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_65:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_66>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_66   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_66                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_66:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_67>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_67   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_67                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_67:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_68>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_68   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_68                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_68:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_69>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_69   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_69                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_69:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_70>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_70   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_70                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_70:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_71>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_71   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_71                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_71:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_72>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_72   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_72                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_72:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_10s_1   ########
Instance path:   C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s_1               
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s_1:	30 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.06040 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z31.C0_util_gray_sync_bin_10s_1:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_0>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_10s_0   ########
Instance path:   C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_0         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01390 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_10s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.1220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_73>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_73   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_73              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_73:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_74>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_74   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_74              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_74:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_75>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_75   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_75              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_75:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_76>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_76   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_76              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_76:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_77>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_77   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_77              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_77:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_78>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_78   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_78              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_78:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_79>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_79   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_79              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_79:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_80>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_80   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_80              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_80:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_81>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_81   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_81              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_81:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_82>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_82   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_82              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_82:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z31.C0_util_lat1_to_lat0_145s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_145s   ########
Instance path:   C0_util_fifo_core_Z31.C0_util_lat1_to_lat0_145s               
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      443                2.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z31.C0_util_lat1_to_lat0_145s:	443 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           307                1.43 %               
BLACK BOX     6                  0.09310 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z31.C0_util_lat1_to_lat0_145s:	313 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z32.C0_util_ram_9s_145s_32s_4s_0s_0s_512s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_9s_145s_32s_4s_0s_0s_512s   ########
Instance path:   C0_util_fifo_Z32.C0_util_ram_9s_145s_32s_4s_0s_0s_512s                    
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     144                2.24 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z32.C0_util_ram_9s_145s_32s_4s_0s_0s_512s:	144 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.45 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z32.C0_util_ram_9s_145s_32s_4s_0s_0s_512s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z24.C0_util_fifo_Z34>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z34   ########
Instance path:   C0_axi_if_Z24.C0_util_fifo_Z34                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      267                1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z34:	267 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           171                0.7950 %             
ARI1          34                 0.9450 %             
BLACK BOX     106                1.65 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z24.C0_util_fifo_Z34:	311 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.23 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z34.C0_util_fifo_core_Z33>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z33   ########
Instance path:   C0_util_fifo_Z34.C0_util_fifo_core_Z33                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      267                1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z34.C0_util_fifo_core_Z33:	267 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           171                0.7950 %             
ARI1          34                 0.9450 %             
BLACK BOX     33                 0.5120 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z34.C0_util_fifo_core_Z33:	238 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z33.C0_util_lat1_to_lat0_79s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_79s   ########
Instance path:   C0_util_fifo_core_Z33.C0_util_lat1_to_lat0_79s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      230                1.4 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z33.C0_util_lat1_to_lat0_79s:	230 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           157                0.730 %              
BLACK BOX     21                 0.3260 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z33.C0_util_lat1_to_lat0_79s:	178 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z34.C0_util_ram_8s_79s_32s_2s_0s_0s_256s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_8s_79s_32s_2s_0s_0s_256s   ########
Instance path:   C0_util_fifo_Z34.C0_util_ram_8s_79s_32s_2s_0s_0s_256s                    
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     73                 1.13 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z34.C0_util_ram_8s_79s_32s_2s_0s_0s_256s:	73 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.23 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z34.C0_util_ram_8s_79s_32s_2s_0s_0s_256s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z24.C0_util_fifo_Z36>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z36   ########
Instance path:   C0_axi_if_Z24.C0_util_fifo_Z36                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      250                1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z36:	250 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           167                0.7770 %             
ARI1          39                 1.08 %               
BLACK BOX     100                1.55 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z24.C0_util_fifo_Z36:	306 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.23 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z24.C0_util_fifo_Z36:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z36.C0_util_fifo_core_Z35>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z35   ########
Instance path:   C0_util_fifo_Z36.C0_util_fifo_core_Z35                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      250                1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z36.C0_util_fifo_core_Z35:	250 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           167                0.7770 %             
ARI1          39                 1.08 %               
BLACK BOX     34                 0.5280 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z36.C0_util_fifo_core_Z35:	240 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z35.C0_util_lat1_to_lat0_72s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_72s   ########
Instance path:   C0_util_fifo_core_Z35.C0_util_lat1_to_lat0_72s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      209                1.27 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z35.C0_util_lat1_to_lat0_72s:	209 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           144                0.670 %              
BLACK BOX     21                 0.3260 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z35.C0_util_lat1_to_lat0_72s:	165 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z36.C0_util_ram_9s_72s_32s_2s_0s_0s_512s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_9s_72s_32s_2s_0s_0s_512s   ########
Instance path:   C0_util_fifo_Z36.C0_util_ram_9s_72s_32s_2s_0s_0s_512s                    
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     66                 1.02 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z36.C0_util_ram_9s_72s_32s_2s_0s_0s_512s:	66 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.23 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z36.C0_util_ram_9s_72s_32s_2s_0s_0s_512s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z24.C0_wrap_calc_Z21>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrap_calc_Z21   ########
Instance path:   C0_axi_if_Z24.C0_wrap_calc_Z21                       
======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           273                1.27 %               
BLACK BOX     6                  0.09310 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z24.C0_wrap_calc_Z21:	279 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_dfi_rddata_align_Z47>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_rddata_align_Z47   ########
Instance path:   C0_sdram_lb_Z71.C0_dfi_rddata_align_Z47                     
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.6020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_dfi_rddata_align_Z47:	99 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      134                0.6230 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_dfi_rddata_align_Z47:	134 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_dfi_timing_gen_Z65>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_timing_gen_Z65   ########
Instance path:   C0_sdram_lb_Z71.C0_dfi_timing_gen_Z65                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04260 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_dfi_timing_gen_Z65:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     233                3.62 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_dfi_timing_gen_Z65:	233 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_fastinit_Z60>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_fastinit_Z60   ########
Instance path:   C0_sdram_lb_Z71.C0_fastinit_Z60                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1036               6.3 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_fastinit_Z60:	1036 (2.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1326               6.17 %               
ARI1          473                13.1 %               
BLACK BOX     1454               22.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_fastinit_Z60:	3253 (7.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z60.C0_fastsdram_Z54>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_fastsdram_Z54   ########
Instance path:   C0_fastinit_Z60.C0_fastsdram_Z54                     
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      925                5.63 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z60.C0_fastsdram_Z54:	925 (2.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1038               4.83 %               
ARI1          428                11.9 %               
BLACK BOX     1401               21.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastinit_Z60.C0_fastsdram_Z54:	2867 (6.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_odt_gen_Z48>
--------------------------------------------------------------------
########   Utilization report for  cell:   C0_odt_gen_Z48   ########
Instance path:   C0_fastsdram_Z54.C0_odt_gen_Z48                    
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.06690 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_odt_gen_Z48:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           15                 0.06970 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_odt_gen_Z48:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_openbank_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_3   ########
Instance path:   C0_fastsdram_Z54.C0_openbank_3                    
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      69                 0.420 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_openbank_3:	69 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           62                 0.2880 %             
ARI1          51                 1.42 %               
BLACK BOX     70                 1.09 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_openbank_3:	183 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_openbank_3_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_3_0   ########
Instance path:   C0_fastsdram_Z54.C0_openbank_3_0                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_openbank_3_0:	68 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           62                 0.2880 %             
ARI1          51                 1.42 %               
BLACK BOX     68                 1.06 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_openbank_3_0:	181 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_openbank_3_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_3_1   ########
Instance path:   C0_fastsdram_Z54.C0_openbank_3_1                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_openbank_3_1:	68 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           62                 0.2880 %             
ARI1          51                 1.42 %               
BLACK BOX     68                 1.06 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_openbank_3_1:	181 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_openbank_3_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_3_2   ########
Instance path:   C0_fastsdram_Z54.C0_openbank_3_2                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_openbank_3_2:	68 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           62                 0.2880 %             
ARI1          51                 1.42 %               
BLACK BOX     68                 1.06 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_openbank_3_2:	181 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_openrank_Z58>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openrank_Z58   ########
Instance path:   C0_fastsdram_Z54.C0_openrank_Z58                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      71                 0.4320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_openrank_Z58:	71 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           253                1.18 %               
ARI1          70                 1.94 %               
BLACK BOX     95                 1.47 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_openrank_Z58:	418 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z58.C0_rw_tracking_Z55>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_rw_tracking_Z55   ########
Instance path:   C0_openrank_Z58.C0_rw_tracking_Z55                     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z58.C0_rw_tracking_Z55:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      151                0.7020 %             
ARI1     25                 0.6950 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z58.C0_rw_tracking_Z55:	176 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z58.C0_wtr_tracking_Z56>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z56   ########
Instance path:   C0_openrank_Z58.C0_wtr_tracking_Z56                     
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.04870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z58.C0_wtr_tracking_Z56:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05580 %            
ARI1     8                  0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z58.C0_wtr_tracking_Z56:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_prog_pipe_delay_4s_0_7s_40s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_4s_0_7s_40s   ########
Instance path:   C0_fastsdram_Z54.C0_prog_pipe_delay_4s_0_7s_40s                    
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      80                 0.4870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_prog_pipe_delay_4s_0_7s_40s:	80 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.2230 %             
BLACK BOX     79                 1.23 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_prog_pipe_delay_4s_0_7s_40s:	127 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_qm_Z59>
---------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z59   ########
Instance path:   C0_fastsdram_Z54.C0_qm_Z59                    
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      57                 0.3470 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_qm_Z59:	57 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           123                0.5720 %             
ARI1          43                 1.19 %               
BLACK BOX     47                 0.730 %              
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_qm_Z59:	213 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_qm_Z59_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z59_0   ########
Instance path:   C0_fastsdram_Z54.C0_qm_Z59_0                    
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      59                 0.3590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_qm_Z59_0:	59 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           107                0.4980 %             
ARI1          43                 1.19 %               
BLACK BOX     47                 0.730 %              
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_qm_Z59_0:	197 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_qm_Z59_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z59_1   ########
Instance path:   C0_fastsdram_Z54.C0_qm_Z59_1                    
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      57                 0.3470 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_qm_Z59_1:	57 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           111                0.5160 %             
ARI1          43                 1.19 %               
BLACK BOX     47                 0.730 %              
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_qm_Z59_1:	201 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_util_param_latency_130s_3s_0s_1s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_130s_3s_0s_1s   ########
Instance path:   C0_fastsdram_Z54.C0_util_param_latency_130s_3s_0s_1s                    
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      66                 0.4020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_util_param_latency_130s_3s_0s_1s:	66 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     192                2.98 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_util_param_latency_130s_3s_0s_1s:	192 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_util_param_latency_48s_3s_1s_1s>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_48s_3s_1s_1s   ########
Instance path:   C0_fastsdram_Z54.C0_util_param_latency_48s_3s_1s_1s                    
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.0730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z54.C0_util_param_latency_48s_3s_1s_1s:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     132                2.05 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_util_param_latency_48s_3s_1s_1s:	132 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z54.C0_wrcmd_data_delay_Z52>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrcmd_data_delay_Z52   ########
Instance path:   C0_fastsdram_Z54.C0_wrcmd_data_delay_Z52                    
=============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.004650 %           
BLACK BOX     11                 0.1710 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z54.C0_wrcmd_data_delay_Z52:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z60.C0_util_sync_1s_0_0_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_1   ########
Instance path:   C0_fastinit_Z60.C0_util_sync_1s_0_0_1                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z60.C0_util_sync_1s_0_0_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_91>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_91   ########
Instance path:   C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_91               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_91:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z60.C0_util_sync_1s_0_0_2>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_2   ########
Instance path:   C0_fastinit_Z60.C0_util_sync_1s_0_0_2                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z60.C0_util_sync_1s_0_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_92>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_92   ########
Instance path:   C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_92               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_92:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_freq_ratio_cac_Z61>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_freq_ratio_cac_Z61   ########
Instance path:   C0_sdram_lb_Z71.C0_freq_ratio_cac_Z61                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      55                 0.3350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_freq_ratio_cac_Z61:	55 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     24                 0.3730 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_freq_ratio_cac_Z61:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_freq_ratio_data_Z62>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_freq_ratio_data_Z62   ########
Instance path:   C0_sdram_lb_Z71.C0_freq_ratio_data_Z62                     
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      110                0.6690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_freq_ratio_data_Z62:	110 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     241                3.74 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_freq_ratio_data_Z62:	241 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0              
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_0>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_0              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_1>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_1   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_1              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_10>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_10   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_10              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_11>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_11   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_11              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_12>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_12   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_12              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_13>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_13   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_13              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_14>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_14   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_14              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_15>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_15   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_15              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_15:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_16>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_16   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_16              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_17>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_17   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_17              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_18>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_18   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_18              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_19>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_19   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_19              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_2>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_2   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_2              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_20>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_20   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_20              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_20:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_21>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_21   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_21              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_22>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_22   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_22              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_23>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_23   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_23              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_24>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_24   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_24              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_25>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_25   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_25              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_25:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_25:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_26>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_26   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_26              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_26:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_27>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_27   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_27              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_28>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_28   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_28              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_29>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_29   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_29              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_3>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_3   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_3              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_30>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_30   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_30              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_31>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_31   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_31              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_32>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_32   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_32              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_33>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_33   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_33              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_34>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_34   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_34              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_4>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_4   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_4              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_5>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_5   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_5              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_6>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_6   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_6              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_7>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_7   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_7              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_8>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_8   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_8              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_9>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_9   ########
Instance path:   C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_9              
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z62.C0_dfi_phase_shift_static_4s_0s_0_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_merge_read_valid_40s_32s_5s_0_1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_merge_read_valid_40s_32s_5s_0_1   ########
Instance path:   C0_sdram_lb_Z71.C0_merge_read_valid_40s_32s_5s_0_1                     
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      141                0.8580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_merge_read_valid_40s_32s_5s_0_1:	141 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           104                0.4840 %             
ARI1          66                 1.83 %               
BLACK BOX     1221               19 %                 
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_merge_read_valid_40s_32s_5s_0_1:	1391 (3.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_mpfe_Z41>
-----------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_Z41   ########
Instance path:   C0_sdram_lb_Z71.C0_mpfe_Z41                     
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      465                2.83 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_mpfe_Z41:	465 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           432                2.01 %               
ARI1          59                 1.64 %               
BLACK BOX     218                3.38 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_mpfe_Z41:	709 (1.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     9                  14.8 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z71.C0_mpfe_Z41:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z41.C0_lb_fifo_13s_1s_37s_52s_1s_117s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_lb_fifo_13s_1s_37s_52s_1s_117s   ########
Instance path:   C0_mpfe_Z41.C0_lb_fifo_13s_1s_37s_52s_1s_117s                         
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      199                1.21 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z41.C0_lb_fifo_13s_1s_37s_52s_1s_117s:	199 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           100                0.4650 %             
BLACK BOX     16                 0.2480 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z41.C0_lb_fifo_13s_1s_37s_52s_1s_117s:	116 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z41.C0_mpfe_req_tracking_Z37>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_req_tracking_Z37   ########
Instance path:   C0_mpfe_Z41.C0_mpfe_req_tracking_Z37                         
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z41.C0_mpfe_req_tracking_Z37:	30 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.2230 %             
ARI1          25                 0.6950 %             
BLACK BOX     126                1.96 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z41.C0_mpfe_req_tracking_Z37:	199 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  4.92 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_Z41.C0_mpfe_req_tracking_Z37:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_req_tracking_Z37.C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s   ########
Instance path:   C0_mpfe_req_tracking_Z37.C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s            
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.1160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_req_tracking_Z37.C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           26                 0.1210 %             
ARI1          6                  0.1670 %             
BLACK BOX     70                 1.09 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_req_tracking_Z37.C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s:	102 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  4.92 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_req_tracking_Z37.C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z41.C0_mpfe_req_tracking_Z38>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_req_tracking_Z38   ########
Instance path:   C0_mpfe_Z41.C0_mpfe_req_tracking_Z38                         
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      236                1.44 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z41.C0_mpfe_req_tracking_Z38:	236 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           188                0.8740 %             
ARI1          34                 0.9450 %             
BLACK BOX     76                 1.18 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z41.C0_mpfe_req_tracking_Z38:	298 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_Z41.C0_mpfe_req_tracking_Z38:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_req_tracking_Z38.C0_util_fifo_Z40>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z40   ########
Instance path:   C0_mpfe_req_tracking_Z38.C0_util_fifo_Z40            
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      224                1.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_req_tracking_Z38.C0_util_fifo_Z40:	224 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           157                0.730 %              
ARI1          12                 0.3330 %             
BLACK BOX     21                 0.3260 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_req_tracking_Z38.C0_util_fifo_Z40:	190 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_req_tracking_Z38.C0_util_fifo_Z40:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z40.C0_util_fifo_core_Z39>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z39   ########
Instance path:   C0_util_fifo_Z40.C0_util_fifo_core_Z39                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      224                1.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z40.C0_util_fifo_core_Z39:	224 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           151                0.7020 %             
ARI1          12                 0.3330 %             
BLACK BOX     21                 0.3260 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z40.C0_util_fifo_core_Z39:	184 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z39.C0_util_lat1_to_lat0_66s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_66s   ########
Instance path:   C0_util_fifo_core_Z39.C0_util_lat1_to_lat0_66s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      200                1.22 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z39.C0_util_lat1_to_lat0_66s:	200 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           134                0.6230 %             
BLACK BOX     12                 0.1860 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z39.C0_util_lat1_to_lat0_66s:	146 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z40.C0_util_ram_5s_66s_32s_2s_0s_0s_32s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_5s_66s_32s_2s_0s_0s_32s   ########
Instance path:   C0_util_fifo_Z40.C0_util_ram_5s_66s_32s_2s_0s_0s_32s                    
=========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z40.C0_util_ram_5s_66s_32s_2s_0s_0s_32s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z40.C0_util_ram_5s_66s_32s_2s_0s_0s_32s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_prog_pipe_delay_160s_0_1s_1s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_160s_0_1s_1s   ########
Instance path:   C0_sdram_lb_Z71.C0_prog_pipe_delay_160s_0_1s_1s                     
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      147                0.8950 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_prog_pipe_delay_160s_0_1s_1s:	147 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_prog_pipe_delay_160s_0_1s_1s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_prog_pipe_delay_64s_1_1s_1s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_64s_1_1s_1s   ########
Instance path:   C0_sdram_lb_Z71.C0_prog_pipe_delay_64s_1_1s_1s                     
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_prog_pipe_delay_64s_1_1s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     63                 0.9780 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_prog_pipe_delay_64s_1_1s_1s:	63 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_rmw_Z45>
----------------------------------------------------------------
########   Utilization report for  cell:   C0_rmw_Z45   ########
Instance path:   C0_sdram_lb_Z71.C0_rmw_Z45                     
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      690                4.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_rmw_Z45:	690 (1.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           521                2.42 %               
ARI1          484                13.4 %               
BLACK BOX     403                6.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_rmw_Z45:	1408 (3.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.64 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z71.C0_rmw_Z45:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z45.C0_multiburst_qr_Z46>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_multiburst_qr_Z46   ########
Instance path:   C0_rmw_Z45.C0_multiburst_qr_Z46                          
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.4810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z45.C0_multiburst_qr_Z46:	79 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           317                1.47 %               
ARI1          54                 1.5 %                
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_rmw_Z45.C0_multiburst_qr_Z46:	379 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z45.C0_util_param_latency_1s_2s_0_0s>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_1s_2s_0_0s   ########
Instance path:   C0_rmw_Z45.C0_util_param_latency_1s_2s_0_0s                          
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z45.C0_util_param_latency_1s_2s_0_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z45.C0_util_param_latency_1s_2s_0_0s_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_1s_2s_0_0s_0   ########
Instance path:   C0_rmw_Z45.C0_util_param_latency_1s_2s_0_0s_0                          
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z45.C0_util_param_latency_1s_2s_0_0s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z45.C0_util_param_latency_3s_2s_0_0s>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_3s_2s_0_0s   ########
Instance path:   C0_rmw_Z45.C0_util_param_latency_3s_2s_0_0s                          
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03650 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z45.C0_util_param_latency_3s_2s_0_0s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_rmw_Z45.C0_util_param_latency_3s_2s_0_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_util_sync_1s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0   ########
Instance path:   C0_sdram_lb_Z71.C0_util_sync_1s_0_0                     
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_util_sync_1s_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0.C0_util_sync_flops_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0   ########
Instance path:   C0_util_sync_1s_0_0.C0_util_sync_flops_0                 
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0.C0_util_sync_flops_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_util_sync_1s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_0   ########
Instance path:   C0_sdram_lb_Z71.C0_util_sync_1s_0_0_0                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_util_sync_1s_0_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_90>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_90   ########
Instance path:   C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_90               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_90:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z71.C0_util_sync_bus_16s_0_1024s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_bus_16s_0_1024s   ########
Instance path:   C0_sdram_lb_Z71.C0_util_sync_bus_16s_0_1024s                     
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.2070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z71.C0_util_sync_bus_16s_0_1024s:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23                 0.1070 %             
ARI1          9                  0.250 %              
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z71.C0_util_sync_bus_16s_0_1024s:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_83>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_83   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_83        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_83:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_toggle_pos_0s   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s        
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_84>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_84   ########
Instance path:   C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_84          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_84:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_86>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_86   ########
Instance path:   C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_86          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_86:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_toggle_pos_0s_1   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1        
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01390 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_89>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_89   ########
Instance path:   C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_89        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_89:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z72.C0_util_sync_reset_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_reset_0   ########
Instance path:   C0_sdram_sys_top_Z72.C0_util_sync_reset_0                
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z72.C0_util_sync_reset_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_reset_0.C0_util_sync_flops_0_7_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_0   ########
Instance path:   C0_util_sync_reset_0.C0_util_sync_flops_0_7_0                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_reset_0.C0_util_sync_flops_0_7_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3.DDR3_DDRPHY_BLK>
---------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK   ########
Instance path:   DDR3.DDR3_DDRPHY_BLK                                
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2189               13.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR3.DDR3_DDRPHY_BLK:	2189 (5.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3204               14.9 %               
ARI1          945                26.3 %               
BLACK BOX     779                12.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3.DDR3_DDRPHY_BLK:	4928 (11.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 23 %                 
=====================================================
Total MEMORY ELEMENTS in the block DDR3.DDR3_DDRPHY_BLK:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3.DDR3_DDRPHY_BLK:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 81.1 %               
=================================================
Total IO PADS in the block DDR3.DDR3_DDRPHY_BLK:	43 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.COREDDR_TIP_Z78>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_Z78   ########
Instance path:   DDR3_DDRPHY_BLK.COREDDR_TIP_Z78                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2189               13.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_DDRPHY_BLK.COREDDR_TIP_Z78:	2189 (5.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3204               14.9 %               
ARI1          945                26.3 %               
BLACK BOX     584                9.07 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.COREDDR_TIP_Z78:	4733 (10.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 23 %                 
=====================================================
Total MEMORY ELEMENTS in the block DDR3_DDRPHY_BLK.COREDDR_TIP_Z78:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3_DDRPHY_BLK.COREDDR_TIP_Z78:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_Z78.COREDDR_TIP_INT_Z77>
-------------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_INT_Z77   ########
Instance path:   COREDDR_TIP_Z78.COREDDR_TIP_INT_Z77                     
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2189               13.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_Z78.COREDDR_TIP_INT_Z77:	2189 (5.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3204               14.9 %               
ARI1          945                26.3 %               
BLACK BOX     584                9.07 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_Z78.COREDDR_TIP_INT_Z77:	4733 (10.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 23 %                 
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_Z78.COREDDR_TIP_INT_Z77:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block COREDDR_TIP_Z78.COREDDR_TIP_INT_Z77:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z77.LANE_ALIGNMENT_2s_2s_3s_7s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   LANE_ALIGNMENT_2s_2s_3s_7s   ########
Instance path:   COREDDR_TIP_INT_Z77.LANE_ALIGNMENT_2s_2s_3s_7s                 
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.110 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z77.LANE_ALIGNMENT_2s_2s_3s_7s:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           36                 0.1670 %             
BLACK BOX     128                1.99 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z77.LANE_ALIGNMENT_2s_2s_3s_7s:	164 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 19.7 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z77.LANE_ALIGNMENT_2s_2s_3s_7s:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s>
--------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s          
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03650 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 0.1160 %             
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	25 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s   ########
Instance path:   FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s                      
================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_0   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03650 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_0   ########
Instance path:   FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0                    
==================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s>
---------------------------------------------------------------------
########   Utilization report for  cell:   LANE_CTRL_2s_1s   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s          
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z77.TIP_CTRL_BLK_Z76>
----------------------------------------------------------------------
########   Utilization report for  cell:   TIP_CTRL_BLK_Z76   ########
Instance path:   COREDDR_TIP_INT_Z77.TIP_CTRL_BLK_Z76                 
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2060               12.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z77.TIP_CTRL_BLK_Z76:	2060 (4.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3059               14.2 %               
ARI1          922                25.6 %               
BLACK BOX     456                7.08 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z77.TIP_CTRL_BLK_Z76:	4437 (10.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  3.28 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z77.TIP_CTRL_BLK_Z76:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z76.LEVELLING_2s_8_8_8_8_8_8_8_8_8>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   LEVELLING_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   TIP_CTRL_BLK_Z76.LEVELLING_2s_8_8_8_8_8_8_8_8_8                    
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1191               7.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z76.LEVELLING_2s_8_8_8_8_8_8_8_8_8:	1191 (2.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1638               7.62 %               
ARI1          643                17.9 %               
BLACK BOX     367                5.7 %                
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z76.LEVELLING_2s_8_8_8_8_8_8_8_8_8:	2648 (6.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s>
----------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s      
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02320 %            
ARI1     8                  0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0      
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
ARI1     8                  0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   IOG_IF_2s_18s_0_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1      
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 0.3410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1:	56 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.2230 %             
ARI1          9                  0.250 %              
BLACK BOX     36                 0.5590 %             
======================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1:	93 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM>
---------------------------------------------------------------------
########   Utilization report for  cell:   APB_IOG_CTRL_SM   ########
Instance path:   IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM                   
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      26                 0.1580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM:	26 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           15                 0.06970 %            
ARI1          9                  0.250 %              
BLACK BOX     12                 0.1860 %             
======================================================
Total COMBINATIONAL LOGIC in the block IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      996                6.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8:	996 (2.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1457               6.77 %               
ARI1          590                16.4 %               
BLACK BOX     299                4.64 %               
======================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8:	2346 (5.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8          
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      996                6.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8:	996 (2.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1457               6.77 %               
ARI1          590                16.4 %               
BLACK BOX     299                4.64 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8:	2346 (5.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_0   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0      
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      498                3.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0:	498 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           720                3.35 %               
ARI1          296                8.22 %               
BLACK BOX     145                2.25 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0:	1161 (2.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_1_0   ########
Instance path:   RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0                       
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      237                1.44 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0:	237 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           297                1.38 %               
ARI1          237                6.59 %               
BLACK BOX     122                1.89 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0:	656 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_0.gate_training_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_1   ########
Instance path:   RDLVL_TRAIN_0.gate_training_1                       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.59 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_0.gate_training_1:	261 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           423                1.97 %               
ARI1          59                 1.64 %               
BLACK BOX     23                 0.3570 %             
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_0.gate_training_1:	505 (1.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_1   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1      
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      498                3.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1:	498 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           737                3.43 %               
ARI1          294                8.17 %               
BLACK BOX     145                2.25 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1:	1176 (2.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_1.dq_align_dqs_optimization_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_1   ########
Instance path:   RDLVL_TRAIN_1.dq_align_dqs_optimization_1                       
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      237                1.44 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_1.dq_align_dqs_optimization_1:	237 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           297                1.38 %               
ARI1          237                6.59 %               
BLACK BOX     122                1.89 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_1.dq_align_dqs_optimization_1:	656 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_1.gate_training_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_0   ########
Instance path:   RDLVL_TRAIN_1.gate_training_0                       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.59 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_1.gate_training_0:	261 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           439                2.04 %               
ARI1          57                 1.58 %               
BLACK BOX     23                 0.3570 %             
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_1.gate_training_0:	519 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z74>
----------------------------------------------------------------------
########   Utilization report for  cell:   TRN_COMPLETE_Z74   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z74      
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.06090 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z74:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           18                 0.08370 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z74:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s>
----------------------------------------------------------------
########   Utilization report for  cell:   VREF_TR_2s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s      
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s>
--------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_2s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s      
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                0.6330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s:	104 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           88                 0.4090 %             
ARI1          28                 0.7780 %             
BLACK BOX     30                 0.4660 %             
======================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s:	146 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s.WRLVL_BOT>
---------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT   ########
Instance path:   WRLVL_2s.WRLVL_BOT                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.3160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s.WRLVL_BOT:	52 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           44                 0.2050 %             
ARI1          14                 0.3890 %             
BLACK BOX     15                 0.2330 %             
======================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s.WRLVL_BOT:	73 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s.WRLVL_BOT_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_0   ########
Instance path:   WRLVL_2s.WRLVL_BOT_0                            
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.3160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s.WRLVL_BOT_0:	52 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           43                 0.20 %               
ARI1          14                 0.3890 %             
BLACK BOX     15                 0.2330 %             
======================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s.WRLVL_BOT_0:	72 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z76.PHY_SIG_MOD_2s_2s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   PHY_SIG_MOD_2s_2s   ########
Instance path:   TIP_CTRL_BLK_Z76.PHY_SIG_MOD_2s_2s                    
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      274                1.67 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z76.PHY_SIG_MOD_2s_2s:	274 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           915                4.25 %               
ARI1          40                 1.11 %               
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z76.PHY_SIG_MOD_2s_2s:	959 (2.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z76.TRN_CLK_2s_1s_0s_1s_2s_3s_4s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s   ########
Instance path:   TIP_CTRL_BLK_Z76.TRN_CLK_2s_1s_0s_1s_2s_3s_4s                    
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      341                2.08 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z76.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	341 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           338                1.57 %               
ARI1          198                5.5 %                
BLACK BOX     71                 1.1 %                
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z76.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	607 (1.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  3.28 %               
=====================================================
Total MEMORY ELEMENTS in the block TIP_CTRL_BLK_Z76.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s        
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03650 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s.data_transition_detector_1s_4>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4   ########
Instance path:   flag_generator_1s.data_transition_detector_1s_4                   
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s.data_transition_detector_1s_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s.data_transition_detector_1s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s.noisy_data_detector_1s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s   ########
Instance path:   flag_generator_1s.noisy_data_detector_1s                   
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s.noisy_data_detector_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s.noisy_data_detector_1s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03650 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_0.data_transition_detector_1s_4_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_0   ########
Instance path:   flag_generator_1s_0.data_transition_detector_1s_4_0                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_0.data_transition_detector_1s_4_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_0.data_transition_detector_1s_4_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_0.noisy_data_detector_1s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0   ########
Instance path:   flag_generator_1s_0.noisy_data_detector_1s_0                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_0.noisy_data_detector_1s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_0.noisy_data_detector_1s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_1   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03650 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_1.data_transition_detector_1s_4_1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_1   ########
Instance path:   flag_generator_1s_1.data_transition_detector_1s_4_1                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_1.data_transition_detector_1s_4_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_1.data_transition_detector_1s_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_1.noisy_data_detector_1s_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_1   ########
Instance path:   flag_generator_1s_1.noisy_data_detector_1s_1                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_1.noisy_data_detector_1s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_1.noisy_data_detector_1s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_2   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03650 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_2.data_transition_detector_1s_4_2>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_2   ########
Instance path:   flag_generator_1s_2.data_transition_detector_1s_4_2                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_2.data_transition_detector_1s_4_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_2.data_transition_detector_1s_4_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_2.noisy_data_detector_1s_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_2   ########
Instance path:   flag_generator_1s_2.noisy_data_detector_1s_2                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_2.noisy_data_detector_1s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_2.noisy_data_detector_1s_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_3   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03650 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_3.data_transition_detector_1s_4_3>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_3   ########
Instance path:   flag_generator_1s_3.data_transition_detector_1s_4_3                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_3.data_transition_detector_1s_4_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_3.data_transition_detector_1s_4_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_3.noisy_data_detector_1s_3>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_3   ########
Instance path:   flag_generator_1s_3.noisy_data_detector_1s_3                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_3.noisy_data_detector_1s_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_3.noisy_data_detector_1s_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk>
------------------------------------------------------------------
########   Utilization report for  cell:   trn_bclksclk   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk        
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      50                 0.3040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk:	50 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           51                 0.2370 %             
ARI1          19                 0.5280 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk:	71 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr>
------------------------------------------------------------------
########   Utilization report for  cell:   trn_cmd_addr   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr        
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.6020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	99 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           96                 0.4460 %             
ARI1          61                 1.69 %               
BLACK BOX     65                 1.01 %               
======================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	222 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  3.28 %               
=====================================================
Total MEMORY ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw>
--------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw        
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.4750 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw:	78 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           86                 0.40 %               
ARI1          59                 1.64 %               
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw:	147 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0>
----------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0        
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.4750 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0:	78 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           78                 0.3630 %             
ARI1          59                 1.64 %               
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0:	139 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z76.ddr4_vref>
---------------------------------------------------------------
########   Utilization report for  cell:   ddr4_vref   ########
Instance path:   TIP_CTRL_BLK_Z76.ddr4_vref                    
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z76.ddr4_vref:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.00930 %            
BLACK BOX     13                 0.2020 %             
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z76.ddr4_vref:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z76.write_callibrator_Z75>
---------------------------------------------------------------------------
########   Utilization report for  cell:   write_callibrator_Z75   ########
Instance path:   TIP_CTRL_BLK_Z76.write_callibrator_Z75                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.4750 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z76.write_callibrator_Z75:	78 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           147                0.6840 %             
ARI1          41                 1.14 %               
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z76.write_callibrator_Z75:	189 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z77.ddr_init_iterator>
-----------------------------------------------------------------------
########   Utilization report for  cell:   ddr_init_iterator   ########
Instance path:   COREDDR_TIP_INT_Z77.ddr_init_iterator                 
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.1760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z77.ddr_init_iterator:	29 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.08370 %            
ARI1     23                 0.6390 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z77.ddr_init_iterator:	41 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD                     
=======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     36                 0.5590 %             
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       12                 22.6 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BA_PF_IOD>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_BA_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BA_PF_IOD                     
===================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     9                  0.140 %              
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BA_PF_IOD:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       3                  5.66 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BA_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD                     
==============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD                     
======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD                     
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD                     
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD                     
======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD                     
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD                     
========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.89 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL                     
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD                     
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     5                  0.07760 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD                     
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     6                  0.09310 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD                     
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     40                 0.6210 %             
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  15.1 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL                     
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD                     
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     5                  0.07760 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD                     
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     6                  0.09310 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD                     
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     40                 0.6210 %             
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  15.1 %               
=================================================
Total IO PADS in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_DDRPHY_BLK.DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3.DDR3_DLL_0_PF_CCC>
-----------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_DLL_0_PF_CCC   ########
Instance path:   DDR3.DDR3_DLL_0_PF_CCC                                
=======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR3.DDR3_DLL_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.PROCESSOR>
---------------------------------------------------------------
########   Utilization report for  cell:   PROCESSOR   ########
Instance path:   TOP.PROCESSOR                                 
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4834               29.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.PROCESSOR:	4834 (11.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           10044              46.7 %               
ARI1          985                27.4 %               
BLACK BOX     252                3.91 %               
======================================================
Total COMBINATIONAL LOGIC in the block TOP.PROCESSOR:	11281 (26.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block TOP.PROCESSOR:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.1 %               
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block TOP.PROCESSOR:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block TOP.PROCESSOR:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PROCESSOR.JTAG_DEBUG>
----------------------------------------------------------------
########   Utilization report for  cell:   JTAG_DEBUG   ########
Instance path:   PROCESSOR.JTAG_DEBUG                           
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PROCESSOR.JTAG_DEBUG:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           90                 0.4180 %             
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block PROCESSOR.JTAG_DEBUG:	98 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block PROCESSOR.JTAG_DEBUG:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=JTAG_DEBUG.COREJTAGDEBUG_85_1s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDEBUG_85_1s   ########
Instance path:   JTAG_DEBUG.COREJTAGDEBUG_85_1s                          
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block JTAG_DEBUG.COREJTAGDEBUG_85_1s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           90                 0.4180 %             
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block JTAG_DEBUG.COREJTAGDEBUG_85_1s:	98 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block JTAG_DEBUG.COREJTAGDEBUG_85_1s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_85_1s.uj_jtag_85>
----------------------------------------------------------------
########   Utilization report for  cell:   uj_jtag_85   ########
Instance path:   COREJTAGDEBUG_85_1s.uj_jtag_85                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREJTAGDEBUG_85_1s.uj_jtag_85:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           88                 0.4090 %             
BLACK BOX     6                  0.09310 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_85_1s.uj_jtag_85:	94 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PROCESSOR.Mi_V_Processor>
--------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor   ########
Instance path:   PROCESSOR.Mi_V_Processor                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4818               29.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PROCESSOR.Mi_V_Processor:	4818 (11.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9954               46.3 %               
ARI1          985                27.4 %               
BLACK BOX     244                3.79 %               
======================================================
Total COMBINATIONAL LOGIC in the block PROCESSOR.Mi_V_Processor:	11183 (25.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block PROCESSOR.Mi_V_Processor:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.1 %               
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block PROCESSOR.Mi_V_Processor:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s   ########
Instance path:   Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s                      
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4818               29.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s:	4818 (11.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9954               46.3 %               
ARI1          985                27.4 %               
BLACK BOX     244                3.79 %               
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s:	11183 (25.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.1 %               
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4818               29.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	4818 (11.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9954               46.3 %               
ARI1          985                27.4 %               
BLACK BOX     244                3.79 %               
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	11183 (25.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.1 %               
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT
==========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      129                0.7850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT:	129 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      98                 0.4560 %             
ARI1     192                5.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT:	290 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      166                1.01 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG:	166 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           213                0.990 %              
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG:	215 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1950 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.08370 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1950 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.06510 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.250 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1:	41 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      84                 0.3910 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1:	84 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.09130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.1390 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER:	30 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04650 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02790 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03250 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1954               11.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	1954 (4.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4896               22.8 %               
ARI1          688                19.1 %               
BLACK BOX     96                 1.49 %               
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	5680 (13.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.1 %               
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING   ########                                    
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET   ########                                    
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1950               11.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	1950 (4.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4896               22.8 %               
ARI1          688                19.1 %               
BLACK BOX     96                 1.49 %               
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	5680 (13.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.1 %               
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      389                2.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	389 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           781                3.63 %               
ARI1          121                3.36 %               
BLACK BOX     52                 0.8070 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	954 (2.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  8.06 %               
====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU
============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      171                0.7950 %             
ARI1     64                 1.78 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU:	235 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      85                 0.3950 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER:	85 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1
===============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      117                0.5440 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1:	117 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.06690 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           16                 0.07440 %            
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.45 %               
====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB
=========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.2050 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB:	44 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      576                3.51 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	576 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           918                4.27 %               
ARI1          52                 1.44 %               
BLACK BOX     36                 0.5590 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	1006 (2.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  8.06 %               
====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE   ########                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      183                1.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	183 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           474                2.2 %                
ARI1          22                 0.6110 %             
BLACK BOX     36                 0.5590 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	532 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  8.06 %               
====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE   ########                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      325                1.98 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE:	325 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      348                1.62 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE:	348 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1   ########                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1
==============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.05110 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1:	11 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      972                5.92 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET:	972 (2.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3074               14.3 %               
ARI1          504                14 %                 
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET:	3586 (8.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  9.84 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU
=================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      457                2.12 %               
ARI1     33                 0.9170 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU:	490 (1.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1139               5.3 %                
ARI1     192                5.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT:	1331 (3.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      420                2.56 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE:	420 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           980                4.56 %               
ARI1          122                3.39 %               
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE:	1103 (2.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF
===================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                0.730 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	120 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           277                1.29 %               
ARI1          121                3.36 %               
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	399 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07910 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      123                0.5720 %             
ARI1     11                 0.3060 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS:	134 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      140                0.8520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC:	140 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           253                1.18 %               
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC:	254 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      70                 0.4260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13:	70 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.00930 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      122                0.7420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA:	122 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           424                1.97 %               
ARI1          32                 0.8890 %             
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA:	459 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      244                1.48 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1:	244 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           267                1.24 %               
BLACK BOX     27                 0.4190 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1:	294 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.3770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0:	62 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           62                 0.2880 %             
BLACK BOX     17                 0.2640 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0:	79 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 0.4630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1:	76 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           79                 0.3670 %             
BLACK BOX     3                  0.04660 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1:	82 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      40                 0.2430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           41                 0.1910 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0:	42 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      39                 0.2370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           49                 0.2280 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1:	51 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           11                 0.05110 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.0730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           16                 0.07440 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           7                  0.03250 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      222                1.35 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2:	222 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           128                0.5950 %             
BLACK BOX     12                 0.1860 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2:	140 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.4810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0:	79 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           49                 0.2280 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0:	51 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      143                0.870 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9:	143 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           79                 0.3670 %             
BLACK BOX     10                 0.1550 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9:	89 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      26                 0.1580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR:	26 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9                  0.04180 %            
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01390 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.0730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01390 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01390 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      389                2.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS:	389 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           226                1.05 %               
BLACK BOX     8                  0.1240 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS:	234 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      161                0.980 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14:	161 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           89                 0.4140 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14:	91 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      93                 0.5660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15:	93 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           54                 0.2510 %             
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15:	56 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01390 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      127                0.7730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17:	127 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           68                 0.3160 %             
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17:	72 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04260 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05580 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.1890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK:	31 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      209                0.9720 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK:	209 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1   ########                            
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07910 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.0930 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2   ########                            
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05580 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      795                4.84 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG:	795 (1.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1892               8.8 %                
ARI1          14                 0.3890 %             
BLACK BOX     19                 0.2950 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG:	1925 (4.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER   ########                                    
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER
=================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      672                4.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER:	672 (1.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1790               8.32 %               
ARI1          14                 0.3890 %             
BLACK BOX     12                 0.1860 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER:	1816 (4.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2
==============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1460 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01390 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1   ########                                      
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 0.5050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK:	83 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5                  0.02320 %            
BLACK BOX     11                 0.1710 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.280 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1:	46 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01390 %            
BLACK BOX     6                  0.09310 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG   ########                                      
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2:	37 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.00930 %            
BLACK BOX     5                  0.07760 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER
==========================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      562                3.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER:	562 (1.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1782               8.29 %               
ARI1          14                 0.3890 %             
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER:	1797 (4.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER   ########                                    
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER
=================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                0.7490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	123 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           102                0.4740 %             
BLACK BOX     7                  0.1090 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	109 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1460 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1:	24 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01390 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL
============================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.20 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL:	43 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER
=============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 0.5050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER:	83 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           14                 0.06510 %            
BLACK BOX     7                  0.1090 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK   ########                                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK:	37 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           12                 0.05580 %            
BLACK BOX     5                  0.07760 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02320 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02320 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE   ########                                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.280 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE:	46 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.00930 %            
BLACK BOX     2                  0.0310 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER
==========================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.09130 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.1580 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC   ########                                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08520 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02320 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.00930 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004650 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2   ########                                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31   ########                                      
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01860 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR
============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.006090 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03720 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 0.3410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR:	56 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           84                 0.3910 %             
ARI1          42                 1.17 %               
BLACK BOX     5                  0.07760 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR:	131 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01390 %            
BLACK BOX     1                  0.01550 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.03040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5                  0.02320 %            
BLACK BOX     4                  0.06210 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      108                0.6570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1:	108 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           204                0.9490 %             
BLACK BOX     47                 0.730 %              
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1:	251 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.140 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0:	23 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           19                 0.08830 %            
BLACK BOX     21                 0.3260 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1:	33 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           31                 0.1440 %             
BLACK BOX     11                 0.1710 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1:	42 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.1160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           14                 0.06510 %            
BLACK BOX     6                  0.09310 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2:	20 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      190                1.16 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB:	190 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           250                1.16 %               
BLACK BOX     11                 0.1710 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB:	261 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20   ########                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 0.4930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20:	81 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      101                0.470 %              
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20:	101 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      206                1.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER:	206 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      336                1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER:	336 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 0.5050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19:	83 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      138                0.6420 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19:	138 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      181                0.8420 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS:	181 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           281                1.31 %               
ARI1          10                 0.2780 %             
BLACK BOX     9                  0.140 %              
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS:	300 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
