// Seed: 2161003857
module module_0;
  tri id_1 = 1, id_2, id_3;
  uwire id_4;
  assign id_3 = id_3 <= ~1;
  supply1 id_5, id_6 = 1, id_7, id_8;
  assign id_8 = &1;
  assign id_4 = id_5;
endmodule
module module_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always if (id_2);
  module_0();
  logic [7:0][""] id_5;
  id_6(
      1, &1
  );
endmodule
