Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 25 02:37:22 2018
| Host         : DESKTOP-K5BEQV7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Datapath_control_sets_placed.rpt
| Design       : Datapath
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1120 |          534 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             322 |          119 |
| Yes          | No                    | No                     |              32 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------+------------------+------------------+----------------+
|           Clock Signal          |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------+------------------+------------------+----------------+
|  MEM_WB/ReadData2_reg[31]_18[0] |                              |                  |               13 |             32 |
|  MEM_WB/ReadData2_reg[31]_14[0] |                              |                  |               10 |             32 |
|  MEM_WB/ReadData2_reg[31]_16[0] |                              |                  |               11 |             32 |
|  MEM_WB/ReadData2_reg[31][0]    |                              |                  |               17 |             32 |
|  MEM_WB/ReadData2_reg[31]_10[0] |                              |                  |               18 |             32 |
|  MEM_WB/ReadData2_reg[31]_0[0]  |                              |                  |               16 |             32 |
|  MEM_WB/ReadData2_reg[31]_1[0]  |                              |                  |               15 |             32 |
|  MEM_WB/ReadData2_reg[31]_11[0] |                              |                  |               19 |             32 |
|  MEM_WB/ReadData2_reg[31]_12[0] |                              |                  |               19 |             32 |
|  MEM_WB/ReadData2_reg[31]_13[0] |                              |                  |               16 |             32 |
|  MEM_WB/ReadData2_reg[31]_15[0] |                              |                  |               12 |             32 |
|  MEM_WB/ReadData2_reg[31]_17[0] |                              |                  |               12 |             32 |
|  MEM_WB/ReadData2_reg[31]_4[0]  |                              |                  |               13 |             32 |
|  MEM_WB/ReadData2_reg[31]_5[0]  |                              |                  |               15 |             32 |
|  MEM_WB/ReadData2_reg[31]_3[0]  |                              |                  |               15 |             32 |
|  MEM_WB/ReadData2_reg[31]_9[0]  |                              |                  |               12 |             32 |
|  MEM_WB/ReadData2_reg[31]_8[0]  |                              |                  |               11 |             32 |
|  MEM_WB/ReadData2_reg[31]_7[0]  |                              |                  |               12 |             32 |
|  MEM_WB/ReadData2_reg[31]_6[0]  |                              |                  |               12 |             32 |
|  MEM_WB/ReadData2_reg[31]_2[0]  |                              |                  |               13 |             32 |
|  CLK_IBUF_BUFG                  | ID_EX/E[0]                   | RST_IBUF         |               17 |             32 |
| ~CLK_IBUF_BUFG                  | EX_MEM/E[0]                  |                  |               20 |             32 |
|  n_0_190_BUFG                   |                              |                  |               18 |             32 |
|  n_4_194_BUFG                   |                              |                  |               15 |             32 |
|  n_8_198_BUFG                   |                              |                  |               19 |             32 |
|  n_3_193_BUFG                   |                              |                  |               16 |             32 |
|  n_6_196_BUFG                   |                              |                  |               16 |             32 |
|  n_1_191_BUFG                   |                              |                  |               19 |             32 |
|  n_5_195_BUFG                   |                              |                  |               17 |             32 |
|  n_7_197_BUFG                   |                              |                  |               15 |             32 |
|  n_2_192_BUFG                   |                              |                  |               16 |             32 |
|  n_9_199_BUFG                   |                              |                  |               19 |             32 |
|  n_10_200_BUFG                  |                              |                  |               17 |             32 |
|  CLK_IBUF_BUFG                  | ID_EX/instruction_Out_reg[0] | RST_IBUF         |               26 |             61 |
| ~CLK_IBUF_BUFG                  |                              |                  |               66 |            128 |
| ~CLK_IBUF_BUFG                  | EX_MEM/p_0_in0_in            |                  |               32 |            128 |
|  CLK_IBUF_BUFG                  |                              | RST_IBUF         |              119 |            322 |
+---------------------------------+------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                    37 |
+--------+-----------------------+


