fpga_top:
  grid_io_top:
    logical_tile_io_mode_io_:
      logical_tile_io_mode_physical__iopad:
        GPIO:
        GPIO_DFFR_mem:
          - DFFR
      direct_interc:
  grid_io_right:
    logical_tile_io_mode_io_:
      logical_tile_io_mode_physical__iopad:
        GPIO:
        GPIO_DFFR_mem:
          - DFFR
      direct_interc:
  grid_io_bottom:
    logical_tile_io_mode_io_:
      logical_tile_io_mode_physical__iopad:
        GPIO:
        GPIO_DFFR_mem:
          - DFFR
      direct_interc:
  grid_io_left:
    logical_tile_io_mode_io_:
      logical_tile_io_mode_physical__iopad:
        GPIO:
        GPIO_DFFR_mem:
          - DFFR
      direct_interc:
  grid_clb:
    logical_tile_clb_mode_clb_:
      logical_tile_clb_mode_default__fle:
        logical_tile_clb_mode_default__fle_mode_physical__fabric:
          logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic:
            logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6:
              frac_lut6:
                OR2JIX0:
                INVJIX0:
                BUFJIX4:
                frac_lut6_mux:
                  INVJIX0:
                  frac_lut6_mux_basis_input2_mem1:
                    - tgate
                  BUFJIX4:
              frac_lut6_DFFR_mem:
                - DFFR
            direct_interc:
            mux_1level_tapbuf_size2:
              INVJIX0:
              const1:
              INVJIX4:
              mux_1level_tapbuf_basis_input3_mem3:
                - tgate
            mux_1level_tapbuf_size2_mem:
              - DFFR
          logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff:
            MULTI_MODE_DFFSRQ:
            MULTI_MODE_DFFSRQ_DFFR_mem:
              - DFFR
          logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder:
            - ADDF
          mux_1level_tapbuf_size3:
            INVJIX0:
            const1:
            INVJIX4:
            mux_1level_tapbuf_basis_input4_mem4:
              - tgate
          mux_1level_tapbuf_size3_mem:
            - DFFR
          direct_interc:
        direct_interc:
      direct_interc:
      mux_2level_size60:
        INVJIX0:
        const1:
        mux_2level_basis_input8_mem8:
          - tgate
        mux_2level_basis_input5_mem5:
          - tgate
      mux_2level_size60_mem:
        - DFFR
  sb_0__0_:
    mux_2level_tapbuf_size3:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input2_mem1:
        - tgate
    mux_2level_tapbuf_size3_mem:
      - DFFR
    mux_2level_tapbuf_size2:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input2_mem1:
        - tgate
    mux_2level_tapbuf_size2_mem:
      - DFFR
    mux_2level_tapbuf_size4:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size4_mem:
      - DFFR
  sb_0__1_:
    mux_2level_tapbuf_size3:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input2_mem1:
        - tgate
    mux_2level_tapbuf_size3_mem:
      - DFFR
    mux_2level_tapbuf_size2:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input2_mem1:
        - tgate
    mux_2level_tapbuf_size2_mem:
      - DFFR
  sb_1__0_:
    mux_2level_tapbuf_size6:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size6_mem:
      - DFFR
    mux_2level_tapbuf_size5:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
      mux_2level_tapbuf_basis_input2_mem2:
        - tgate
    mux_2level_tapbuf_size5_mem:
      - DFFR
    mux_2level_tapbuf_size4:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size4_mem:
      - DFFR
    mux_2level_tapbuf_size3:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input2_mem1:
        - tgate
    mux_2level_tapbuf_size3_mem:
      - DFFR
  sb_1__1_:
    mux_2level_tapbuf_size6:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size6_mem:
      - DFFR
    mux_2level_tapbuf_size5:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
      mux_2level_tapbuf_basis_input2_mem2:
        - tgate
    mux_2level_tapbuf_size5_mem:
      - DFFR
    mux_2level_tapbuf_size4:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size4_mem:
      - DFFR
    mux_2level_tapbuf_size3:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input2_mem1:
        - tgate
    mux_2level_tapbuf_size3_mem:
      - DFFR
    mux_2level_tapbuf_size2:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input2_mem1:
        - tgate
    mux_2level_tapbuf_size2_mem:
      - DFFR
  cbx_1__0_:
    mux_2level_tapbuf_size6:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size6_mem:
      - DFFR
  cbx_1__1_:
    mux_2level_tapbuf_size6:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size6_mem:
      - DFFR
  cby_0__1_:
    mux_2level_tapbuf_size6:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size6_mem:
      - DFFR
  cby_1__1_:
    mux_2level_tapbuf_size6:
      INVJIX0:
      const1:
      INVJIX4:
      mux_2level_tapbuf_basis_input3_mem3:
        - tgate
    mux_2level_tapbuf_size6_mem:
      - DFFR
