

================================================================
== Vivado HLS Report for 'ChenIDct'
================================================================
* Date:           Mon Apr 30 18:37:52 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        chenIDCT
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.62|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  723|  723|  723|  723|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                  |  280|  280|        35|          -|          -|     8|    no    |
        |- Loop 2                  |  280|  280|        35|          -|          -|     8|    no    |
        |- Loop 3                  |  150|  150|        75|          -|          -|     2|    no    |
        | + memcpy.inp1_buf.y      |   33|   33|         3|          1|          1|    32|    yes   |
        | + Loop 3.2               |    4|    4|         2|          -|          -|     2|    no    |
        | + memcpy.y.out1_buf.gep  |   32|   32|         2|          1|          1|    32|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 79 80 81 }
  Pipeline-1 : II = 1, D = 2, States = { 85 86 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	37  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	2  / true
37 --> 
	38  / (!exitcond2)
	72  / (exitcond2)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	37  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	88  / (exitcond3)
	79  / (!exitcond3)
79 --> 
	82  / (exitcond4)
	80  / (!exitcond4)
80 --> 
	81  / true
81 --> 
	79  / true
82 --> 
	83  / true
83 --> 
	84  / (!exitcond)
	85  / (exitcond)
84 --> 
	83  / true
85 --> 
	87  / (exitcond5)
	86  / (!exitcond5)
86 --> 
	85  / true
87 --> 
	78  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%y_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %y)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%x_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %x)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%y3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %y_read, i32 2, i32 63)"
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4 = zext i62 %y3 to i64"
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i62 %y3 to i63"
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%BUS_SRC_DST_addr = getelementptr i32* %BUS_SRC_DST, i64 %tmp_4"
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %x_read, i32 2, i32 63)"
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5_cast1 = zext i62 %tmp to i63"
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %BUS_SRC_DST), !map !277"
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @ChenIDct_str) nounwind"
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %BUS_SRC_DST, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 64, [12 x i8]* @p_str221, [6 x i8]* @p_str322, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120)"
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %x, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 64, [1 x i8]* @bundle, [6 x i8]* @p_str322, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120)"
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %y, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 64, [1 x i8]* @bundle4, [6 x i8]* @p_str322, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120)"
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str423, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 0, [9 x i8]* @p_str524, [1 x i8]* @p_str120, [1 x i8]* @p_str120, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str120) nounwind" [../src/chenidct.c:116]
ST_1 : Operation 106 [1/1] (0.65ns)   --->   "br label %1" [../src/chenidct.c:127]

 <State 2> : 1.09ns
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_3, %2 ]"
ST_2 : Operation 108 [1/1] (0.72ns)   --->   "%exitcond1 = icmp eq i4 %i, -8" [../src/chenidct.c:127]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"
ST_2 : Operation 110 [1/1] (0.79ns)   --->   "%i_3 = add i4 %i, 1" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %2" [../src/chenidct.c:127]
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i4 %i to i63" [../src/chenidct.c:129]
ST_2 : Operation 113 [1/1] (1.08ns)   --->   "%x2_sum = add i63 %tmp_5_cast1, %tmp_cast1" [../src/chenidct.c:129]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%x2_sum_cast = zext i63 %x2_sum to i64" [../src/chenidct.c:129]
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%aptr = getelementptr i32* %BUS_SRC_DST, i64 %x2_sum_cast" [../src/chenidct.c:129]
ST_2 : Operation 116 [1/1] (1.08ns)   --->   "%y4_sum = add i63 %tmp_4_cast, %tmp_cast1" [../src/chenidct.c:129]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%y4_sum_cast = zext i63 %y4_sum to i64" [../src/chenidct.c:129]
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%aptr_8 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum_cast" [../src/chenidct.c:129]
ST_2 : Operation 119 [1/1] (0.65ns)   --->   "br label %.preheader" [../src/chenidct.c:201]

 <State 3> : 2.62ns
ST_3 : Operation 120 [7/7] (2.62ns)   --->   "%aptr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr, i32 1)" [../src/chenidct.c:130]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 121 [1/1] (0.33ns)   --->   "%sum2 = xor i4 %i, -8" [../src/chenidct.c:127]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sum2_cast_cast = zext i4 %sum2 to i63" [../src/chenidct.c:127]
ST_3 : Operation 123 [1/1] (1.08ns)   --->   "%x2_sum5 = add i63 %tmp_5_cast1, %sum2_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%x2_sum5_cast = zext i63 %x2_sum5 to i64" [../src/chenidct.c:127]
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%aptr_1 = getelementptr i32* %BUS_SRC_DST, i64 %x2_sum5_cast" [../src/chenidct.c:127]
ST_3 : Operation 126 [1/1] (1.08ns)   --->   "%y4_sum1 = add i63 %tmp_4_cast, %sum2_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%y4_sum1_cast = zext i63 %y4_sum1 to i64" [../src/chenidct.c:127]
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%aptr_9 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum1_cast" [../src/chenidct.c:127]

 <State 4> : 2.62ns
ST_4 : Operation 129 [6/7] (2.62ns)   --->   "%aptr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr, i32 1)" [../src/chenidct.c:130]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 130 [7/7] (2.62ns)   --->   "%aptr_1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_1, i32 1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sum = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %i)" [../src/chenidct.c:127]
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sum_cast_cast = zext i5 %sum to i63" [../src/chenidct.c:127]
ST_4 : Operation 133 [1/1] (1.08ns)   --->   "%x2_sum6 = add i63 %tmp_5_cast1, %sum_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%x2_sum6_cast = zext i63 %x2_sum6 to i64" [../src/chenidct.c:127]
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%aptr_2 = getelementptr i32* %BUS_SRC_DST, i64 %x2_sum6_cast" [../src/chenidct.c:127]
ST_4 : Operation 136 [1/1] (1.08ns)   --->   "%y4_sum2 = add i63 %tmp_4_cast, %sum_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%y4_sum2_cast = zext i63 %y4_sum2 to i64" [../src/chenidct.c:127]
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%aptr_10 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum2_cast" [../src/chenidct.c:127]

 <State 5> : 2.62ns
ST_5 : Operation 139 [5/7] (2.62ns)   --->   "%aptr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr, i32 1)" [../src/chenidct.c:130]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 140 [6/7] (2.62ns)   --->   "%aptr_1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_1, i32 1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 141 [7/7] (2.62ns)   --->   "%aptr_2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_2, i32 1)" [../src/chenidct.c:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sum1_cast1 = sext i4 %sum2 to i5" [../src/chenidct.c:127]
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sum1_cast_cast = zext i5 %sum1_cast1 to i63" [../src/chenidct.c:127]
ST_5 : Operation 144 [1/1] (1.08ns)   --->   "%x2_sum7 = add i63 %tmp_5_cast1, %sum1_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%x2_sum7_cast = zext i63 %x2_sum7 to i64" [../src/chenidct.c:127]
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%aptr_3 = getelementptr i32* %BUS_SRC_DST, i64 %x2_sum7_cast" [../src/chenidct.c:127]
ST_5 : Operation 147 [1/1] (1.08ns)   --->   "%y4_sum3 = add i63 %tmp_4_cast, %sum1_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%y4_sum3_cast = zext i63 %y4_sum3 to i64" [../src/chenidct.c:127]
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%aptr_11 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum3_cast" [../src/chenidct.c:127]

 <State 6> : 2.62ns
ST_6 : Operation 150 [4/7] (2.62ns)   --->   "%aptr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr, i32 1)" [../src/chenidct.c:130]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 151 [5/7] (2.62ns)   --->   "%aptr_1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_1, i32 1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 152 [6/7] (2.62ns)   --->   "%aptr_2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_2, i32 1)" [../src/chenidct.c:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 153 [7/7] (2.62ns)   --->   "%aptr_3_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_3, i32 1)" [../src/chenidct.c:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%sum3 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %i)" [../src/chenidct.c:127]
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%sum3_cast_cast = zext i6 %sum3 to i63" [../src/chenidct.c:127]
ST_6 : Operation 156 [1/1] (1.08ns)   --->   "%x2_sum8 = add i63 %tmp_5_cast1, %sum3_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%x2_sum8_cast = zext i63 %x2_sum8 to i64" [../src/chenidct.c:127]
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%aptr_4 = getelementptr i32* %BUS_SRC_DST, i64 %x2_sum8_cast" [../src/chenidct.c:127]
ST_6 : Operation 159 [1/1] (1.08ns)   --->   "%y4_sum4 = add i63 %tmp_4_cast, %sum3_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%y4_sum4_cast = zext i63 %y4_sum4 to i64" [../src/chenidct.c:127]
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%aptr_12 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum4_cast" [../src/chenidct.c:127]

 <State 7> : 2.62ns
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %i to i6" [../src/chenidct.c:129]
ST_7 : Operation 163 [3/7] (2.62ns)   --->   "%aptr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr, i32 1)" [../src/chenidct.c:130]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 164 [4/7] (2.62ns)   --->   "%aptr_1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_1, i32 1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 165 [5/7] (2.62ns)   --->   "%aptr_2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_2, i32 1)" [../src/chenidct.c:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 166 [6/7] (2.62ns)   --->   "%aptr_3_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_3, i32 1)" [../src/chenidct.c:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 167 [7/7] (2.62ns)   --->   "%aptr_4_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_4, i32 1)" [../src/chenidct.c:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 168 [1/1] (0.78ns)   --->   "%sum4 = add i6 -24, %tmp_cast" [../src/chenidct.c:129]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%sum4_cast_cast = zext i6 %sum4 to i63" [../src/chenidct.c:129]
ST_7 : Operation 170 [1/1] (1.08ns)   --->   "%x2_sum9 = add i63 %tmp_5_cast1, %sum4_cast_cast" [../src/chenidct.c:129]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%x2_sum9_cast = zext i63 %x2_sum9 to i64" [../src/chenidct.c:129]
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%aptr_5 = getelementptr i32* %BUS_SRC_DST, i64 %x2_sum9_cast" [../src/chenidct.c:129]
ST_7 : Operation 173 [1/1] (1.08ns)   --->   "%y4_sum5 = add i63 %tmp_4_cast, %sum4_cast_cast" [../src/chenidct.c:129]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%y4_sum5_cast = zext i63 %y4_sum5 to i64" [../src/chenidct.c:129]
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%aptr_13 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum5_cast" [../src/chenidct.c:129]

 <State 8> : 2.62ns
ST_8 : Operation 176 [2/7] (2.62ns)   --->   "%aptr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr, i32 1)" [../src/chenidct.c:130]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 177 [3/7] (2.62ns)   --->   "%aptr_1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_1, i32 1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 178 [4/7] (2.62ns)   --->   "%aptr_2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_2, i32 1)" [../src/chenidct.c:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 179 [5/7] (2.62ns)   --->   "%aptr_3_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_3, i32 1)" [../src/chenidct.c:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 180 [6/7] (2.62ns)   --->   "%aptr_4_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_4, i32 1)" [../src/chenidct.c:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 181 [7/7] (2.62ns)   --->   "%aptr_5_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_5, i32 1)" [../src/chenidct.c:140]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%sum5_cast1 = sext i5 %sum to i6" [../src/chenidct.c:127]
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%sum5_cast_cast = zext i6 %sum5_cast1 to i63" [../src/chenidct.c:127]
ST_8 : Operation 184 [1/1] (1.08ns)   --->   "%x2_sum1 = add i63 %tmp_5_cast1, %sum5_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%x2_sum1_cast = zext i63 %x2_sum1 to i64" [../src/chenidct.c:127]
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%aptr_6 = getelementptr i32* %BUS_SRC_DST, i64 %x2_sum1_cast" [../src/chenidct.c:127]
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%sum6_cast1 = sext i4 %sum2 to i6" [../src/chenidct.c:127]
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%sum6_cast_cast = zext i6 %sum6_cast1 to i63" [../src/chenidct.c:127]
ST_8 : Operation 189 [1/1] (1.08ns)   --->   "%x2_sum2 = add i63 %tmp_5_cast1, %sum6_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%x2_sum2_cast = zext i63 %x2_sum2 to i64" [../src/chenidct.c:127]
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%aptr_7 = getelementptr i32* %BUS_SRC_DST, i64 %x2_sum2_cast" [../src/chenidct.c:127]
ST_8 : Operation 192 [1/1] (1.08ns)   --->   "%y4_sum6 = add i63 %tmp_4_cast, %sum5_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%y4_sum6_cast = zext i63 %y4_sum6 to i64" [../src/chenidct.c:127]
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%aptr_14 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum6_cast" [../src/chenidct.c:127]
ST_8 : Operation 195 [1/1] (1.08ns)   --->   "%y4_sum7 = add i63 %tmp_4_cast, %sum6_cast_cast" [../src/chenidct.c:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%y4_sum7_cast = zext i63 %y4_sum7 to i64" [../src/chenidct.c:127]
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%aptr_15 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum7_cast" [../src/chenidct.c:127]

 <State 9> : 2.62ns
ST_9 : Operation 198 [1/7] (2.62ns)   --->   "%aptr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr, i32 1)" [../src/chenidct.c:130]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 199 [2/7] (2.62ns)   --->   "%aptr_1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_1, i32 1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 200 [3/7] (2.62ns)   --->   "%aptr_2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_2, i32 1)" [../src/chenidct.c:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 201 [4/7] (2.62ns)   --->   "%aptr_3_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_3, i32 1)" [../src/chenidct.c:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 202 [5/7] (2.62ns)   --->   "%aptr_4_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_4, i32 1)" [../src/chenidct.c:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 203 [6/7] (2.62ns)   --->   "%aptr_5_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_5, i32 1)" [../src/chenidct.c:140]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 204 [7/7] (2.62ns)   --->   "%aptr_6_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_6, i32 1)" [../src/chenidct.c:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 2.62ns
ST_10 : Operation 205 [1/1] (2.62ns)   --->   "%aptr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr)" [../src/chenidct.c:130]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 206 [1/7] (2.62ns)   --->   "%aptr_1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_1, i32 1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 207 [2/7] (2.62ns)   --->   "%aptr_2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_2, i32 1)" [../src/chenidct.c:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 208 [3/7] (2.62ns)   --->   "%aptr_3_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_3, i32 1)" [../src/chenidct.c:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 209 [4/7] (2.62ns)   --->   "%aptr_4_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_4, i32 1)" [../src/chenidct.c:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 210 [5/7] (2.62ns)   --->   "%aptr_5_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_5, i32 1)" [../src/chenidct.c:140]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 211 [6/7] (2.62ns)   --->   "%aptr_6_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_6, i32 1)" [../src/chenidct.c:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 212 [7/7] (2.62ns)   --->   "%aptr_7_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_7, i32 1)" [../src/chenidct.c:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 2.62ns
ST_11 : Operation 213 [1/1] (2.62ns)   --->   "%aptr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 214 [1/7] (2.62ns)   --->   "%aptr_2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_2, i32 1)" [../src/chenidct.c:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 215 [2/7] (2.62ns)   --->   "%aptr_3_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_3, i32 1)" [../src/chenidct.c:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 216 [3/7] (2.62ns)   --->   "%aptr_4_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_4, i32 1)" [../src/chenidct.c:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 217 [4/7] (2.62ns)   --->   "%aptr_5_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_5, i32 1)" [../src/chenidct.c:140]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 218 [5/7] (2.62ns)   --->   "%aptr_6_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_6, i32 1)" [../src/chenidct.c:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 219 [6/7] (2.62ns)   --->   "%aptr_7_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_7, i32 1)" [../src/chenidct.c:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 2.62ns
ST_12 : Operation 220 [1/1] (2.62ns)   --->   "%aptr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_2)" [../src/chenidct.c:134]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 221 [1/7] (2.62ns)   --->   "%aptr_3_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_3, i32 1)" [../src/chenidct.c:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 222 [2/7] (2.62ns)   --->   "%aptr_4_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_4, i32 1)" [../src/chenidct.c:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 223 [3/7] (2.62ns)   --->   "%aptr_5_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_5, i32 1)" [../src/chenidct.c:140]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 224 [4/7] (2.62ns)   --->   "%aptr_6_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_6, i32 1)" [../src/chenidct.c:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 225 [5/7] (2.62ns)   --->   "%aptr_7_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_7, i32 1)" [../src/chenidct.c:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 2.62ns
ST_13 : Operation 226 [1/1] (2.62ns)   --->   "%aptr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_3)" [../src/chenidct.c:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 227 [1/7] (2.62ns)   --->   "%aptr_4_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_4, i32 1)" [../src/chenidct.c:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 228 [2/7] (2.62ns)   --->   "%aptr_5_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_5, i32 1)" [../src/chenidct.c:140]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 229 [3/7] (2.62ns)   --->   "%aptr_6_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_6, i32 1)" [../src/chenidct.c:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 230 [4/7] (2.62ns)   --->   "%aptr_7_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_7, i32 1)" [../src/chenidct.c:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 2.62ns
ST_14 : Operation 231 [1/1] (2.62ns)   --->   "%aptr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_4)" [../src/chenidct.c:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 232 [1/7] (2.62ns)   --->   "%aptr_5_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_5, i32 1)" [../src/chenidct.c:140]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 233 [2/7] (2.62ns)   --->   "%aptr_6_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_6, i32 1)" [../src/chenidct.c:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 234 [3/7] (2.62ns)   --->   "%aptr_7_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_7, i32 1)" [../src/chenidct.c:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 2.62ns
ST_15 : Operation 235 [1/1] (2.62ns)   --->   "%aptr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_5)" [../src/chenidct.c:140]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 236 [1/7] (2.62ns)   --->   "%aptr_6_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_6, i32 1)" [../src/chenidct.c:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [2/7] (2.62ns)   --->   "%aptr_7_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_7, i32 1)" [../src/chenidct.c:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 2.62ns
ST_16 : Operation 238 [1/1] (2.62ns)   --->   "%aptr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_6)" [../src/chenidct.c:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 239 [1/7] (2.62ns)   --->   "%aptr_7_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_7, i32 1)" [../src/chenidct.c:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 2.62ns
ST_17 : Operation 240 [1/1] (2.62ns)   --->   "%aptr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_7)" [../src/chenidct.c:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 2.37ns
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%b0 = shl i32 %aptr_read, 2" [../src/chenidct.c:130]
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%a0 = shl i32 %aptr_1_read, 2" [../src/chenidct.c:132]
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%b2 = shl i32 %aptr_2_read, 2" [../src/chenidct.c:134]
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%a1 = shl i32 %aptr_3_read, 2" [../src/chenidct.c:136]
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%b1 = shl i32 %aptr_4_read, 2" [../src/chenidct.c:138]
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%a2 = shl i32 %aptr_5_read, 2" [../src/chenidct.c:140]
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%b3 = shl i32 %aptr_6_read, 2" [../src/chenidct.c:142]
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%a3 = shl i32 %aptr_7_read, 2" [../src/chenidct.c:144]
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_9_cast1 = sext i32 %a0 to i41" [../src/chenidct.c:150]
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i32 %a0 to i40" [../src/chenidct.c:150]
ST_18 : Operation 251 [2/2] (2.36ns)   --->   "%tmp_s = mul i40 100, %tmp_9_cast" [../src/chenidct.c:150]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1_cast1 = sext i32 %a3 to i40" [../src/chenidct.c:150]
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i32 %a3 to i41" [../src/chenidct.c:150]
ST_18 : Operation 254 [2/2] (2.36ns)   --->   "%tmp_2 = mul i41 -502, %tmp_1_cast" [../src/chenidct.c:150]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i32 %a2 to i41" [../src/chenidct.c:151]
ST_18 : Operation 256 [2/2] (2.36ns)   --->   "%tmp_6 = mul i41 426, %tmp_5_cast" [../src/chenidct.c:151]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i32 %a1 to i41" [../src/chenidct.c:151]
ST_18 : Operation 258 [2/2] (2.36ns)   --->   "%tmp_8 = mul i41 -284, %tmp_7_cast" [../src/chenidct.c:151]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [2/2] (2.36ns)   --->   "%tmp_7 = mul i41 426, %tmp_7_cast" [../src/chenidct.c:152]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [2/2] (2.36ns)   --->   "%tmp_9 = mul i41 284, %tmp_5_cast" [../src/chenidct.c:152]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [2/2] (2.36ns)   --->   "%tmp_10 = mul i41 502, %tmp_9_cast1" [../src/chenidct.c:153]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [2/2] (2.36ns)   --->   "%tmp_11 = mul i40 100, %tmp_1_cast1" [../src/chenidct.c:153]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [1/1] (1.01ns)   --->   "%tmp_13 = add nsw i32 %b0, %b1" [../src/chenidct.c:157]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [1/1] (1.01ns)   --->   "%tmp_15 = sub nsw i32 %b0, %b1" [../src/chenidct.c:158]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i32 %b2 to i41" [../src/chenidct.c:160]
ST_18 : Operation 266 [2/2] (2.36ns)   --->   "%tmp_17 = mul i41 196, %tmp_28_cast" [../src/chenidct.c:160]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i32 %b3 to i41" [../src/chenidct.c:160]
ST_18 : Operation 268 [2/2] (2.36ns)   --->   "%tmp_18 = mul i41 -473, %tmp_30_cast" [../src/chenidct.c:160]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 269 [2/2] (2.36ns)   --->   "%tmp_20 = mul i41 473, %tmp_28_cast" [../src/chenidct.c:161]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 270 [2/2] (2.36ns)   --->   "%tmp_21 = mul i41 196, %tmp_30_cast" [../src/chenidct.c:161]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 2.37ns
ST_19 : Operation 271 [1/2] (2.36ns)   --->   "%tmp_s = mul i40 100, %tmp_9_cast" [../src/chenidct.c:150]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 272 [1/2] (2.36ns)   --->   "%tmp_2 = mul i41 -502, %tmp_1_cast" [../src/chenidct.c:150]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 273 [1/2] (2.36ns)   --->   "%tmp_6 = mul i41 426, %tmp_5_cast" [../src/chenidct.c:151]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [1/2] (2.36ns)   --->   "%tmp_8 = mul i41 -284, %tmp_7_cast" [../src/chenidct.c:151]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/2] (2.36ns)   --->   "%tmp_7 = mul i41 426, %tmp_7_cast" [../src/chenidct.c:152]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/2] (2.36ns)   --->   "%tmp_9 = mul i41 284, %tmp_5_cast" [../src/chenidct.c:152]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/2] (2.36ns)   --->   "%tmp_10 = mul i41 502, %tmp_9_cast1" [../src/chenidct.c:153]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/2] (2.36ns)   --->   "%tmp_11 = mul i40 100, %tmp_1_cast1" [../src/chenidct.c:153]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i32 %tmp_13 to i41" [../src/chenidct.c:157]
ST_19 : Operation 280 [2/2] (2.36ns)   --->   "%tmp_14 = mul i41 362, %tmp_21_cast" [../src/chenidct.c:157]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 281 [1/2] (2.36ns)   --->   "%tmp_17 = mul i41 196, %tmp_28_cast" [../src/chenidct.c:160]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 282 [1/2] (2.36ns)   --->   "%tmp_18 = mul i41 -473, %tmp_30_cast" [../src/chenidct.c:160]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/2] (2.36ns)   --->   "%tmp_20 = mul i41 473, %tmp_28_cast" [../src/chenidct.c:161]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 284 [1/2] (2.36ns)   --->   "%tmp_21 = mul i41 196, %tmp_30_cast" [../src/chenidct.c:161]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 2.37ns
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_cast_29 = sext i40 %tmp_s to i41" [../src/chenidct.c:150]
ST_20 : Operation 286 [1/1] (1.04ns)   --->   "%tmp_3 = add i41 %tmp_cast_29, %tmp_2" [../src/chenidct.c:150]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%c0 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_3, i32 9, i32 40)" [../src/chenidct.c:150]
ST_20 : Operation 288 [1/1] (1.04ns)   --->   "%tmp_1 = add i41 %tmp_8, %tmp_6" [../src/chenidct.c:151]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%c1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_1, i32 9, i32 40)" [../src/chenidct.c:151]
ST_20 : Operation 290 [1/1] (1.04ns)   --->   "%tmp_5 = add i41 %tmp_7, %tmp_9" [../src/chenidct.c:152]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%c2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_5, i32 9, i32 40)" [../src/chenidct.c:152]
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i40 %tmp_11 to i41" [../src/chenidct.c:153]
ST_20 : Operation 293 [1/1] (1.04ns)   --->   "%tmp_12 = add i41 %tmp_10, %tmp_17_cast" [../src/chenidct.c:153]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%c3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_12, i32 9, i32 40)" [../src/chenidct.c:153]
ST_20 : Operation 295 [1/2] (2.36ns)   --->   "%tmp_14 = mul i41 362, %tmp_21_cast" [../src/chenidct.c:157]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%a0_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_14, i32 9, i32 40)" [../src/chenidct.c:157]
ST_20 : Operation 297 [1/1] (1.04ns)   --->   "%tmp_19 = add i41 %tmp_17, %tmp_18" [../src/chenidct.c:160]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%a2_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_19, i32 9, i32 40)" [../src/chenidct.c:160]
ST_20 : Operation 299 [1/1] (1.04ns)   --->   "%tmp_22 = add i41 %tmp_20, %tmp_21" [../src/chenidct.c:161]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%a3_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_22, i32 9, i32 40)" [../src/chenidct.c:161]

 <State 21> : 2.62ns
ST_21 : Operation 301 [1/1] (1.01ns)   --->   "%b0_1 = add nsw i32 %a0_1, %a3_1" [../src/chenidct.c:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/1] (1.01ns)   --->   "%b3_1 = sub nsw i32 %a0_1, %a3_1" [../src/chenidct.c:166]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (1.01ns)   --->   "%a0_6 = add nsw i32 %c1, %c0" [../src/chenidct.c:170]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (1.01ns)   --->   "%a1_2 = sub nsw i32 %c0, %c1" [../src/chenidct.c:171]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 305 [1/1] (1.01ns)   --->   "%a2_2 = sub nsw i32 %c3, %c2" [../src/chenidct.c:172]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (1.01ns)   --->   "%a3_6 = add nsw i32 %c2, %c3" [../src/chenidct.c:173]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (1.01ns)   --->   "%tmp_23 = sub nsw i32 %a2_2, %a1_2" [../src/chenidct.c:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (1.01ns)   --->   "%tmp_25 = add nsw i32 %a1_2, %a2_2" [../src/chenidct.c:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (1.01ns)   --->   "%tmp_27 = add nsw i32 %b0_1, %a3_6" [../src/chenidct.c:181]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [1/1] (2.62ns)   --->   "%aptr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_8, i32 1)" [../src/chenidct.c:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 311 [1/1] (1.01ns)   --->   "%tmp_34 = sub nsw i32 %b0_1, %a3_6" [../src/chenidct.c:195]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 2.62ns
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i32 %tmp_15 to i41" [../src/chenidct.c:158]
ST_22 : Operation 313 [2/2] (2.36ns)   --->   "%tmp_16 = mul i41 362, %tmp_25_cast" [../src/chenidct.c:158]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i32 %tmp_25 to i41" [../src/chenidct.c:177]
ST_22 : Operation 315 [2/2] (2.36ns)   --->   "%tmp_26 = mul i41 362, %tmp_43_cast" [../src/chenidct.c:177]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 316 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_8, i32 %tmp_27, i4 -1)" [../src/chenidct.c:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 2.62ns
ST_23 : Operation 317 [1/2] (2.36ns)   --->   "%tmp_16 = mul i41 362, %tmp_25_cast" [../src/chenidct.c:158]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%a1_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_16, i32 9, i32 40)" [../src/chenidct.c:158]
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i32 %tmp_23 to i41" [../src/chenidct.c:176]
ST_23 : Operation 320 [2/2] (2.36ns)   --->   "%tmp_24 = mul i41 362, %tmp_39_cast" [../src/chenidct.c:176]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 321 [1/2] (2.36ns)   --->   "%tmp_26 = mul i41 362, %tmp_43_cast" [../src/chenidct.c:177]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%c2_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_26, i32 9, i32 40)" [../src/chenidct.c:177]
ST_23 : Operation 323 [5/5] (2.62ns)   --->   "%aptr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_8)" [../src/chenidct.c:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 2.62ns
ST_24 : Operation 324 [1/1] (1.01ns)   --->   "%b1_1 = add nsw i32 %a1_1, %a2_1" [../src/chenidct.c:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 325 [1/1] (1.01ns)   --->   "%b2_1 = sub nsw i32 %a1_1, %a2_1" [../src/chenidct.c:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [1/2] (2.36ns)   --->   "%tmp_24 = mul i41 362, %tmp_39_cast" [../src/chenidct.c:176]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%c1_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_24, i32 9, i32 40)" [../src/chenidct.c:176]
ST_24 : Operation 328 [4/5] (2.62ns)   --->   "%aptr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_8)" [../src/chenidct.c:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 329 [1/1] (1.01ns)   --->   "%tmp_28 = add nsw i32 %b1_1, %c2_1" [../src/chenidct.c:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (2.62ns)   --->   "%aptr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_9, i32 1)" [../src/chenidct.c:183]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 331 [1/1] (1.01ns)   --->   "%tmp_33 = sub nsw i32 %b1_1, %c2_1" [../src/chenidct.c:193]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 2.62ns
ST_25 : Operation 332 [3/5] (2.62ns)   --->   "%aptr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_8)" [../src/chenidct.c:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 333 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_9, i32 %tmp_28, i4 -1)" [../src/chenidct.c:183]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 334 [1/1] (1.01ns)   --->   "%tmp_29 = add nsw i32 %b2_1, %c1_1" [../src/chenidct.c:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 335 [1/1] (2.62ns)   --->   "%aptr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_10, i32 1)" [../src/chenidct.c:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 336 [1/1] (1.01ns)   --->   "%tmp_32 = sub nsw i32 %b2_1, %c1_1" [../src/chenidct.c:191]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 2.62ns
ST_26 : Operation 337 [2/5] (2.62ns)   --->   "%aptr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_8)" [../src/chenidct.c:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 338 [5/5] (2.62ns)   --->   "%aptr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_9)" [../src/chenidct.c:183]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 339 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_10, i32 %tmp_29, i4 -1)" [../src/chenidct.c:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 340 [1/1] (1.01ns)   --->   "%tmp_30 = add nsw i32 %b3_1, %a0_6" [../src/chenidct.c:187]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (2.62ns)   --->   "%aptr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_11, i32 1)" [../src/chenidct.c:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 342 [1/1] (1.01ns)   --->   "%tmp_31 = sub nsw i32 %b3_1, %a0_6" [../src/chenidct.c:189]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 2.62ns
ST_27 : Operation 343 [1/5] (2.62ns)   --->   "%aptr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_8)" [../src/chenidct.c:181]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 344 [4/5] (2.62ns)   --->   "%aptr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_9)" [../src/chenidct.c:183]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 345 [5/5] (2.62ns)   --->   "%aptr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_10)" [../src/chenidct.c:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 346 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_11, i32 %tmp_30, i4 -1)" [../src/chenidct.c:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 347 [1/1] (2.62ns)   --->   "%aptr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_12, i32 1)" [../src/chenidct.c:189]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 2.62ns
ST_28 : Operation 348 [3/5] (2.62ns)   --->   "%aptr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_9)" [../src/chenidct.c:183]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 349 [4/5] (2.62ns)   --->   "%aptr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_10)" [../src/chenidct.c:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 350 [5/5] (2.62ns)   --->   "%aptr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_11)" [../src/chenidct.c:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 351 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_12, i32 %tmp_31, i4 -1)" [../src/chenidct.c:189]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 352 [1/1] (2.62ns)   --->   "%aptr_13_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_13, i32 1)" [../src/chenidct.c:191]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 2.62ns
ST_29 : Operation 353 [2/5] (2.62ns)   --->   "%aptr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_9)" [../src/chenidct.c:183]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 354 [3/5] (2.62ns)   --->   "%aptr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_10)" [../src/chenidct.c:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 355 [4/5] (2.62ns)   --->   "%aptr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_11)" [../src/chenidct.c:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 356 [5/5] (2.62ns)   --->   "%aptr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_12)" [../src/chenidct.c:189]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 357 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_13, i32 %tmp_32, i4 -1)" [../src/chenidct.c:191]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 358 [1/1] (2.62ns)   --->   "%aptr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_14, i32 1)" [../src/chenidct.c:193]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 2.62ns
ST_30 : Operation 359 [1/5] (2.62ns)   --->   "%aptr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_9)" [../src/chenidct.c:183]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 360 [2/5] (2.62ns)   --->   "%aptr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_10)" [../src/chenidct.c:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 361 [3/5] (2.62ns)   --->   "%aptr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_11)" [../src/chenidct.c:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 362 [4/5] (2.62ns)   --->   "%aptr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_12)" [../src/chenidct.c:189]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 363 [5/5] (2.62ns)   --->   "%aptr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_13)" [../src/chenidct.c:191]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 364 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_14, i32 %tmp_33, i4 -1)" [../src/chenidct.c:193]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 365 [1/1] (2.62ns)   --->   "%aptr_15_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_15, i32 1)" [../src/chenidct.c:195]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 2.62ns
ST_31 : Operation 366 [1/5] (2.62ns)   --->   "%aptr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_10)" [../src/chenidct.c:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 367 [2/5] (2.62ns)   --->   "%aptr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_11)" [../src/chenidct.c:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 368 [3/5] (2.62ns)   --->   "%aptr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_12)" [../src/chenidct.c:189]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 369 [4/5] (2.62ns)   --->   "%aptr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_13)" [../src/chenidct.c:191]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 370 [5/5] (2.62ns)   --->   "%aptr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_14)" [../src/chenidct.c:193]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 371 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_15, i32 %tmp_34, i4 -1)" [../src/chenidct.c:195]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 2.62ns
ST_32 : Operation 372 [1/5] (2.62ns)   --->   "%aptr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_11)" [../src/chenidct.c:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 373 [2/5] (2.62ns)   --->   "%aptr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_12)" [../src/chenidct.c:189]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 374 [3/5] (2.62ns)   --->   "%aptr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_13)" [../src/chenidct.c:191]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 375 [4/5] (2.62ns)   --->   "%aptr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_14)" [../src/chenidct.c:193]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 376 [5/5] (2.62ns)   --->   "%aptr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_15)" [../src/chenidct.c:195]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 2.62ns
ST_33 : Operation 377 [1/5] (2.62ns)   --->   "%aptr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_12)" [../src/chenidct.c:189]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 378 [2/5] (2.62ns)   --->   "%aptr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_13)" [../src/chenidct.c:191]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 379 [3/5] (2.62ns)   --->   "%aptr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_14)" [../src/chenidct.c:193]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 380 [4/5] (2.62ns)   --->   "%aptr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_15)" [../src/chenidct.c:195]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 2.62ns
ST_34 : Operation 381 [1/5] (2.62ns)   --->   "%aptr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_13)" [../src/chenidct.c:191]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 382 [2/5] (2.62ns)   --->   "%aptr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_14)" [../src/chenidct.c:193]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 383 [3/5] (2.62ns)   --->   "%aptr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_15)" [../src/chenidct.c:195]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 2.62ns
ST_35 : Operation 384 [1/5] (2.62ns)   --->   "%aptr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_14)" [../src/chenidct.c:193]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 385 [2/5] (2.62ns)   --->   "%aptr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_15)" [../src/chenidct.c:195]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 2.62ns
ST_36 : Operation 386 [1/5] (2.62ns)   --->   "%aptr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_15)" [../src/chenidct.c:195]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 387 [1/1] (0.00ns)   --->   "br label %1" [../src/chenidct.c:127]

 <State 37> : 2.62ns
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_4, %3 ], [ 0, %.preheader.preheader ]"
ST_37 : Operation 389 [1/1] (0.72ns)   --->   "%exitcond2 = icmp eq i4 %i_1, -8" [../src/chenidct.c:201]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 390 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"
ST_37 : Operation 391 [1/1] (0.79ns)   --->   "%i_4 = add i4 %i_1, 1" [../src/chenidct.c:201]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 392 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader1006.preheader, label %3" [../src/chenidct.c:201]
ST_37 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i4 %i_1 to i3" [../src/chenidct.c:201]
ST_37 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_36 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_35, i3 0)" [../src/chenidct.c:203]
ST_37 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i6 %tmp_36 to i63" [../src/chenidct.c:203]
ST_37 : Operation 396 [1/1] (1.08ns)   --->   "%y4_sum8 = add i63 %tmp_4_cast, %tmp_46_cast" [../src/chenidct.c:203]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 397 [1/1] (0.00ns)   --->   "%y4_sum8_cast = zext i63 %y4_sum8 to i64" [../src/chenidct.c:203]
ST_37 : Operation 398 [1/1] (0.00ns)   --->   "%aptr_16 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum8_cast" [../src/chenidct.c:203]
ST_37 : Operation 399 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_2 = alloca i32"
ST_37 : Operation 400 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_33 = alloca i32"
ST_37 : Operation 401 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_34 = alloca i32"
ST_37 : Operation 402 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_35 = alloca i32"
ST_37 : Operation 403 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_36 = alloca i32"
ST_37 : Operation 404 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_37 = alloca i32"
ST_37 : Operation 405 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_38 = alloca i32"
ST_37 : Operation 406 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_39 = alloca i32"
ST_37 : Operation 407 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_40 = alloca i32"
ST_37 : Operation 408 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_41 = alloca i32"
ST_37 : Operation 409 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_42 = alloca i32"
ST_37 : Operation 410 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_43 = alloca i32"
ST_37 : Operation 411 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_44 = alloca i32"
ST_37 : Operation 412 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_45 = alloca i32"
ST_37 : Operation 413 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_46 = alloca i32"
ST_37 : Operation 414 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_47 = alloca i32"
ST_37 : Operation 415 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_48 = alloca i32"
ST_37 : Operation 416 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_49 = alloca i32"
ST_37 : Operation 417 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_50 = alloca i32"
ST_37 : Operation 418 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_51 = alloca i32"
ST_37 : Operation 419 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_52 = alloca i32"
ST_37 : Operation 420 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_53 = alloca i32"
ST_37 : Operation 421 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_54 = alloca i32"
ST_37 : Operation 422 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_55 = alloca i32"
ST_37 : Operation 423 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_56 = alloca i32"
ST_37 : Operation 424 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_57 = alloca i32"
ST_37 : Operation 425 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_58 = alloca i32"
ST_37 : Operation 426 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_59 = alloca i32"
ST_37 : Operation 427 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_60 = alloca i32"
ST_37 : Operation 428 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_61 = alloca i32"
ST_37 : Operation 429 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_62 = alloca i32"
ST_37 : Operation 430 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_63 = alloca i32"
ST_37 : Operation 431 [1/1] (0.00ns)   --->   "%out1_buf_0_1_1 = alloca i32"
ST_37 : Operation 432 [1/1] (0.00ns)   --->   "%out1_buf_0_1_3 = alloca i32"
ST_37 : Operation 433 [1/1] (0.00ns)   --->   "%out1_buf_1_1_1 = alloca i32"
ST_37 : Operation 434 [1/1] (0.00ns)   --->   "%out1_buf_1_1_3 = alloca i32"
ST_37 : Operation 435 [1/1] (0.00ns)   --->   "%out1_buf_2_1_1 = alloca i32"
ST_37 : Operation 436 [1/1] (0.00ns)   --->   "%out1_buf_2_1_3 = alloca i32"
ST_37 : Operation 437 [1/1] (0.00ns)   --->   "%out1_buf_3_1_1 = alloca i32"
ST_37 : Operation 438 [1/1] (0.00ns)   --->   "%out1_buf_3_1_3 = alloca i32"
ST_37 : Operation 439 [1/1] (0.00ns)   --->   "%out1_buf_4_1_1 = alloca i32"
ST_37 : Operation 440 [1/1] (0.00ns)   --->   "%out1_buf_4_1_3 = alloca i32"
ST_37 : Operation 441 [1/1] (0.00ns)   --->   "%out1_buf_5_1_1 = alloca i32"
ST_37 : Operation 442 [1/1] (0.00ns)   --->   "%out1_buf_5_1_3 = alloca i32"
ST_37 : Operation 443 [1/1] (0.00ns)   --->   "%out1_buf_6_1_1 = alloca i32"
ST_37 : Operation 444 [1/1] (0.00ns)   --->   "%out1_buf_6_1_3 = alloca i32"
ST_37 : Operation 445 [1/1] (0.00ns)   --->   "%out1_buf_7_1_1 = alloca i32"
ST_37 : Operation 446 [1/1] (0.00ns)   --->   "%out1_buf_7_1_3 = alloca i32"
ST_37 : Operation 447 [1/1] (0.00ns)   --->   "%out1_buf_8_1_1 = alloca i32"
ST_37 : Operation 448 [1/1] (0.00ns)   --->   "%out1_buf_8_1_3 = alloca i32"
ST_37 : Operation 449 [1/1] (0.00ns)   --->   "%out1_buf_9_1_1 = alloca i32"
ST_37 : Operation 450 [1/1] (0.00ns)   --->   "%out1_buf_9_1_3 = alloca i32"
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "%out1_buf_10_1_1 = alloca i32"
ST_37 : Operation 452 [1/1] (0.00ns)   --->   "%out1_buf_10_1_3 = alloca i32"
ST_37 : Operation 453 [1/1] (0.00ns)   --->   "%out1_buf_11_1_1 = alloca i32"
ST_37 : Operation 454 [1/1] (0.00ns)   --->   "%out1_buf_11_1_3 = alloca i32"
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%out1_buf_12_1_1 = alloca i32"
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "%out1_buf_12_1_3 = alloca i32"
ST_37 : Operation 457 [1/1] (0.00ns)   --->   "%out1_buf_13_1_1 = alloca i32"
ST_37 : Operation 458 [1/1] (0.00ns)   --->   "%out1_buf_13_1_3 = alloca i32"
ST_37 : Operation 459 [1/1] (0.00ns)   --->   "%out1_buf_14_1_1 = alloca i32"
ST_37 : Operation 460 [1/1] (0.00ns)   --->   "%out1_buf_14_1_3 = alloca i32"
ST_37 : Operation 461 [1/1] (0.00ns)   --->   "%out1_buf_15_1_1 = alloca i32"
ST_37 : Operation 462 [1/1] (0.00ns)   --->   "%out1_buf_15_1_3 = alloca i32"
ST_37 : Operation 463 [7/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:287]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 2.62ns
ST_38 : Operation 464 [1/1] (0.00ns)   --->   "%p_sum1 = or i6 %tmp_36, 1" [../src/chenidct.c:204]
ST_38 : Operation 465 [1/1] (0.00ns)   --->   "%p_sum1_cast_cast = zext i6 %p_sum1 to i63" [../src/chenidct.c:204]
ST_38 : Operation 466 [1/1] (1.08ns)   --->   "%y4_sum9 = add i63 %tmp_4_cast, %p_sum1_cast_cast" [../src/chenidct.c:204]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 467 [1/1] (0.00ns)   --->   "%y4_sum9_cast = zext i63 %y4_sum9 to i64" [../src/chenidct.c:204]
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%aptr_17 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum9_cast" [../src/chenidct.c:204]
ST_38 : Operation 469 [7/7] (2.62ns)   --->   "%b0_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_16, i32 1)" [../src/chenidct.c:204]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 2.62ns
ST_39 : Operation 470 [1/1] (0.00ns)   --->   "%p_sum1_cast1 = zext i6 %p_sum1 to i7" [../src/chenidct.c:204]
ST_39 : Operation 471 [6/7] (2.62ns)   --->   "%b0_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_16, i32 1)" [../src/chenidct.c:204]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 472 [1/1] (0.78ns)   --->   "%sum7 = add i7 1, %p_sum1_cast1" [../src/chenidct.c:204]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 473 [1/1] (0.00ns)   --->   "%sum7_cast_cast = zext i7 %sum7 to i63" [../src/chenidct.c:204]
ST_39 : Operation 474 [1/1] (1.08ns)   --->   "%y4_sum10 = add i63 %tmp_4_cast, %sum7_cast_cast" [../src/chenidct.c:204]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 475 [1/1] (0.00ns)   --->   "%y4_sum10_cast = zext i63 %y4_sum10 to i64" [../src/chenidct.c:204]
ST_39 : Operation 476 [1/1] (0.00ns)   --->   "%aptr_18 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum10_cast" [../src/chenidct.c:204]
ST_39 : Operation 477 [7/7] (2.62ns)   --->   "%a0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_17, i32 1)" [../src/chenidct.c:205]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 2.62ns
ST_40 : Operation 478 [5/7] (2.62ns)   --->   "%b0_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_16, i32 1)" [../src/chenidct.c:204]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 479 [6/7] (2.62ns)   --->   "%a0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_17, i32 1)" [../src/chenidct.c:205]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 480 [1/1] (0.00ns)   --->   "%p_sum = or i6 %tmp_36, 3" [../src/chenidct.c:206]
ST_40 : Operation 481 [1/1] (0.00ns)   --->   "%p_sum_cast_cast = zext i6 %p_sum to i63" [../src/chenidct.c:206]
ST_40 : Operation 482 [1/1] (1.08ns)   --->   "%y4_sum11 = add i63 %tmp_4_cast, %p_sum_cast_cast" [../src/chenidct.c:206]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 483 [1/1] (0.00ns)   --->   "%y4_sum11_cast = zext i63 %y4_sum11 to i64" [../src/chenidct.c:206]
ST_40 : Operation 484 [1/1] (0.00ns)   --->   "%aptr_19 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum11_cast" [../src/chenidct.c:206]
ST_40 : Operation 485 [7/7] (2.62ns)   --->   "%b2_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_18, i32 1)" [../src/chenidct.c:206]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 2.62ns
ST_41 : Operation 486 [4/7] (2.62ns)   --->   "%b0_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_16, i32 1)" [../src/chenidct.c:204]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 487 [5/7] (2.62ns)   --->   "%a0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_17, i32 1)" [../src/chenidct.c:205]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 488 [1/1] (0.00ns)   --->   "%p_sum_cast1 = zext i6 %p_sum to i7" [../src/chenidct.c:206]
ST_41 : Operation 489 [6/7] (2.62ns)   --->   "%b2_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_18, i32 1)" [../src/chenidct.c:206]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 490 [1/1] (0.78ns)   --->   "%sum8 = add i7 1, %p_sum_cast1" [../src/chenidct.c:206]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 491 [1/1] (0.00ns)   --->   "%sum8_cast_cast = zext i7 %sum8 to i63" [../src/chenidct.c:206]
ST_41 : Operation 492 [1/1] (1.08ns)   --->   "%y4_sum12 = add i63 %tmp_4_cast, %sum8_cast_cast" [../src/chenidct.c:206]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 493 [1/1] (0.00ns)   --->   "%y4_sum12_cast = zext i63 %y4_sum12 to i64" [../src/chenidct.c:206]
ST_41 : Operation 494 [1/1] (0.00ns)   --->   "%aptr_20 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum12_cast" [../src/chenidct.c:206]
ST_41 : Operation 495 [7/7] (2.62ns)   --->   "%a1_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_19, i32 1)" [../src/chenidct.c:207]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 2.62ns
ST_42 : Operation 496 [3/7] (2.62ns)   --->   "%b0_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_16, i32 1)" [../src/chenidct.c:204]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 497 [4/7] (2.62ns)   --->   "%a0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_17, i32 1)" [../src/chenidct.c:205]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 498 [5/7] (2.62ns)   --->   "%b2_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_18, i32 1)" [../src/chenidct.c:206]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 499 [6/7] (2.62ns)   --->   "%a1_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_19, i32 1)" [../src/chenidct.c:207]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 500 [1/1] (0.78ns)   --->   "%sum9 = add i7 2, %p_sum_cast1" [../src/chenidct.c:206]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 501 [1/1] (0.00ns)   --->   "%sum9_cast_cast = zext i7 %sum9 to i63" [../src/chenidct.c:206]
ST_42 : Operation 502 [1/1] (1.08ns)   --->   "%y4_sum13 = add i63 %tmp_4_cast, %sum9_cast_cast" [../src/chenidct.c:206]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 503 [1/1] (0.00ns)   --->   "%y4_sum13_cast = zext i63 %y4_sum13 to i64" [../src/chenidct.c:206]
ST_42 : Operation 504 [1/1] (0.00ns)   --->   "%aptr_21 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum13_cast" [../src/chenidct.c:206]
ST_42 : Operation 505 [7/7] (2.62ns)   --->   "%b1_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_20, i32 1)" [../src/chenidct.c:208]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 506 [1/1] (0.78ns)   --->   "%sum1 = add i7 3, %p_sum_cast1" [../src/chenidct.c:206]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 507 [1/1] (0.00ns)   --->   "%sum10_cast_cast = zext i7 %sum1 to i63" [../src/chenidct.c:206]
ST_42 : Operation 508 [1/1] (1.08ns)   --->   "%y4_sum14 = add i63 %tmp_4_cast, %sum10_cast_cast" [../src/chenidct.c:206]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 509 [1/1] (0.00ns)   --->   "%y4_sum14_cast = zext i63 %y4_sum14 to i64" [../src/chenidct.c:206]
ST_42 : Operation 510 [1/1] (0.00ns)   --->   "%aptr_22 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum14_cast" [../src/chenidct.c:206]
ST_42 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node y4_sum15)   --->   "%p_sum2 = or i6 %tmp_36, 7" [../src/chenidct.c:210]
ST_42 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node y4_sum15)   --->   "%p_sum2_cast_cast = zext i6 %p_sum2 to i63" [../src/chenidct.c:210]
ST_42 : Operation 513 [1/1] (1.08ns) (out node of the LUT)   --->   "%y4_sum15 = add i63 %tmp_4_cast, %p_sum2_cast_cast" [../src/chenidct.c:210]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 514 [1/1] (0.00ns)   --->   "%y4_sum15_cast = zext i63 %y4_sum15 to i64" [../src/chenidct.c:210]
ST_42 : Operation 515 [1/1] (0.00ns)   --->   "%aptr_23 = getelementptr i32* %BUS_SRC_DST, i64 %y4_sum15_cast" [../src/chenidct.c:210]

 <State 43> : 2.62ns
ST_43 : Operation 516 [2/7] (2.62ns)   --->   "%b0_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_16, i32 1)" [../src/chenidct.c:204]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 517 [3/7] (2.62ns)   --->   "%a0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_17, i32 1)" [../src/chenidct.c:205]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 518 [4/7] (2.62ns)   --->   "%b2_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_18, i32 1)" [../src/chenidct.c:206]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 519 [5/7] (2.62ns)   --->   "%a1_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_19, i32 1)" [../src/chenidct.c:207]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 520 [6/7] (2.62ns)   --->   "%b1_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_20, i32 1)" [../src/chenidct.c:208]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 521 [7/7] (2.62ns)   --->   "%a2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_21, i32 1)" [../src/chenidct.c:209]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 2.62ns
ST_44 : Operation 522 [1/7] (2.62ns)   --->   "%b0_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_16, i32 1)" [../src/chenidct.c:204]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 523 [2/7] (2.62ns)   --->   "%a0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_17, i32 1)" [../src/chenidct.c:205]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 524 [3/7] (2.62ns)   --->   "%b2_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_18, i32 1)" [../src/chenidct.c:206]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 525 [4/7] (2.62ns)   --->   "%a1_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_19, i32 1)" [../src/chenidct.c:207]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 526 [5/7] (2.62ns)   --->   "%b1_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_20, i32 1)" [../src/chenidct.c:208]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 527 [6/7] (2.62ns)   --->   "%a2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_21, i32 1)" [../src/chenidct.c:209]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 528 [7/7] (2.62ns)   --->   "%b3_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_22, i32 1)" [../src/chenidct.c:210]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 2.62ns
ST_45 : Operation 529 [1/1] (2.62ns)   --->   "%b0_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_16)" [../src/chenidct.c:204]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 530 [1/7] (2.62ns)   --->   "%a0_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_17, i32 1)" [../src/chenidct.c:205]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 531 [2/7] (2.62ns)   --->   "%b2_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_18, i32 1)" [../src/chenidct.c:206]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 532 [3/7] (2.62ns)   --->   "%a1_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_19, i32 1)" [../src/chenidct.c:207]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 533 [4/7] (2.62ns)   --->   "%b1_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_20, i32 1)" [../src/chenidct.c:208]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 534 [5/7] (2.62ns)   --->   "%a2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_21, i32 1)" [../src/chenidct.c:209]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 535 [6/7] (2.62ns)   --->   "%b3_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_22, i32 1)" [../src/chenidct.c:210]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 536 [7/7] (2.62ns)   --->   "%a3_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_23, i32 1)" [../src/chenidct.c:211]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 2.62ns
ST_46 : Operation 537 [1/1] (2.62ns)   --->   "%a0_3 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_17)" [../src/chenidct.c:205]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 538 [1/7] (2.62ns)   --->   "%b2_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_18, i32 1)" [../src/chenidct.c:206]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 539 [2/7] (2.62ns)   --->   "%a1_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_19, i32 1)" [../src/chenidct.c:207]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 540 [3/7] (2.62ns)   --->   "%b1_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_20, i32 1)" [../src/chenidct.c:208]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 541 [4/7] (2.62ns)   --->   "%a2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_21, i32 1)" [../src/chenidct.c:209]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 542 [5/7] (2.62ns)   --->   "%b3_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_22, i32 1)" [../src/chenidct.c:210]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 543 [6/7] (2.62ns)   --->   "%a3_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_23, i32 1)" [../src/chenidct.c:211]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 2.62ns
ST_47 : Operation 544 [1/1] (2.62ns)   --->   "%b2_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_18)" [../src/chenidct.c:206]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 545 [1/7] (2.62ns)   --->   "%a1_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_19, i32 1)" [../src/chenidct.c:207]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 546 [2/7] (2.62ns)   --->   "%b1_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_20, i32 1)" [../src/chenidct.c:208]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 547 [3/7] (2.62ns)   --->   "%a2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_21, i32 1)" [../src/chenidct.c:209]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 548 [4/7] (2.62ns)   --->   "%b3_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_22, i32 1)" [../src/chenidct.c:210]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 549 [5/7] (2.62ns)   --->   "%a3_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_23, i32 1)" [../src/chenidct.c:211]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 2.62ns
ST_48 : Operation 550 [1/1] (2.62ns)   --->   "%a1_3 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_19)" [../src/chenidct.c:207]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 551 [1/7] (2.62ns)   --->   "%b1_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_20, i32 1)" [../src/chenidct.c:208]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 552 [2/7] (2.62ns)   --->   "%a2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_21, i32 1)" [../src/chenidct.c:209]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 553 [3/7] (2.62ns)   --->   "%b3_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_22, i32 1)" [../src/chenidct.c:210]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 554 [4/7] (2.62ns)   --->   "%a3_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_23, i32 1)" [../src/chenidct.c:211]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 2.62ns
ST_49 : Operation 555 [1/1] (2.62ns)   --->   "%b1_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_20)" [../src/chenidct.c:208]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 556 [1/7] (2.62ns)   --->   "%a2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_21, i32 1)" [../src/chenidct.c:209]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 557 [2/7] (2.62ns)   --->   "%b3_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_22, i32 1)" [../src/chenidct.c:210]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 558 [3/7] (2.62ns)   --->   "%a3_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_23, i32 1)" [../src/chenidct.c:211]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 2.62ns
ST_50 : Operation 559 [1/1] (2.62ns)   --->   "%a2_3 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_21)" [../src/chenidct.c:209]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 560 [1/7] (2.62ns)   --->   "%b3_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_22, i32 1)" [../src/chenidct.c:210]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 561 [2/7] (2.62ns)   --->   "%a3_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_23, i32 1)" [../src/chenidct.c:211]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 51> : 2.62ns
ST_51 : Operation 562 [1/1] (2.62ns)   --->   "%b3_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_22)" [../src/chenidct.c:210]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 563 [1/7] (2.62ns)   --->   "%a3_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %aptr_23, i32 1)" [../src/chenidct.c:211]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 2.62ns
ST_52 : Operation 564 [1/1] (2.62ns)   --->   "%a3_3 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %aptr_23)" [../src/chenidct.c:211]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 2.37ns
ST_53 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_56_cast1 = sext i32 %a0_3 to i41" [../src/chenidct.c:218]
ST_53 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i32 %a0_3 to i40" [../src/chenidct.c:218]
ST_53 : Operation 567 [2/2] (2.36ns)   --->   "%tmp_37 = mul i40 100, %tmp_56_cast" [../src/chenidct.c:218]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_58_cast1 = sext i32 %a3_3 to i40" [../src/chenidct.c:218]
ST_53 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i32 %a3_3 to i41" [../src/chenidct.c:218]
ST_53 : Operation 570 [2/2] (2.36ns)   --->   "%tmp_38 = mul i41 -502, %tmp_58_cast" [../src/chenidct.c:218]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_62_cast = sext i32 %a2_3 to i41" [../src/chenidct.c:219]
ST_53 : Operation 572 [2/2] (2.36ns)   --->   "%tmp_40 = mul i41 426, %tmp_62_cast" [../src/chenidct.c:219]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_64_cast = sext i32 %a1_3 to i41" [../src/chenidct.c:219]
ST_53 : Operation 574 [2/2] (2.36ns)   --->   "%tmp_41 = mul i41 -284, %tmp_64_cast" [../src/chenidct.c:219]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 575 [2/2] (2.36ns)   --->   "%tmp_43 = mul i41 426, %tmp_64_cast" [../src/chenidct.c:220]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 576 [2/2] (2.36ns)   --->   "%tmp_44 = mul i41 284, %tmp_62_cast" [../src/chenidct.c:220]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 577 [2/2] (2.36ns)   --->   "%tmp_46 = mul i41 502, %tmp_56_cast1" [../src/chenidct.c:221]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 578 [2/2] (2.36ns)   --->   "%tmp_47 = mul i40 100, %tmp_58_cast1" [../src/chenidct.c:221]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 579 [1/1] (1.01ns)   --->   "%tmp_49 = add nsw i32 %b0_2, %b1_2" [../src/chenidct.c:225]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 580 [1/1] (1.01ns)   --->   "%tmp_51 = sub nsw i32 %b0_2, %b1_2" [../src/chenidct.c:226]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_84_cast = sext i32 %b2_2 to i41" [../src/chenidct.c:228]
ST_53 : Operation 582 [2/2] (2.36ns)   --->   "%tmp_53 = mul i41 196, %tmp_84_cast" [../src/chenidct.c:228]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_86_cast = sext i32 %b3_2 to i41" [../src/chenidct.c:228]
ST_53 : Operation 584 [2/2] (2.36ns)   --->   "%tmp_54 = mul i41 -473, %tmp_86_cast" [../src/chenidct.c:228]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 585 [2/2] (2.36ns)   --->   "%tmp_56 = mul i41 473, %tmp_84_cast" [../src/chenidct.c:229]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 586 [2/2] (2.36ns)   --->   "%tmp_57 = mul i41 196, %tmp_86_cast" [../src/chenidct.c:229]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 2.37ns
ST_54 : Operation 587 [1/2] (2.36ns)   --->   "%tmp_37 = mul i40 100, %tmp_56_cast" [../src/chenidct.c:218]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 588 [1/2] (2.36ns)   --->   "%tmp_38 = mul i41 -502, %tmp_58_cast" [../src/chenidct.c:218]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 589 [1/2] (2.36ns)   --->   "%tmp_40 = mul i41 426, %tmp_62_cast" [../src/chenidct.c:219]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 590 [1/2] (2.36ns)   --->   "%tmp_41 = mul i41 -284, %tmp_64_cast" [../src/chenidct.c:219]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 591 [1/2] (2.36ns)   --->   "%tmp_43 = mul i41 426, %tmp_64_cast" [../src/chenidct.c:220]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 592 [1/2] (2.36ns)   --->   "%tmp_44 = mul i41 284, %tmp_62_cast" [../src/chenidct.c:220]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 593 [1/2] (2.36ns)   --->   "%tmp_46 = mul i41 502, %tmp_56_cast1" [../src/chenidct.c:221]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 594 [1/2] (2.36ns)   --->   "%tmp_47 = mul i40 100, %tmp_58_cast1" [../src/chenidct.c:221]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_77_cast = sext i32 %tmp_49 to i41" [../src/chenidct.c:225]
ST_54 : Operation 596 [2/2] (2.36ns)   --->   "%tmp_50 = mul i41 362, %tmp_77_cast" [../src/chenidct.c:225]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 597 [1/2] (2.36ns)   --->   "%tmp_53 = mul i41 196, %tmp_84_cast" [../src/chenidct.c:228]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 598 [1/2] (2.36ns)   --->   "%tmp_54 = mul i41 -473, %tmp_86_cast" [../src/chenidct.c:228]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 599 [1/2] (2.36ns)   --->   "%tmp_56 = mul i41 473, %tmp_84_cast" [../src/chenidct.c:229]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 600 [1/2] (2.36ns)   --->   "%tmp_57 = mul i41 196, %tmp_86_cast" [../src/chenidct.c:229]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 2.37ns
ST_55 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_57_cast = sext i40 %tmp_37 to i41" [../src/chenidct.c:218]
ST_55 : Operation 602 [1/1] (1.04ns)   --->   "%tmp_39 = add i41 %tmp_57_cast, %tmp_38" [../src/chenidct.c:218]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 603 [1/1] (0.00ns)   --->   "%c0_2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_39, i32 9, i32 40)" [../src/chenidct.c:218]
ST_55 : Operation 604 [1/1] (1.04ns)   --->   "%tmp_42 = add i41 %tmp_41, %tmp_40" [../src/chenidct.c:219]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 605 [1/1] (0.00ns)   --->   "%c1_2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_42, i32 9, i32 40)" [../src/chenidct.c:219]
ST_55 : Operation 606 [1/1] (1.04ns)   --->   "%tmp_45 = add i41 %tmp_43, %tmp_44" [../src/chenidct.c:220]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 607 [1/1] (0.00ns)   --->   "%c2_2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_45, i32 9, i32 40)" [../src/chenidct.c:220]
ST_55 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_73_cast = sext i40 %tmp_47 to i41" [../src/chenidct.c:221]
ST_55 : Operation 609 [1/1] (1.04ns)   --->   "%tmp_48 = add i41 %tmp_46, %tmp_73_cast" [../src/chenidct.c:221]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 610 [1/1] (0.00ns)   --->   "%c3_2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_48, i32 9, i32 40)" [../src/chenidct.c:221]
ST_55 : Operation 611 [1/2] (2.36ns)   --->   "%tmp_50 = mul i41 362, %tmp_77_cast" [../src/chenidct.c:225]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 612 [1/1] (0.00ns)   --->   "%a0_4 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_50, i32 9, i32 40)" [../src/chenidct.c:225]
ST_55 : Operation 613 [1/1] (1.04ns)   --->   "%tmp_55 = add i41 %tmp_53, %tmp_54" [../src/chenidct.c:228]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 614 [1/1] (0.00ns)   --->   "%a2_4 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_55, i32 9, i32 40)" [../src/chenidct.c:228]
ST_55 : Operation 615 [1/1] (1.04ns)   --->   "%tmp_58 = add i41 %tmp_56, %tmp_57" [../src/chenidct.c:229]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 616 [1/1] (0.00ns)   --->   "%a3_4 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_58, i32 9, i32 40)" [../src/chenidct.c:229]

 <State 56> : 2.62ns
ST_56 : Operation 617 [1/1] (1.01ns)   --->   "%b0_3 = add nsw i32 %a0_4, %a3_4" [../src/chenidct.c:233]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 618 [1/1] (1.01ns)   --->   "%b3_3 = sub nsw i32 %a0_4, %a3_4" [../src/chenidct.c:236]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 619 [1/1] (1.01ns)   --->   "%a0_7 = add nsw i32 %c1_2, %c0_2" [../src/chenidct.c:240]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 620 [1/1] (1.01ns)   --->   "%a1_5 = sub nsw i32 %c0_2, %c1_2" [../src/chenidct.c:241]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 621 [1/1] (1.01ns)   --->   "%a2_5 = sub nsw i32 %c3_2, %c2_2" [../src/chenidct.c:242]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 622 [1/1] (1.01ns)   --->   "%a3_7 = add nsw i32 %c2_2, %c3_2" [../src/chenidct.c:243]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 623 [1/1] (1.01ns)   --->   "%tmp_59 = sub nsw i32 %a2_5, %a1_5" [../src/chenidct.c:246]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 624 [1/1] (1.01ns)   --->   "%tmp_61 = add nsw i32 %a1_5, %a2_5" [../src/chenidct.c:247]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 625 [1/1] (1.01ns)   --->   "%tmp_63 = add nsw i32 %b0_3, %a3_7" [../src/chenidct.c:251]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 626 [1/1] (2.62ns)   --->   "%aptr_16_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_16, i32 1)" [../src/chenidct.c:251]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 627 [1/1] (1.01ns)   --->   "%tmp_70 = sub nsw i32 %b0_3, %a3_7" [../src/chenidct.c:258]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 2.62ns
ST_57 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_81_cast = sext i32 %tmp_51 to i41" [../src/chenidct.c:226]
ST_57 : Operation 629 [2/2] (2.36ns)   --->   "%tmp_52 = mul i41 362, %tmp_81_cast" [../src/chenidct.c:226]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_99_cast = sext i32 %tmp_61 to i41" [../src/chenidct.c:247]
ST_57 : Operation 631 [2/2] (2.36ns)   --->   "%tmp_62 = mul i41 362, %tmp_99_cast" [../src/chenidct.c:247]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 632 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_16, i32 %tmp_63, i4 -1)" [../src/chenidct.c:251]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 2.62ns
ST_58 : Operation 633 [1/2] (2.36ns)   --->   "%tmp_52 = mul i41 362, %tmp_81_cast" [../src/chenidct.c:226]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 634 [1/1] (0.00ns)   --->   "%a1_4 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_52, i32 9, i32 40)" [../src/chenidct.c:226]
ST_58 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_95_cast = sext i32 %tmp_59 to i41" [../src/chenidct.c:246]
ST_58 : Operation 636 [2/2] (2.36ns)   --->   "%tmp_60 = mul i41 362, %tmp_95_cast" [../src/chenidct.c:246]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 637 [1/2] (2.36ns)   --->   "%tmp_62 = mul i41 362, %tmp_99_cast" [../src/chenidct.c:247]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 638 [1/1] (0.00ns)   --->   "%c2_3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_62, i32 9, i32 40)" [../src/chenidct.c:247]
ST_58 : Operation 639 [5/5] (2.62ns)   --->   "%aptr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_16)" [../src/chenidct.c:251]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 2.62ns
ST_59 : Operation 640 [1/1] (1.01ns)   --->   "%b1_3 = add nsw i32 %a1_4, %a2_4" [../src/chenidct.c:234]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 641 [1/1] (1.01ns)   --->   "%b2_3 = sub nsw i32 %a1_4, %a2_4" [../src/chenidct.c:235]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 642 [1/2] (2.36ns)   --->   "%tmp_60 = mul i41 362, %tmp_95_cast" [../src/chenidct.c:246]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 643 [1/1] (0.00ns)   --->   "%c1_3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_60, i32 9, i32 40)" [../src/chenidct.c:246]
ST_59 : Operation 644 [4/5] (2.62ns)   --->   "%aptr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_16)" [../src/chenidct.c:251]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 645 [1/1] (1.01ns)   --->   "%tmp_64 = add nsw i32 %b1_3, %c2_3" [../src/chenidct.c:252]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 646 [1/1] (2.62ns)   --->   "%aptr_17_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_17, i32 1)" [../src/chenidct.c:252]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 647 [1/1] (1.01ns)   --->   "%tmp_69 = sub nsw i32 %b1_3, %c2_3" [../src/chenidct.c:257]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 2.62ns
ST_60 : Operation 648 [3/5] (2.62ns)   --->   "%aptr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_16)" [../src/chenidct.c:251]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 649 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_17, i32 %tmp_64, i4 -1)" [../src/chenidct.c:252]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 650 [1/1] (1.01ns)   --->   "%tmp_65 = add nsw i32 %b2_3, %c1_3" [../src/chenidct.c:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 651 [1/1] (2.62ns)   --->   "%aptr_18_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_18, i32 1)" [../src/chenidct.c:253]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 652 [1/1] (1.01ns)   --->   "%tmp_68 = sub nsw i32 %b2_3, %c1_3" [../src/chenidct.c:256]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 2.62ns
ST_61 : Operation 653 [2/5] (2.62ns)   --->   "%aptr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_16)" [../src/chenidct.c:251]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 654 [5/5] (2.62ns)   --->   "%aptr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_17)" [../src/chenidct.c:252]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 655 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_18, i32 %tmp_65, i4 -1)" [../src/chenidct.c:253]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 656 [1/1] (1.01ns)   --->   "%tmp_66 = add nsw i32 %b3_3, %a0_7" [../src/chenidct.c:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 657 [1/1] (2.62ns)   --->   "%aptr_19_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_19, i32 1)" [../src/chenidct.c:254]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 658 [1/1] (1.01ns)   --->   "%tmp_67 = sub nsw i32 %b3_3, %a0_7" [../src/chenidct.c:255]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 2.62ns
ST_62 : Operation 659 [1/5] (2.62ns)   --->   "%aptr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_16)" [../src/chenidct.c:251]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 660 [4/5] (2.62ns)   --->   "%aptr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_17)" [../src/chenidct.c:252]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 661 [5/5] (2.62ns)   --->   "%aptr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_18)" [../src/chenidct.c:253]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 662 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_19, i32 %tmp_66, i4 -1)" [../src/chenidct.c:254]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 663 [1/1] (2.62ns)   --->   "%aptr_20_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_20, i32 1)" [../src/chenidct.c:255]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 63> : 2.62ns
ST_63 : Operation 664 [3/5] (2.62ns)   --->   "%aptr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_17)" [../src/chenidct.c:252]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 665 [4/5] (2.62ns)   --->   "%aptr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_18)" [../src/chenidct.c:253]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 666 [5/5] (2.62ns)   --->   "%aptr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_19)" [../src/chenidct.c:254]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 667 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_20, i32 %tmp_67, i4 -1)" [../src/chenidct.c:255]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 668 [1/1] (2.62ns)   --->   "%aptr_21_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_21, i32 1)" [../src/chenidct.c:256]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 2.62ns
ST_64 : Operation 669 [2/5] (2.62ns)   --->   "%aptr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_17)" [../src/chenidct.c:252]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 670 [3/5] (2.62ns)   --->   "%aptr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_18)" [../src/chenidct.c:253]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 671 [4/5] (2.62ns)   --->   "%aptr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_19)" [../src/chenidct.c:254]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 672 [5/5] (2.62ns)   --->   "%aptr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_20)" [../src/chenidct.c:255]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 673 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_21, i32 %tmp_68, i4 -1)" [../src/chenidct.c:256]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 674 [1/1] (2.62ns)   --->   "%aptr_22_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_22, i32 1)" [../src/chenidct.c:257]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 65> : 2.62ns
ST_65 : Operation 675 [1/5] (2.62ns)   --->   "%aptr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_17)" [../src/chenidct.c:252]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 676 [2/5] (2.62ns)   --->   "%aptr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_18)" [../src/chenidct.c:253]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 677 [3/5] (2.62ns)   --->   "%aptr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_19)" [../src/chenidct.c:254]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 678 [4/5] (2.62ns)   --->   "%aptr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_20)" [../src/chenidct.c:255]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 679 [5/5] (2.62ns)   --->   "%aptr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_21)" [../src/chenidct.c:256]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 680 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_22, i32 %tmp_69, i4 -1)" [../src/chenidct.c:257]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 681 [1/1] (2.62ns)   --->   "%aptr_23_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %aptr_23, i32 1)" [../src/chenidct.c:258]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 66> : 2.62ns
ST_66 : Operation 682 [1/5] (2.62ns)   --->   "%aptr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_18)" [../src/chenidct.c:253]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 683 [2/5] (2.62ns)   --->   "%aptr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_19)" [../src/chenidct.c:254]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 684 [3/5] (2.62ns)   --->   "%aptr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_20)" [../src/chenidct.c:255]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 685 [4/5] (2.62ns)   --->   "%aptr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_21)" [../src/chenidct.c:256]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 686 [5/5] (2.62ns)   --->   "%aptr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_22)" [../src/chenidct.c:257]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 687 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %aptr_23, i32 %tmp_70, i4 -1)" [../src/chenidct.c:258]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 67> : 2.62ns
ST_67 : Operation 688 [1/5] (2.62ns)   --->   "%aptr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_19)" [../src/chenidct.c:254]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 689 [2/5] (2.62ns)   --->   "%aptr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_20)" [../src/chenidct.c:255]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 690 [3/5] (2.62ns)   --->   "%aptr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_21)" [../src/chenidct.c:256]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 691 [4/5] (2.62ns)   --->   "%aptr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_22)" [../src/chenidct.c:257]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 692 [5/5] (2.62ns)   --->   "%aptr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_23)" [../src/chenidct.c:258]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 2.62ns
ST_68 : Operation 693 [1/5] (2.62ns)   --->   "%aptr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_20)" [../src/chenidct.c:255]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 694 [2/5] (2.62ns)   --->   "%aptr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_21)" [../src/chenidct.c:256]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 695 [3/5] (2.62ns)   --->   "%aptr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_22)" [../src/chenidct.c:257]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 696 [4/5] (2.62ns)   --->   "%aptr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_23)" [../src/chenidct.c:258]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 69> : 2.62ns
ST_69 : Operation 697 [1/5] (2.62ns)   --->   "%aptr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_21)" [../src/chenidct.c:256]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 698 [2/5] (2.62ns)   --->   "%aptr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_22)" [../src/chenidct.c:257]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 699 [3/5] (2.62ns)   --->   "%aptr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_23)" [../src/chenidct.c:258]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 70> : 2.62ns
ST_70 : Operation 700 [1/5] (2.62ns)   --->   "%aptr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_22)" [../src/chenidct.c:257]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 701 [2/5] (2.62ns)   --->   "%aptr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_23)" [../src/chenidct.c:258]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 2.62ns
ST_71 : Operation 702 [1/5] (2.62ns)   --->   "%aptr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %aptr_23)" [../src/chenidct.c:258]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 703 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/chenidct.c:201]

 <State 72> : 2.62ns
ST_72 : Operation 704 [6/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:287]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 2.62ns
ST_73 : Operation 705 [5/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:287]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 2.62ns
ST_74 : Operation 706 [4/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:287]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 75> : 2.62ns
ST_75 : Operation 707 [3/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:287]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 76> : 2.62ns
ST_76 : Operation 708 [2/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:287]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 77> : 2.62ns
ST_77 : Operation 709 [1/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:287]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 710 [1/1] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:304]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 711 [1/1] (0.65ns)   --->   "br label %.preheader1006" [../src/chenidct.c:276]

 <State 78> : 2.62ns
ST_78 : Operation 712 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ 0, %.preheader1006.preheader ], [ %i_5, %.preheader1006.loopexit ]"
ST_78 : Operation 713 [1/1] (0.44ns)   --->   "%exitcond3 = icmp eq i2 %i_2, -2" [../src/chenidct.c:276]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 714 [1/1] (0.54ns)   --->   "%i_5 = add i2 %i_2, 1" [../src/chenidct.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 715 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %4" [../src/chenidct.c:276]
ST_78 : Operation 716 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_78 : Operation 717 [1/1] (0.65ns)   --->   "br label %burst.rd.header"
ST_78 : Operation 718 [5/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:304]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 79> : 1.12ns
ST_79 : Operation 719 [1/1] (0.00ns)   --->   "%indvar = phi i6 [ 0, %4 ], [ %indvar_next, %burst.rd.body398 ]"
ST_79 : Operation 720 [1/1] (0.78ns)   --->   "%exitcond4 = icmp eq i6 %indvar, -32"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 721 [1/1] (0.78ns)   --->   "%indvar_next = add i6 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 722 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %burst.rd.end.0.preheader, label %burst.rd.body"
ST_79 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i6 %indvar to i4"
ST_79 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %indvar, i32 4)"
ST_79 : Operation 725 [1/1] (0.78ns)   --->   "switch i4 %tmp_71, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../src/chenidct.c:287]

 <State 80> : 2.62ns
ST_80 : Operation 726 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_80 : Operation 727 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_80 : Operation 728 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_80 : Operation 729 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_inp1_buf_O) nounwind"
ST_80 : Operation 730 [1/1] (2.62ns)   --->   "%inp1_buf_0_0 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:287]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 731 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 732 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 733 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 734 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 735 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 736 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 737 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 738 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 739 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 740 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 741 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 742 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 743 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 744 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 745 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]
ST_80 : Operation 746 [1/1] (0.00ns)   --->   "br label %burst.rd.body398" [../src/chenidct.c:287]

 <State 81> : 0.48ns
ST_81 : Operation 747 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_60_lo_1 = load i32* %inp1_buf_0_1_60" [../src/chenidct.c:287]
ST_81 : Operation 748 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_61_lo_1 = load i32* %inp1_buf_0_1_61" [../src/chenidct.c:287]
ST_81 : Operation 749 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_86 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_61_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 750 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_87 = select i1 %tmp_72, i32 %inp1_buf_0_1_60_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 751 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_86, i32* %inp1_buf_0_1_61" [../src/chenidct.c:287]
ST_81 : Operation 752 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_87, i32* %inp1_buf_0_1_60" [../src/chenidct.c:287]
ST_81 : Operation 753 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_58_lo_1 = load i32* %inp1_buf_0_1_58" [../src/chenidct.c:287]
ST_81 : Operation 754 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_59_lo_1 = load i32* %inp1_buf_0_1_59" [../src/chenidct.c:287]
ST_81 : Operation 755 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_84 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_59_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 756 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_85 = select i1 %tmp_72, i32 %inp1_buf_0_1_58_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 757 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_84, i32* %inp1_buf_0_1_59" [../src/chenidct.c:287]
ST_81 : Operation 758 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_85, i32* %inp1_buf_0_1_58" [../src/chenidct.c:287]
ST_81 : Operation 759 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_56_lo_1 = load i32* %inp1_buf_0_1_56" [../src/chenidct.c:287]
ST_81 : Operation 760 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_57_lo_1 = load i32* %inp1_buf_0_1_57" [../src/chenidct.c:287]
ST_81 : Operation 761 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_82 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_57_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 762 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_83 = select i1 %tmp_72, i32 %inp1_buf_0_1_56_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 763 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_82, i32* %inp1_buf_0_1_57" [../src/chenidct.c:287]
ST_81 : Operation 764 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_83, i32* %inp1_buf_0_1_56" [../src/chenidct.c:287]
ST_81 : Operation 765 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_54_lo_1 = load i32* %inp1_buf_0_1_54" [../src/chenidct.c:287]
ST_81 : Operation 766 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_55_lo_1 = load i32* %inp1_buf_0_1_55" [../src/chenidct.c:287]
ST_81 : Operation 767 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_80 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_55_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 768 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_81 = select i1 %tmp_72, i32 %inp1_buf_0_1_54_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 769 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_80, i32* %inp1_buf_0_1_55" [../src/chenidct.c:287]
ST_81 : Operation 770 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_81, i32* %inp1_buf_0_1_54" [../src/chenidct.c:287]
ST_81 : Operation 771 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_52_lo_1 = load i32* %inp1_buf_0_1_52" [../src/chenidct.c:287]
ST_81 : Operation 772 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_53_lo_1 = load i32* %inp1_buf_0_1_53" [../src/chenidct.c:287]
ST_81 : Operation 773 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_78 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_53_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 774 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_79 = select i1 %tmp_72, i32 %inp1_buf_0_1_52_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 775 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_78, i32* %inp1_buf_0_1_53" [../src/chenidct.c:287]
ST_81 : Operation 776 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_79, i32* %inp1_buf_0_1_52" [../src/chenidct.c:287]
ST_81 : Operation 777 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_50_lo_1 = load i32* %inp1_buf_0_1_50" [../src/chenidct.c:287]
ST_81 : Operation 778 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_51_lo_1 = load i32* %inp1_buf_0_1_51" [../src/chenidct.c:287]
ST_81 : Operation 779 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_76 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_51_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 780 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_77 = select i1 %tmp_72, i32 %inp1_buf_0_1_50_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 781 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_76, i32* %inp1_buf_0_1_51" [../src/chenidct.c:287]
ST_81 : Operation 782 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_77, i32* %inp1_buf_0_1_50" [../src/chenidct.c:287]
ST_81 : Operation 783 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_48_lo_1 = load i32* %inp1_buf_0_1_48" [../src/chenidct.c:287]
ST_81 : Operation 784 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_49_lo_1 = load i32* %inp1_buf_0_1_49" [../src/chenidct.c:287]
ST_81 : Operation 785 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_74 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_49_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 786 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_75 = select i1 %tmp_72, i32 %inp1_buf_0_1_48_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 787 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_74, i32* %inp1_buf_0_1_49" [../src/chenidct.c:287]
ST_81 : Operation 788 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_75, i32* %inp1_buf_0_1_48" [../src/chenidct.c:287]
ST_81 : Operation 789 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_46_lo_1 = load i32* %inp1_buf_0_1_46" [../src/chenidct.c:287]
ST_81 : Operation 790 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_47_lo_1 = load i32* %inp1_buf_0_1_47" [../src/chenidct.c:287]
ST_81 : Operation 791 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_72 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_47_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 792 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_73 = select i1 %tmp_72, i32 %inp1_buf_0_1_46_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 793 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_72, i32* %inp1_buf_0_1_47" [../src/chenidct.c:287]
ST_81 : Operation 794 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_73, i32* %inp1_buf_0_1_46" [../src/chenidct.c:287]
ST_81 : Operation 795 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_44_lo_1 = load i32* %inp1_buf_0_1_44" [../src/chenidct.c:287]
ST_81 : Operation 796 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_45_lo_1 = load i32* %inp1_buf_0_1_45" [../src/chenidct.c:287]
ST_81 : Operation 797 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_70 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_45_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 798 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_71 = select i1 %tmp_72, i32 %inp1_buf_0_1_44_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 799 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_70, i32* %inp1_buf_0_1_45" [../src/chenidct.c:287]
ST_81 : Operation 800 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_71, i32* %inp1_buf_0_1_44" [../src/chenidct.c:287]
ST_81 : Operation 801 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_42_lo_1 = load i32* %inp1_buf_0_1_42" [../src/chenidct.c:287]
ST_81 : Operation 802 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_43_lo_1 = load i32* %inp1_buf_0_1_43" [../src/chenidct.c:287]
ST_81 : Operation 803 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_68 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_43_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 804 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_69 = select i1 %tmp_72, i32 %inp1_buf_0_1_42_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 805 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_68, i32* %inp1_buf_0_1_43" [../src/chenidct.c:287]
ST_81 : Operation 806 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_69, i32* %inp1_buf_0_1_42" [../src/chenidct.c:287]
ST_81 : Operation 807 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_40_lo_1 = load i32* %inp1_buf_0_1_40" [../src/chenidct.c:287]
ST_81 : Operation 808 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_41_lo_1 = load i32* %inp1_buf_0_1_41" [../src/chenidct.c:287]
ST_81 : Operation 809 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_66 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_41_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 810 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_67 = select i1 %tmp_72, i32 %inp1_buf_0_1_40_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 811 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_66, i32* %inp1_buf_0_1_41" [../src/chenidct.c:287]
ST_81 : Operation 812 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_67, i32* %inp1_buf_0_1_40" [../src/chenidct.c:287]
ST_81 : Operation 813 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_38_lo_1 = load i32* %inp1_buf_0_1_38" [../src/chenidct.c:287]
ST_81 : Operation 814 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_39_lo_1 = load i32* %inp1_buf_0_1_39" [../src/chenidct.c:287]
ST_81 : Operation 815 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_9 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_39_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 816 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_65 = select i1 %tmp_72, i32 %inp1_buf_0_1_38_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 817 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_9, i32* %inp1_buf_0_1_39" [../src/chenidct.c:287]
ST_81 : Operation 818 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_65, i32* %inp1_buf_0_1_38" [../src/chenidct.c:287]
ST_81 : Operation 819 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_36_lo_1 = load i32* %inp1_buf_0_1_36" [../src/chenidct.c:287]
ST_81 : Operation 820 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_37_lo_1 = load i32* %inp1_buf_0_1_37" [../src/chenidct.c:287]
ST_81 : Operation 821 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_7 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_37_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 822 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_8 = select i1 %tmp_72, i32 %inp1_buf_0_1_36_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 823 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_7, i32* %inp1_buf_0_1_37" [../src/chenidct.c:287]
ST_81 : Operation 824 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_8, i32* %inp1_buf_0_1_36" [../src/chenidct.c:287]
ST_81 : Operation 825 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_34_lo_1 = load i32* %inp1_buf_0_1_34" [../src/chenidct.c:287]
ST_81 : Operation 826 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_35_lo_1 = load i32* %inp1_buf_0_1_35" [../src/chenidct.c:287]
ST_81 : Operation 827 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_5 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_35_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 828 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_6 = select i1 %tmp_72, i32 %inp1_buf_0_1_34_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 829 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_5, i32* %inp1_buf_0_1_35" [../src/chenidct.c:287]
ST_81 : Operation 830 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_6, i32* %inp1_buf_0_1_34" [../src/chenidct.c:287]
ST_81 : Operation 831 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_2_loa_1 = load i32* %inp1_buf_0_1_2" [../src/chenidct.c:287]
ST_81 : Operation 832 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_33_lo_1 = load i32* %inp1_buf_0_1_33" [../src/chenidct.c:287]
ST_81 : Operation 833 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_3 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_33_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 834 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_4 = select i1 %tmp_72, i32 %inp1_buf_0_1_2_loa_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 835 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_3, i32* %inp1_buf_0_1_33" [../src/chenidct.c:287]
ST_81 : Operation 836 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_4, i32* %inp1_buf_0_1_2" [../src/chenidct.c:287]
ST_81 : Operation 837 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_62_lo_1 = load i32* %inp1_buf_0_1_62" [../src/chenidct.c:287]
ST_81 : Operation 838 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_63_lo_1 = load i32* %inp1_buf_0_1_63" [../src/chenidct.c:287]
ST_81 : Operation 839 [1/1] (0.48ns)   --->   "%inp1_buf_0_1 = select i1 %tmp_72, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_63_lo_1" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 840 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_1 = select i1 %tmp_72, i32 %inp1_buf_0_1_62_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:287]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 841 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1, i32* %inp1_buf_0_1_63" [../src/chenidct.c:287]
ST_81 : Operation 842 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_1, i32* %inp1_buf_0_1_62" [../src/chenidct.c:287]
ST_81 : Operation 843 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"
ST_81 : Operation 844 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 82> : 0.66ns
ST_82 : Operation 845 [1/1] (0.65ns)   --->   "br label %burst.rd.end.0"

 <State 83> : 2.51ns
ST_83 : Operation 846 [1/1] (0.00ns)   --->   "%k = phi i6 [ %k_1_s, %burst.rd.end.1_ifconv ], [ 0, %burst.rd.end.0.preheader ]" [../src/chenidct.c:292]
ST_83 : Operation 847 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_83 : Operation 848 [1/1] (0.78ns)   --->   "%exitcond = icmp eq i6 %k, -32" [../src/chenidct.c:292]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 849 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.wr.header.preheader, label %burst.rd.end.1_ifconv" [../src/chenidct.c:292]
ST_83 : Operation 850 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_2_loa = load i32* %inp1_buf_0_1_2" [../src/chenidct.c:294]
ST_83 : Operation 851 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_33_lo = load i32* %inp1_buf_0_1_33" [../src/chenidct.c:294]
ST_83 : Operation 852 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_34_lo = load i32* %inp1_buf_0_1_34" [../src/chenidct.c:294]
ST_83 : Operation 853 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_35_lo = load i32* %inp1_buf_0_1_35" [../src/chenidct.c:294]
ST_83 : Operation 854 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_36_lo = load i32* %inp1_buf_0_1_36" [../src/chenidct.c:294]
ST_83 : Operation 855 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_37_lo = load i32* %inp1_buf_0_1_37" [../src/chenidct.c:294]
ST_83 : Operation 856 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_38_lo = load i32* %inp1_buf_0_1_38" [../src/chenidct.c:294]
ST_83 : Operation 857 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_39_lo = load i32* %inp1_buf_0_1_39" [../src/chenidct.c:294]
ST_83 : Operation 858 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_40_lo = load i32* %inp1_buf_0_1_40" [../src/chenidct.c:294]
ST_83 : Operation 859 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_41_lo = load i32* %inp1_buf_0_1_41" [../src/chenidct.c:294]
ST_83 : Operation 860 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_42_lo = load i32* %inp1_buf_0_1_42" [../src/chenidct.c:294]
ST_83 : Operation 861 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_43_lo = load i32* %inp1_buf_0_1_43" [../src/chenidct.c:294]
ST_83 : Operation 862 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_44_lo = load i32* %inp1_buf_0_1_44" [../src/chenidct.c:294]
ST_83 : Operation 863 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_45_lo = load i32* %inp1_buf_0_1_45" [../src/chenidct.c:294]
ST_83 : Operation 864 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_46_lo = load i32* %inp1_buf_0_1_46" [../src/chenidct.c:294]
ST_83 : Operation 865 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_47_lo = load i32* %inp1_buf_0_1_47" [../src/chenidct.c:294]
ST_83 : Operation 866 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_48_lo = load i32* %inp1_buf_0_1_48" [../src/chenidct.c:294]
ST_83 : Operation 867 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_49_lo = load i32* %inp1_buf_0_1_49" [../src/chenidct.c:294]
ST_83 : Operation 868 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_50_lo = load i32* %inp1_buf_0_1_50" [../src/chenidct.c:294]
ST_83 : Operation 869 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_51_lo = load i32* %inp1_buf_0_1_51" [../src/chenidct.c:294]
ST_83 : Operation 870 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_52_lo = load i32* %inp1_buf_0_1_52" [../src/chenidct.c:294]
ST_83 : Operation 871 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_53_lo = load i32* %inp1_buf_0_1_53" [../src/chenidct.c:294]
ST_83 : Operation 872 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_54_lo = load i32* %inp1_buf_0_1_54" [../src/chenidct.c:294]
ST_83 : Operation 873 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_55_lo = load i32* %inp1_buf_0_1_55" [../src/chenidct.c:294]
ST_83 : Operation 874 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_56_lo = load i32* %inp1_buf_0_1_56" [../src/chenidct.c:294]
ST_83 : Operation 875 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_57_lo = load i32* %inp1_buf_0_1_57" [../src/chenidct.c:294]
ST_83 : Operation 876 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_58_lo = load i32* %inp1_buf_0_1_58" [../src/chenidct.c:294]
ST_83 : Operation 877 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_59_lo = load i32* %inp1_buf_0_1_59" [../src/chenidct.c:294]
ST_83 : Operation 878 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_60_lo = load i32* %inp1_buf_0_1_60" [../src/chenidct.c:294]
ST_83 : Operation 879 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_61_lo = load i32* %inp1_buf_0_1_61" [../src/chenidct.c:294]
ST_83 : Operation 880 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_62_lo = load i32* %inp1_buf_0_1_62" [../src/chenidct.c:294]
ST_83 : Operation 881 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_63_lo = load i32* %inp1_buf_0_1_63" [../src/chenidct.c:294]
ST_83 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %k, i32 4)" [../src/chenidct.c:292]
ST_83 : Operation 883 [1/1] (0.48ns)   --->   "%inp1_buf_load_0_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_33_lo, i32 %inp1_buf_0_1_2_loa" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_0_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_114_cast_cast = select i1 %tmp_74, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 886 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_75 = add i32 %tmp_114_cast_cast, %inp1_buf_load_0_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_75, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 888 [1/1] (1.01ns)   --->   "%p_neg = sub i32 0, %tmp_75" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_77 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_78 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_75, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 891 [1/1] (0.48ns)   --->   "%inp1_buf_load_1_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_35_lo, i32 %inp1_buf_0_1_34_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_1)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_1_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_1)   --->   "%tmp_122_cast_cast = select i1 %tmp_79, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 894 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_1 = add i32 %tmp_122_cast_cast, %inp1_buf_load_1_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_1, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 896 [1/1] (1.01ns)   --->   "%p_neg_1 = sub i32 0, %tmp_119_1" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_81 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_1, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_82 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_1, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 899 [1/1] (0.48ns)   --->   "%inp1_buf_load_2_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_37_lo, i32 %inp1_buf_0_1_36_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_2)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_2_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_2)   --->   "%tmp_125_cast_cast = select i1 %tmp_83, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 902 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_2 = add i32 %tmp_125_cast_cast, %inp1_buf_load_2_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_2, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 904 [1/1] (1.01ns)   --->   "%p_neg_2 = sub i32 0, %tmp_119_2" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_85 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_2, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_86 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_2, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 907 [1/1] (0.48ns)   --->   "%inp1_buf_load_3_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_39_lo, i32 %inp1_buf_0_1_38_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_3)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_3_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_3)   --->   "%tmp_128_cast_cast = select i1 %tmp_87, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 910 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_3 = add i32 %tmp_128_cast_cast, %inp1_buf_load_3_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_3, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 912 [1/1] (1.01ns)   --->   "%p_neg_3 = sub i32 0, %tmp_119_3" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_89 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_3, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_90 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_3, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 915 [1/1] (0.48ns)   --->   "%inp1_buf_load_4_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_41_lo, i32 %inp1_buf_0_1_40_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_4)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_4_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_4)   --->   "%tmp_131_cast_cast = select i1 %tmp_91, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 918 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_4 = add i32 %tmp_131_cast_cast, %inp1_buf_load_4_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 920 [1/1] (1.01ns)   --->   "%p_neg_4 = sub i32 0, %tmp_119_4" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_93 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_4, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_94 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_4, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 923 [1/1] (0.48ns)   --->   "%inp1_buf_load_5_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_43_lo, i32 %inp1_buf_0_1_42_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_5)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_5_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_5)   --->   "%tmp_134_cast_cast = select i1 %tmp_95, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 926 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_5 = add i32 %tmp_134_cast_cast, %inp1_buf_load_5_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_5, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 928 [1/1] (1.01ns)   --->   "%p_neg_5 = sub i32 0, %tmp_119_5" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_97 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_5, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_98 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_5, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 931 [1/1] (0.48ns)   --->   "%inp1_buf_load_6_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_45_lo, i32 %inp1_buf_0_1_44_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_6)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_6_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_6)   --->   "%tmp_137_cast_cast = select i1 %tmp_99, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 934 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_6 = add i32 %tmp_137_cast_cast, %inp1_buf_load_6_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_6, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 936 [1/1] (1.01ns)   --->   "%p_neg_6 = sub i32 0, %tmp_119_6" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_101 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_6, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_102 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_6, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 939 [1/1] (0.48ns)   --->   "%inp1_buf_load_7_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_47_lo, i32 %inp1_buf_0_1_46_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_7)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_7_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_7)   --->   "%tmp_140_cast_cast = select i1 %tmp_103, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 942 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_7 = add i32 %tmp_140_cast_cast, %inp1_buf_load_7_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_7, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 944 [1/1] (1.01ns)   --->   "%p_neg_7 = sub i32 0, %tmp_119_7" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_105 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_7, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_106 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_7, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 947 [1/1] (0.48ns)   --->   "%inp1_buf_load_8_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_49_lo, i32 %inp1_buf_0_1_48_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_8)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_8_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_8)   --->   "%tmp_143_cast_cast = select i1 %tmp_107, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 950 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_8 = add i32 %tmp_143_cast_cast, %inp1_buf_load_8_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_8, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 952 [1/1] (1.01ns)   --->   "%p_neg_8 = sub i32 0, %tmp_119_8" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_109 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_8, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_110 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_8, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 955 [1/1] (0.48ns)   --->   "%inp1_buf_load_9_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_51_lo, i32 %inp1_buf_0_1_50_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_9)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_9_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_9)   --->   "%tmp_146_cast_cast = select i1 %tmp_111, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 958 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_9 = add i32 %tmp_146_cast_cast, %inp1_buf_load_9_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_9, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 960 [1/1] (1.01ns)   --->   "%p_neg_9 = sub i32 0, %tmp_119_9" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_112 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_9, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_113 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_9, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 963 [1/1] (0.48ns)   --->   "%inp1_buf_load_10_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_53_lo, i32 %inp1_buf_0_1_52_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_s)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_10_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_s)   --->   "%tmp_149_cast_cast = select i1 %tmp_118, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 966 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_s = add i32 %tmp_149_cast_cast, %inp1_buf_load_10_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_s, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 968 [1/1] (1.01ns)   --->   "%p_neg_s = sub i32 0, %tmp_119_s" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_115 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_s, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_119 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_s, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 971 [1/1] (0.48ns)   --->   "%inp1_buf_load_11_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_55_lo, i32 %inp1_buf_0_1_54_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_10)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_11_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_10)   --->   "%tmp_152_cast_cast = select i1 %tmp_123, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 974 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_10 = add i32 %tmp_152_cast_cast, %inp1_buf_load_11_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_10, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 976 [1/1] (1.01ns)   --->   "%p_neg_10 = sub i32 0, %tmp_119_10" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_121 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_10, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_122 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_10, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 979 [1/1] (0.48ns)   --->   "%inp1_buf_load_12_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_57_lo, i32 %inp1_buf_0_1_56_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_11)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_12_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_11)   --->   "%tmp_155_cast_cast = select i1 %tmp_129, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 982 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_11 = add i32 %tmp_155_cast_cast, %inp1_buf_load_12_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_11, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 984 [1/1] (1.01ns)   --->   "%p_neg_11 = sub i32 0, %tmp_119_11" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_124 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_11, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_125 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_11, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 987 [1/1] (0.48ns)   --->   "%inp1_buf_load_13_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_59_lo, i32 %inp1_buf_0_1_58_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_12)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_13_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_12)   --->   "%tmp_158_cast_cast = select i1 %tmp_136, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 990 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_12 = add i32 %tmp_158_cast_cast, %inp1_buf_load_13_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_12, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 992 [1/1] (1.01ns)   --->   "%p_neg_12 = sub i32 0, %tmp_119_12" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_127 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_12, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_128 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_12, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 995 [1/1] (0.48ns)   --->   "%inp1_buf_load_14_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_61_lo, i32 %inp1_buf_0_1_60_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_13)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_14_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_13)   --->   "%tmp_161_cast_cast = select i1 %tmp_138, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 998 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_13 = add i32 %tmp_161_cast_cast, %inp1_buf_load_14_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_13, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 1000 [1/1] (1.01ns)   --->   "%p_neg_13 = sub i32 0, %tmp_119_13" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_130 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_13, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_131 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_13, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 1003 [1/1] (0.48ns)   --->   "%inp1_buf_load_15_phi = select i1 %tmp_73, i32 %inp1_buf_0_1_63_lo, i32 %inp1_buf_0_1_62_lo" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_14)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_15_phi, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node tmp_119_14)   --->   "%tmp_164_cast_cast = select i1 %tmp_140, i32 -8, i32 8" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1006 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_119_14 = add i32 %tmp_164_cast_cast, %inp1_buf_load_15_phi" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119_14, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 1008 [1/1] (1.01ns)   --->   "%p_neg_14 = sub i32 0, %tmp_119_14" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_133 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_14, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_134 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_119_14, i32 4, i32 31)" [../src/chenidct.c:294]
ST_83 : Operation 1011 [1/1] (0.78ns)   --->   "%k_1_s = add i6 %k, 16" [../src/chenidct.c:292]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1012 [1/1] (0.65ns)   --->   "br label %burst.wr.header"

 <State 84> : 1.94ns
ST_84 : Operation 1013 [1/1] (0.00ns)   --->   "%out1_buf_0_1_1_loa = load i32* %out1_buf_0_1_1"
ST_84 : Operation 1014 [1/1] (0.00ns)   --->   "%out1_buf_0_1_3_loa = load i32* %out1_buf_0_1_3"
ST_84 : Operation 1015 [1/1] (0.00ns)   --->   "%out1_buf_1_1_1_loa = load i32* %out1_buf_1_1_1"
ST_84 : Operation 1016 [1/1] (0.00ns)   --->   "%out1_buf_1_1_3_loa = load i32* %out1_buf_1_1_3"
ST_84 : Operation 1017 [1/1] (0.00ns)   --->   "%out1_buf_2_1_1_loa = load i32* %out1_buf_2_1_1"
ST_84 : Operation 1018 [1/1] (0.00ns)   --->   "%out1_buf_2_1_3_loa = load i32* %out1_buf_2_1_3"
ST_84 : Operation 1019 [1/1] (0.00ns)   --->   "%out1_buf_3_1_1_loa = load i32* %out1_buf_3_1_1"
ST_84 : Operation 1020 [1/1] (0.00ns)   --->   "%out1_buf_3_1_3_loa = load i32* %out1_buf_3_1_3"
ST_84 : Operation 1021 [1/1] (0.00ns)   --->   "%out1_buf_4_1_1_loa = load i32* %out1_buf_4_1_1"
ST_84 : Operation 1022 [1/1] (0.00ns)   --->   "%out1_buf_4_1_3_loa = load i32* %out1_buf_4_1_3"
ST_84 : Operation 1023 [1/1] (0.00ns)   --->   "%out1_buf_5_1_1_loa = load i32* %out1_buf_5_1_1"
ST_84 : Operation 1024 [1/1] (0.00ns)   --->   "%out1_buf_5_1_3_loa = load i32* %out1_buf_5_1_3"
ST_84 : Operation 1025 [1/1] (0.00ns)   --->   "%out1_buf_6_1_1_loa = load i32* %out1_buf_6_1_1"
ST_84 : Operation 1026 [1/1] (0.00ns)   --->   "%out1_buf_6_1_3_loa = load i32* %out1_buf_6_1_3"
ST_84 : Operation 1027 [1/1] (0.00ns)   --->   "%out1_buf_7_1_1_loa = load i32* %out1_buf_7_1_1"
ST_84 : Operation 1028 [1/1] (0.00ns)   --->   "%out1_buf_7_1_3_loa = load i32* %out1_buf_7_1_3"
ST_84 : Operation 1029 [1/1] (0.00ns)   --->   "%out1_buf_8_1_1_loa = load i32* %out1_buf_8_1_1"
ST_84 : Operation 1030 [1/1] (0.00ns)   --->   "%out1_buf_8_1_3_loa = load i32* %out1_buf_8_1_3"
ST_84 : Operation 1031 [1/1] (0.00ns)   --->   "%out1_buf_9_1_1_loa = load i32* %out1_buf_9_1_1"
ST_84 : Operation 1032 [1/1] (0.00ns)   --->   "%out1_buf_9_1_3_loa = load i32* %out1_buf_9_1_3"
ST_84 : Operation 1033 [1/1] (0.00ns)   --->   "%out1_buf_10_1_1_lo = load i32* %out1_buf_10_1_1"
ST_84 : Operation 1034 [1/1] (0.00ns)   --->   "%out1_buf_10_1_3_lo = load i32* %out1_buf_10_1_3"
ST_84 : Operation 1035 [1/1] (0.00ns)   --->   "%out1_buf_11_1_1_lo = load i32* %out1_buf_11_1_1"
ST_84 : Operation 1036 [1/1] (0.00ns)   --->   "%out1_buf_11_1_3_lo = load i32* %out1_buf_11_1_3"
ST_84 : Operation 1037 [1/1] (0.00ns)   --->   "%out1_buf_12_1_1_lo = load i32* %out1_buf_12_1_1"
ST_84 : Operation 1038 [1/1] (0.00ns)   --->   "%out1_buf_12_1_3_lo = load i32* %out1_buf_12_1_3"
ST_84 : Operation 1039 [1/1] (0.00ns)   --->   "%out1_buf_13_1_1_lo = load i32* %out1_buf_13_1_1"
ST_84 : Operation 1040 [1/1] (0.00ns)   --->   "%out1_buf_13_1_3_lo = load i32* %out1_buf_13_1_3"
ST_84 : Operation 1041 [1/1] (0.00ns)   --->   "%out1_buf_14_1_1_lo = load i32* %out1_buf_14_1_1"
ST_84 : Operation 1042 [1/1] (0.00ns)   --->   "%out1_buf_14_1_3_lo = load i32* %out1_buf_14_1_3"
ST_84 : Operation 1043 [1/1] (0.00ns)   --->   "%out1_buf_15_1_1_lo = load i32* %out1_buf_15_1_1"
ST_84 : Operation 1044 [1/1] (0.00ns)   --->   "%out1_buf_15_1_3_lo = load i32* %out1_buf_15_1_3"
ST_84 : Operation 1045 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i28 %tmp_77 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1046 [1/1] (0.97ns)   --->   "%p_neg_t = sub i29 0, %p_lshr_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1047 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i28 %tmp_78 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1048 [1/1] (0.48ns)   --->   "%out1_buf_0_1_5 = select i1 %tmp_76, i29 %p_neg_t, i29 %p_lshr_f_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1049 [1/1] (0.00ns)   --->   "%out1_buf_0_1_0_cas = sext i29 %out1_buf_0_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1050 [1/1] (0.48ns)   --->   "%out1_buf_0_1 = select i1 %tmp_73, i32 %out1_buf_0_1_0_cas, i32 %out1_buf_0_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1051 [1/1] (0.48ns)   --->   "%out1_buf_0_1_2 = select i1 %tmp_73, i32 %out1_buf_0_1_1_loa, i32 %out1_buf_0_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1052 [1/1] (0.00ns)   --->   "%p_lshr_1_cast = zext i28 %tmp_81 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1053 [1/1] (0.97ns)   --->   "%p_neg_t_1 = sub i29 0, %p_lshr_1_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1054 [1/1] (0.00ns)   --->   "%p_lshr_f_1_cast = zext i28 %tmp_82 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1055 [1/1] (0.48ns)   --->   "%out1_buf_1_1_5 = select i1 %tmp_80, i29 %p_neg_t_1, i29 %p_lshr_f_1_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1056 [1/1] (0.00ns)   --->   "%out1_buf_1_1_0_cas = sext i29 %out1_buf_1_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1057 [1/1] (0.48ns)   --->   "%out1_buf_1_1 = select i1 %tmp_73, i32 %out1_buf_1_1_0_cas, i32 %out1_buf_1_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1058 [1/1] (0.48ns)   --->   "%out1_buf_1_1_2 = select i1 %tmp_73, i32 %out1_buf_1_1_1_loa, i32 %out1_buf_1_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1059 [1/1] (0.00ns)   --->   "%p_lshr_2_cast = zext i28 %tmp_85 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1060 [1/1] (0.97ns)   --->   "%p_neg_t_2 = sub i29 0, %p_lshr_2_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1061 [1/1] (0.00ns)   --->   "%p_lshr_f_2_cast = zext i28 %tmp_86 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1062 [1/1] (0.48ns)   --->   "%out1_buf_2_1_5 = select i1 %tmp_84, i29 %p_neg_t_2, i29 %p_lshr_f_2_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1063 [1/1] (0.00ns)   --->   "%out1_buf_2_1_0_cas = sext i29 %out1_buf_2_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1064 [1/1] (0.48ns)   --->   "%out1_buf_2_1 = select i1 %tmp_73, i32 %out1_buf_2_1_0_cas, i32 %out1_buf_2_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1065 [1/1] (0.48ns)   --->   "%out1_buf_2_1_2 = select i1 %tmp_73, i32 %out1_buf_2_1_1_loa, i32 %out1_buf_2_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1066 [1/1] (0.00ns)   --->   "%p_lshr_3_cast = zext i28 %tmp_89 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1067 [1/1] (0.97ns)   --->   "%p_neg_t_3 = sub i29 0, %p_lshr_3_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1068 [1/1] (0.00ns)   --->   "%p_lshr_f_3_cast = zext i28 %tmp_90 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1069 [1/1] (0.48ns)   --->   "%out1_buf_3_1_5 = select i1 %tmp_88, i29 %p_neg_t_3, i29 %p_lshr_f_3_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1070 [1/1] (0.00ns)   --->   "%out1_buf_3_1_0_cas = sext i29 %out1_buf_3_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1071 [1/1] (0.48ns)   --->   "%out1_buf_3_1 = select i1 %tmp_73, i32 %out1_buf_3_1_0_cas, i32 %out1_buf_3_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1072 [1/1] (0.48ns)   --->   "%out1_buf_3_1_2 = select i1 %tmp_73, i32 %out1_buf_3_1_1_loa, i32 %out1_buf_3_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1073 [1/1] (0.00ns)   --->   "%p_lshr_4_cast = zext i28 %tmp_93 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1074 [1/1] (0.97ns)   --->   "%p_neg_t_4 = sub i29 0, %p_lshr_4_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1075 [1/1] (0.00ns)   --->   "%p_lshr_f_4_cast = zext i28 %tmp_94 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1076 [1/1] (0.48ns)   --->   "%out1_buf_4_1_5 = select i1 %tmp_92, i29 %p_neg_t_4, i29 %p_lshr_f_4_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1077 [1/1] (0.00ns)   --->   "%out1_buf_4_1_0_cas = sext i29 %out1_buf_4_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1078 [1/1] (0.48ns)   --->   "%out1_buf_4_1 = select i1 %tmp_73, i32 %out1_buf_4_1_0_cas, i32 %out1_buf_4_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1079 [1/1] (0.48ns)   --->   "%out1_buf_4_1_2 = select i1 %tmp_73, i32 %out1_buf_4_1_1_loa, i32 %out1_buf_4_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1080 [1/1] (0.00ns)   --->   "%p_lshr_5_cast = zext i28 %tmp_97 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1081 [1/1] (0.97ns)   --->   "%p_neg_t_5 = sub i29 0, %p_lshr_5_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1082 [1/1] (0.00ns)   --->   "%p_lshr_f_5_cast = zext i28 %tmp_98 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1083 [1/1] (0.48ns)   --->   "%out1_buf_5_1_5 = select i1 %tmp_96, i29 %p_neg_t_5, i29 %p_lshr_f_5_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1084 [1/1] (0.00ns)   --->   "%out1_buf_5_1_0_cas = sext i29 %out1_buf_5_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1085 [1/1] (0.48ns)   --->   "%out1_buf_5_1 = select i1 %tmp_73, i32 %out1_buf_5_1_0_cas, i32 %out1_buf_5_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1086 [1/1] (0.48ns)   --->   "%out1_buf_5_1_2 = select i1 %tmp_73, i32 %out1_buf_5_1_1_loa, i32 %out1_buf_5_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1087 [1/1] (0.00ns)   --->   "%p_lshr_6_cast = zext i28 %tmp_101 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1088 [1/1] (0.97ns)   --->   "%p_neg_t_6 = sub i29 0, %p_lshr_6_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1089 [1/1] (0.00ns)   --->   "%p_lshr_f_6_cast = zext i28 %tmp_102 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1090 [1/1] (0.48ns)   --->   "%out1_buf_6_1_5 = select i1 %tmp_100, i29 %p_neg_t_6, i29 %p_lshr_f_6_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1091 [1/1] (0.00ns)   --->   "%out1_buf_6_1_0_cas = sext i29 %out1_buf_6_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1092 [1/1] (0.48ns)   --->   "%out1_buf_6_1 = select i1 %tmp_73, i32 %out1_buf_6_1_0_cas, i32 %out1_buf_6_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1093 [1/1] (0.48ns)   --->   "%out1_buf_6_1_2 = select i1 %tmp_73, i32 %out1_buf_6_1_1_loa, i32 %out1_buf_6_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1094 [1/1] (0.00ns)   --->   "%p_lshr_7_cast = zext i28 %tmp_105 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1095 [1/1] (0.97ns)   --->   "%p_neg_t_7 = sub i29 0, %p_lshr_7_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1096 [1/1] (0.00ns)   --->   "%p_lshr_f_7_cast = zext i28 %tmp_106 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1097 [1/1] (0.48ns)   --->   "%out1_buf_7_1_5 = select i1 %tmp_104, i29 %p_neg_t_7, i29 %p_lshr_f_7_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1098 [1/1] (0.00ns)   --->   "%out1_buf_7_1_0_cas = sext i29 %out1_buf_7_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1099 [1/1] (0.48ns)   --->   "%out1_buf_7_1 = select i1 %tmp_73, i32 %out1_buf_7_1_0_cas, i32 %out1_buf_7_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1100 [1/1] (0.48ns)   --->   "%out1_buf_7_1_2 = select i1 %tmp_73, i32 %out1_buf_7_1_1_loa, i32 %out1_buf_7_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1101 [1/1] (0.00ns)   --->   "%p_lshr_8_cast = zext i28 %tmp_109 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1102 [1/1] (0.97ns)   --->   "%p_neg_t_8 = sub i29 0, %p_lshr_8_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1103 [1/1] (0.00ns)   --->   "%p_lshr_f_8_cast = zext i28 %tmp_110 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1104 [1/1] (0.48ns)   --->   "%out1_buf_8_1_5 = select i1 %tmp_108, i29 %p_neg_t_8, i29 %p_lshr_f_8_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1105 [1/1] (0.00ns)   --->   "%out1_buf_8_1_0_cas = sext i29 %out1_buf_8_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1106 [1/1] (0.48ns)   --->   "%out1_buf_8_1 = select i1 %tmp_73, i32 %out1_buf_8_1_0_cas, i32 %out1_buf_8_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1107 [1/1] (0.48ns)   --->   "%out1_buf_8_1_2 = select i1 %tmp_73, i32 %out1_buf_8_1_1_loa, i32 %out1_buf_8_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1108 [1/1] (0.00ns)   --->   "%p_lshr_9_cast = zext i28 %tmp_112 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1109 [1/1] (0.97ns)   --->   "%p_neg_t_9 = sub i29 0, %p_lshr_9_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1110 [1/1] (0.00ns)   --->   "%p_lshr_f_9_cast = zext i28 %tmp_113 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1111 [1/1] (0.48ns)   --->   "%out1_buf_9_1_5 = select i1 %tmp_114, i29 %p_neg_t_9, i29 %p_lshr_f_9_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1112 [1/1] (0.00ns)   --->   "%out1_buf_9_1_0_cas = sext i29 %out1_buf_9_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1113 [1/1] (0.48ns)   --->   "%out1_buf_9_1 = select i1 %tmp_73, i32 %out1_buf_9_1_0_cas, i32 %out1_buf_9_1_3_loa" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1114 [1/1] (0.48ns)   --->   "%out1_buf_9_1_2 = select i1 %tmp_73, i32 %out1_buf_9_1_1_loa, i32 %out1_buf_9_1_0_cas" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1115 [1/1] (0.00ns)   --->   "%p_lshr_cast_36 = zext i28 %tmp_115 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1116 [1/1] (0.97ns)   --->   "%p_neg_t_s = sub i29 0, %p_lshr_cast_36" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1117 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_37 = zext i28 %tmp_119 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1118 [1/1] (0.48ns)   --->   "%out1_buf_10_1_5 = select i1 %tmp_120, i29 %p_neg_t_s, i29 %p_lshr_f_cast_37" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1119 [1/1] (0.00ns)   --->   "%out1_buf_10_1_0_ca = sext i29 %out1_buf_10_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1120 [1/1] (0.48ns)   --->   "%out1_buf_10_1 = select i1 %tmp_73, i32 %out1_buf_10_1_0_ca, i32 %out1_buf_10_1_3_lo" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1121 [1/1] (0.48ns)   --->   "%out1_buf_10_1_2 = select i1 %tmp_73, i32 %out1_buf_10_1_1_lo, i32 %out1_buf_10_1_0_ca" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1122 [1/1] (0.00ns)   --->   "%p_lshr_10_cast = zext i28 %tmp_121 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1123 [1/1] (0.97ns)   --->   "%p_neg_t_10 = sub i29 0, %p_lshr_10_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1124 [1/1] (0.00ns)   --->   "%p_lshr_f_10_cast = zext i28 %tmp_122 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1125 [1/1] (0.48ns)   --->   "%out1_buf_11_1_5 = select i1 %tmp_126, i29 %p_neg_t_10, i29 %p_lshr_f_10_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1126 [1/1] (0.00ns)   --->   "%out1_buf_11_1_0_ca = sext i29 %out1_buf_11_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1127 [1/1] (0.48ns)   --->   "%out1_buf_11_1 = select i1 %tmp_73, i32 %out1_buf_11_1_0_ca, i32 %out1_buf_11_1_3_lo" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1128 [1/1] (0.48ns)   --->   "%out1_buf_11_1_2 = select i1 %tmp_73, i32 %out1_buf_11_1_1_lo, i32 %out1_buf_11_1_0_ca" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1129 [1/1] (0.00ns)   --->   "%p_lshr_11_cast = zext i28 %tmp_124 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1130 [1/1] (0.97ns)   --->   "%p_neg_t_11 = sub i29 0, %p_lshr_11_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1131 [1/1] (0.00ns)   --->   "%p_lshr_f_11_cast = zext i28 %tmp_125 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1132 [1/1] (0.48ns)   --->   "%out1_buf_12_1_5 = select i1 %tmp_132, i29 %p_neg_t_11, i29 %p_lshr_f_11_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1133 [1/1] (0.00ns)   --->   "%out1_buf_12_1_0_ca = sext i29 %out1_buf_12_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1134 [1/1] (0.48ns)   --->   "%out1_buf_12_1 = select i1 %tmp_73, i32 %out1_buf_12_1_0_ca, i32 %out1_buf_12_1_3_lo" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1135 [1/1] (0.48ns)   --->   "%out1_buf_12_1_2 = select i1 %tmp_73, i32 %out1_buf_12_1_1_lo, i32 %out1_buf_12_1_0_ca" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1136 [1/1] (0.00ns)   --->   "%p_lshr_12_cast = zext i28 %tmp_127 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1137 [1/1] (0.97ns)   --->   "%p_neg_t_12 = sub i29 0, %p_lshr_12_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1138 [1/1] (0.00ns)   --->   "%p_lshr_f_12_cast = zext i28 %tmp_128 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1139 [1/1] (0.48ns)   --->   "%out1_buf_13_1_5 = select i1 %tmp_137, i29 %p_neg_t_12, i29 %p_lshr_f_12_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1140 [1/1] (0.00ns)   --->   "%out1_buf_13_1_0_ca = sext i29 %out1_buf_13_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1141 [1/1] (0.48ns)   --->   "%out1_buf_13_1 = select i1 %tmp_73, i32 %out1_buf_13_1_0_ca, i32 %out1_buf_13_1_3_lo" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1142 [1/1] (0.48ns)   --->   "%out1_buf_13_1_2 = select i1 %tmp_73, i32 %out1_buf_13_1_1_lo, i32 %out1_buf_13_1_0_ca" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1143 [1/1] (0.00ns)   --->   "%p_lshr_13_cast = zext i28 %tmp_130 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1144 [1/1] (0.97ns)   --->   "%p_neg_t_13 = sub i29 0, %p_lshr_13_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1145 [1/1] (0.00ns)   --->   "%p_lshr_f_13_cast = zext i28 %tmp_131 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1146 [1/1] (0.48ns)   --->   "%out1_buf_14_1_5 = select i1 %tmp_139, i29 %p_neg_t_13, i29 %p_lshr_f_13_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1147 [1/1] (0.00ns)   --->   "%out1_buf_14_1_0_ca = sext i29 %out1_buf_14_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1148 [1/1] (0.48ns)   --->   "%out1_buf_14_1 = select i1 %tmp_73, i32 %out1_buf_14_1_0_ca, i32 %out1_buf_14_1_3_lo" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1149 [1/1] (0.48ns)   --->   "%out1_buf_14_1_2 = select i1 %tmp_73, i32 %out1_buf_14_1_1_lo, i32 %out1_buf_14_1_0_ca" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1150 [1/1] (0.00ns)   --->   "%p_lshr_14_cast = zext i28 %tmp_133 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1151 [1/1] (0.97ns)   --->   "%p_neg_t_14 = sub i29 0, %p_lshr_14_cast" [../src/chenidct.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1152 [1/1] (0.00ns)   --->   "%p_lshr_f_14_cast = zext i28 %tmp_134 to i29" [../src/chenidct.c:294]
ST_84 : Operation 1153 [1/1] (0.48ns)   --->   "%out1_buf_15_1_5 = select i1 %tmp_141, i29 %p_neg_t_14, i29 %p_lshr_f_14_cast" [../src/chenidct.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1154 [1/1] (0.00ns)   --->   "%out1_buf_15_1_0_ca = sext i29 %out1_buf_15_1_5 to i32" [../src/chenidct.c:294]
ST_84 : Operation 1155 [1/1] (0.48ns)   --->   "%out1_buf_15_1 = select i1 %tmp_73, i32 %out1_buf_15_1_0_ca, i32 %out1_buf_15_1_3_lo" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1156 [1/1] (0.48ns)   --->   "%out1_buf_15_1_2 = select i1 %tmp_73, i32 %out1_buf_15_1_1_lo, i32 %out1_buf_15_1_0_ca" [../src/chenidct.c:292]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1157 [1/1] (0.00ns)   --->   "store i32 %out1_buf_15_1, i32* %out1_buf_15_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1158 [1/1] (0.00ns)   --->   "store i32 %out1_buf_15_1_2, i32* %out1_buf_15_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1159 [1/1] (0.00ns)   --->   "store i32 %out1_buf_14_1, i32* %out1_buf_14_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1160 [1/1] (0.00ns)   --->   "store i32 %out1_buf_14_1_2, i32* %out1_buf_14_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1161 [1/1] (0.00ns)   --->   "store i32 %out1_buf_13_1, i32* %out1_buf_13_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1162 [1/1] (0.00ns)   --->   "store i32 %out1_buf_13_1_2, i32* %out1_buf_13_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1163 [1/1] (0.00ns)   --->   "store i32 %out1_buf_12_1, i32* %out1_buf_12_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1164 [1/1] (0.00ns)   --->   "store i32 %out1_buf_12_1_2, i32* %out1_buf_12_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1165 [1/1] (0.00ns)   --->   "store i32 %out1_buf_11_1, i32* %out1_buf_11_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1166 [1/1] (0.00ns)   --->   "store i32 %out1_buf_11_1_2, i32* %out1_buf_11_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1167 [1/1] (0.00ns)   --->   "store i32 %out1_buf_10_1, i32* %out1_buf_10_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1168 [1/1] (0.00ns)   --->   "store i32 %out1_buf_10_1_2, i32* %out1_buf_10_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1169 [1/1] (0.00ns)   --->   "store i32 %out1_buf_9_1, i32* %out1_buf_9_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1170 [1/1] (0.00ns)   --->   "store i32 %out1_buf_9_1_2, i32* %out1_buf_9_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1171 [1/1] (0.00ns)   --->   "store i32 %out1_buf_8_1, i32* %out1_buf_8_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1172 [1/1] (0.00ns)   --->   "store i32 %out1_buf_8_1_2, i32* %out1_buf_8_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1173 [1/1] (0.00ns)   --->   "store i32 %out1_buf_7_1, i32* %out1_buf_7_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1174 [1/1] (0.00ns)   --->   "store i32 %out1_buf_7_1_2, i32* %out1_buf_7_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1175 [1/1] (0.00ns)   --->   "store i32 %out1_buf_6_1, i32* %out1_buf_6_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1176 [1/1] (0.00ns)   --->   "store i32 %out1_buf_6_1_2, i32* %out1_buf_6_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1177 [1/1] (0.00ns)   --->   "store i32 %out1_buf_5_1, i32* %out1_buf_5_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1178 [1/1] (0.00ns)   --->   "store i32 %out1_buf_5_1_2, i32* %out1_buf_5_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1179 [1/1] (0.00ns)   --->   "store i32 %out1_buf_4_1, i32* %out1_buf_4_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1180 [1/1] (0.00ns)   --->   "store i32 %out1_buf_4_1_2, i32* %out1_buf_4_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1181 [1/1] (0.00ns)   --->   "store i32 %out1_buf_3_1, i32* %out1_buf_3_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1182 [1/1] (0.00ns)   --->   "store i32 %out1_buf_3_1_2, i32* %out1_buf_3_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1183 [1/1] (0.00ns)   --->   "store i32 %out1_buf_2_1, i32* %out1_buf_2_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1184 [1/1] (0.00ns)   --->   "store i32 %out1_buf_2_1_2, i32* %out1_buf_2_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1185 [1/1] (0.00ns)   --->   "store i32 %out1_buf_1_1, i32* %out1_buf_1_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1186 [1/1] (0.00ns)   --->   "store i32 %out1_buf_1_1_2, i32* %out1_buf_1_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1187 [1/1] (0.00ns)   --->   "store i32 %out1_buf_0_1, i32* %out1_buf_0_1_3" [../src/chenidct.c:294]
ST_84 : Operation 1188 [1/1] (0.00ns)   --->   "store i32 %out1_buf_0_1_2, i32* %out1_buf_0_1_1" [../src/chenidct.c:294]
ST_84 : Operation 1189 [1/1] (0.00ns)   --->   "br label %burst.rd.end.0" [../src/chenidct.c:292]

 <State 85> : 1.12ns
ST_85 : Operation 1190 [1/1] (0.00ns)   --->   "%indvar1 = phi i6 [ %indvar_next1, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"
ST_85 : Operation 1191 [1/1] (0.78ns)   --->   "%exitcond5 = icmp eq i6 %indvar1, -32"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1192 [1/1] (0.78ns)   --->   "%indvar_next1 = add i6 %indvar1, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1193 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader1006.loopexit, label %burst.wr.body"
ST_85 : Operation 1194 [1/1] (0.00ns)   --->   "%out1_buf_0_1_1_loa_1 = load i32* %out1_buf_0_1_1"
ST_85 : Operation 1195 [1/1] (0.00ns)   --->   "%out1_buf_0_1_3_loa_1 = load i32* %out1_buf_0_1_3"
ST_85 : Operation 1196 [1/1] (0.00ns)   --->   "%out1_buf_1_1_1_loa_1 = load i32* %out1_buf_1_1_1"
ST_85 : Operation 1197 [1/1] (0.00ns)   --->   "%out1_buf_1_1_3_loa_1 = load i32* %out1_buf_1_1_3"
ST_85 : Operation 1198 [1/1] (0.00ns)   --->   "%out1_buf_2_1_1_loa_1 = load i32* %out1_buf_2_1_1"
ST_85 : Operation 1199 [1/1] (0.00ns)   --->   "%out1_buf_2_1_3_loa_1 = load i32* %out1_buf_2_1_3"
ST_85 : Operation 1200 [1/1] (0.00ns)   --->   "%out1_buf_3_1_1_loa_1 = load i32* %out1_buf_3_1_1"
ST_85 : Operation 1201 [1/1] (0.00ns)   --->   "%out1_buf_3_1_3_loa_1 = load i32* %out1_buf_3_1_3"
ST_85 : Operation 1202 [1/1] (0.00ns)   --->   "%out1_buf_4_1_1_loa_1 = load i32* %out1_buf_4_1_1"
ST_85 : Operation 1203 [1/1] (0.00ns)   --->   "%out1_buf_4_1_3_loa_1 = load i32* %out1_buf_4_1_3"
ST_85 : Operation 1204 [1/1] (0.00ns)   --->   "%out1_buf_5_1_1_loa_1 = load i32* %out1_buf_5_1_1"
ST_85 : Operation 1205 [1/1] (0.00ns)   --->   "%out1_buf_5_1_3_loa_1 = load i32* %out1_buf_5_1_3"
ST_85 : Operation 1206 [1/1] (0.00ns)   --->   "%out1_buf_6_1_1_loa_1 = load i32* %out1_buf_6_1_1"
ST_85 : Operation 1207 [1/1] (0.00ns)   --->   "%out1_buf_6_1_3_loa_1 = load i32* %out1_buf_6_1_3"
ST_85 : Operation 1208 [1/1] (0.00ns)   --->   "%out1_buf_7_1_1_loa_1 = load i32* %out1_buf_7_1_1"
ST_85 : Operation 1209 [1/1] (0.00ns)   --->   "%out1_buf_7_1_3_loa_1 = load i32* %out1_buf_7_1_3"
ST_85 : Operation 1210 [1/1] (0.00ns)   --->   "%out1_buf_8_1_1_loa_1 = load i32* %out1_buf_8_1_1"
ST_85 : Operation 1211 [1/1] (0.00ns)   --->   "%out1_buf_8_1_3_loa_1 = load i32* %out1_buf_8_1_3"
ST_85 : Operation 1212 [1/1] (0.00ns)   --->   "%out1_buf_9_1_1_loa_1 = load i32* %out1_buf_9_1_1"
ST_85 : Operation 1213 [1/1] (0.00ns)   --->   "%out1_buf_9_1_3_loa_1 = load i32* %out1_buf_9_1_3"
ST_85 : Operation 1214 [1/1] (0.00ns)   --->   "%out1_buf_10_1_1_lo_1 = load i32* %out1_buf_10_1_1"
ST_85 : Operation 1215 [1/1] (0.00ns)   --->   "%out1_buf_10_1_3_lo_1 = load i32* %out1_buf_10_1_3"
ST_85 : Operation 1216 [1/1] (0.00ns)   --->   "%out1_buf_11_1_1_lo_1 = load i32* %out1_buf_11_1_1"
ST_85 : Operation 1217 [1/1] (0.00ns)   --->   "%out1_buf_11_1_3_lo_1 = load i32* %out1_buf_11_1_3"
ST_85 : Operation 1218 [1/1] (0.00ns)   --->   "%out1_buf_12_1_1_lo_1 = load i32* %out1_buf_12_1_1"
ST_85 : Operation 1219 [1/1] (0.00ns)   --->   "%out1_buf_12_1_3_lo_1 = load i32* %out1_buf_12_1_3"
ST_85 : Operation 1220 [1/1] (0.00ns)   --->   "%out1_buf_13_1_1_lo_1 = load i32* %out1_buf_13_1_1"
ST_85 : Operation 1221 [1/1] (0.00ns)   --->   "%out1_buf_13_1_3_lo_1 = load i32* %out1_buf_13_1_3"
ST_85 : Operation 1222 [1/1] (0.00ns)   --->   "%out1_buf_14_1_1_lo_1 = load i32* %out1_buf_14_1_1"
ST_85 : Operation 1223 [1/1] (0.00ns)   --->   "%out1_buf_14_1_3_lo_1 = load i32* %out1_buf_14_1_3"
ST_85 : Operation 1224 [1/1] (0.00ns)   --->   "%out1_buf_15_1_1_lo_1 = load i32* %out1_buf_15_1_1"
ST_85 : Operation 1225 [1/1] (0.00ns)   --->   "%out1_buf_15_1_3_lo_1 = load i32* %out1_buf_15_1_3"
ST_85 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i6 %indvar1 to i4"
ST_85 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %indvar1, i32 4)"
ST_85 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_116 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_142, i1 %tmp_143)"
ST_85 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_117 = zext i5 %tmp_116 to i6"
ST_85 : Operation 1230 [1/1] (0.78ns)   --->   "%tmp_135 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i6(i32 %out1_buf_0_1_1_loa_1, i32 %out1_buf_0_1_3_loa_1, i32 %out1_buf_1_1_1_loa_1, i32 %out1_buf_1_1_3_loa_1, i32 %out1_buf_2_1_1_loa_1, i32 %out1_buf_2_1_3_loa_1, i32 %out1_buf_3_1_1_loa_1, i32 %out1_buf_3_1_3_loa_1, i32 %out1_buf_4_1_1_loa_1, i32 %out1_buf_4_1_3_loa_1, i32 %out1_buf_5_1_1_loa_1, i32 %out1_buf_5_1_3_loa_1, i32 %out1_buf_6_1_1_loa_1, i32 %out1_buf_6_1_3_loa_1, i32 %out1_buf_7_1_1_loa_1, i32 %out1_buf_7_1_3_loa_1, i32 %out1_buf_8_1_1_loa_1, i32 %out1_buf_8_1_3_loa_1, i32 %out1_buf_9_1_1_loa_1, i32 %out1_buf_9_1_3_loa_1, i32 %out1_buf_10_1_1_lo_1, i32 %out1_buf_10_1_3_lo_1, i32 %out1_buf_11_1_1_lo_1, i32 %out1_buf_11_1_3_lo_1, i32 %out1_buf_12_1_1_lo_1, i32 %out1_buf_12_1_3_lo_1, i32 %out1_buf_13_1_1_lo_1, i32 %out1_buf_13_1_3_lo_1, i32 %out1_buf_14_1_1_lo_1, i32 %out1_buf_14_1_3_lo_1, i32 %out1_buf_15_1_1_lo_1, i32 %out1_buf_15_1_3_lo_1, i6 %tmp_117) nounwind"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 2.62ns
ST_86 : Operation 1231 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_86 : Operation 1232 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_86 : Operation 1233 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_86 : Operation 1234 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memcpy_OC_y_OC_out1_s) nounwind"
ST_86 : Operation 1235 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 %tmp_135, i4 -1)" [../src/chenidct.c:304]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1236 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"
ST_86 : Operation 1237 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 87> : 0.00ns
ST_87 : Operation 1238 [1/1] (0.00ns)   --->   "br label %.preheader1006"

 <State 88> : 2.62ns
ST_88 : Operation 1239 [4/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:304]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 89> : 2.62ns
ST_89 : Operation 1240 [3/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:304]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 90> : 2.62ns
ST_90 : Operation 1241 [2/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:304]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 91> : 2.62ns
ST_91 : Operation 1242 [1/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:304]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1243 [1/1] (0.00ns)   --->   "ret void" [../src/chenidct.c:310]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'y' [4]  (1 ns)

 <State 2>: 1.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/chenidct.c:127) [20]  (0 ns)
	'add' operation ('x2_sum', ../src/chenidct.c:129) [28]  (1.09 ns)
	'getelementptr' operation ('aptr', ../src/chenidct.c:129) [30]  (0 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:130) [31]  (2.62 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:130) [31]  (2.62 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:130) [31]  (2.62 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:130) [31]  (2.62 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:130) [31]  (2.62 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:130) [31]  (2.62 ns)

 <State 9>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:130) [31]  (2.62 ns)

 <State 10>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:130) [32]  (2.62 ns)

 <State 11>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:132) [40]  (2.62 ns)

 <State 12>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:134) [48]  (2.62 ns)

 <State 13>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:136) [56]  (2.62 ns)

 <State 14>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:138) [64]  (2.62 ns)

 <State 15>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:140) [72]  (2.62 ns)

 <State 16>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:142) [80]  (2.62 ns)

 <State 17>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:144) [88]  (2.62 ns)

 <State 18>: 2.37ns
The critical path consists of the following:
	'shl' operation ('a0', ../src/chenidct.c:132) [41]  (0 ns)
	'mul' operation ('tmp_s', ../src/chenidct.c:150) [92]  (2.37 ns)

 <State 19>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_s', ../src/chenidct.c:150) [92]  (2.37 ns)

 <State 20>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_14', ../src/chenidct.c:157) [116]  (2.37 ns)

 <State 21>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:181) [152]  (2.62 ns)

 <State 22>: 2.62ns
The critical path consists of the following:
	bus write on port 'BUS_SRC_DST' (../src/chenidct.c:181) [153]  (2.62 ns)

 <State 23>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:181) [154]  (2.62 ns)

 <State 24>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:181) [154]  (2.62 ns)

 <State 25>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:181) [154]  (2.62 ns)

 <State 26>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:181) [154]  (2.62 ns)

 <State 27>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:181) [154]  (2.62 ns)

 <State 28>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:183) [161]  (2.62 ns)

 <State 29>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:183) [161]  (2.62 ns)

 <State 30>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:183) [161]  (2.62 ns)

 <State 31>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:185) [168]  (2.62 ns)

 <State 32>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:187) [175]  (2.62 ns)

 <State 33>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:189) [182]  (2.62 ns)

 <State 34>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:191) [189]  (2.62 ns)

 <State 35>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:193) [196]  (2.62 ns)

 <State 36>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:195) [203]  (2.62 ns)

 <State 37>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:287) [429]  (2.62 ns)

 <State 38>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:204) [226]  (2.62 ns)

 <State 39>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:204) [226]  (2.62 ns)

 <State 40>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:204) [226]  (2.62 ns)

 <State 41>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:204) [226]  (2.62 ns)

 <State 42>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:204) [226]  (2.62 ns)

 <State 43>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:204) [226]  (2.62 ns)

 <State 44>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:204) [226]  (2.62 ns)

 <State 45>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:204) [227]  (2.62 ns)

 <State 46>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:205) [234]  (2.62 ns)

 <State 47>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:206) [242]  (2.62 ns)

 <State 48>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:207) [249]  (2.62 ns)

 <State 49>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:208) [256]  (2.62 ns)

 <State 50>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:209) [263]  (2.62 ns)

 <State 51>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:210) [270]  (2.62 ns)

 <State 52>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:211) [272]  (2.62 ns)

 <State 53>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_46', ../src/chenidct.c:221) [292]  (2.37 ns)

 <State 54>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_37', ../src/chenidct.c:218) [275]  (2.37 ns)

 <State 55>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_50', ../src/chenidct.c:225) [299]  (2.37 ns)

 <State 56>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:251) [332]  (2.62 ns)

 <State 57>: 2.62ns
The critical path consists of the following:
	bus write on port 'BUS_SRC_DST' (../src/chenidct.c:251) [333]  (2.62 ns)

 <State 58>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:251) [334]  (2.62 ns)

 <State 59>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:251) [334]  (2.62 ns)

 <State 60>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:251) [334]  (2.62 ns)

 <State 61>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:251) [334]  (2.62 ns)

 <State 62>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:251) [334]  (2.62 ns)

 <State 63>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:252) [338]  (2.62 ns)

 <State 64>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:252) [338]  (2.62 ns)

 <State 65>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:252) [338]  (2.62 ns)

 <State 66>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:253) [342]  (2.62 ns)

 <State 67>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:254) [346]  (2.62 ns)

 <State 68>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:255) [350]  (2.62 ns)

 <State 69>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:256) [354]  (2.62 ns)

 <State 70>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:257) [358]  (2.62 ns)

 <State 71>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:258) [362]  (2.62 ns)

 <State 72>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:287) [429]  (2.62 ns)

 <State 73>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:287) [429]  (2.62 ns)

 <State 74>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:287) [429]  (2.62 ns)

 <State 75>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:287) [429]  (2.62 ns)

 <State 76>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:287) [429]  (2.62 ns)

 <State 77>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:287) [429]  (2.62 ns)

 <State 78>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:304) [987]  (2.62 ns)

 <State 79>: 1.12ns
The critical path consists of the following:
	'icmp' operation ('exitcond4') [442]  (0.785 ns)
	blocking operation 0.335 ns on control path)

 <State 80>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:287) [450]  (2.62 ns)

 <State 81>: 0.48ns
The critical path consists of the following:
	'load' operation ('inp1_buf_0_1_60_lo_1', ../src/chenidct.c:287) on local variable 'inp1_buf[0][1]' [455]  (0 ns)
	'select' operation ('inp1_buf[0][1]', ../src/chenidct.c:287) [458]  (0.48 ns)

 <State 82>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', ../src/chenidct.c:292) with incoming values : ('k_1_s', ../src/chenidct.c:292) [588]  (0.656 ns)

 <State 83>: 2.51ns
The critical path consists of the following:
	'phi' operation ('k', ../src/chenidct.c:292) with incoming values : ('k_1_s', ../src/chenidct.c:292) [588]  (0 ns)
	'select' operation ('inp1_buf_load_0_phi', ../src/chenidct.c:294) [658]  (0.48 ns)
	'add' operation ('tmp_75', ../src/chenidct.c:294) [661]  (1.02 ns)
	'sub' operation ('p_neg', ../src/chenidct.c:294) [663]  (1.02 ns)

 <State 84>: 1.94ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ../src/chenidct.c:294) [666]  (0.975 ns)
	'select' operation ('out1_buf[0][1]', ../src/chenidct.c:294) [669]  (0.48 ns)
	'select' operation ('out1_buf[0][1]', ../src/chenidct.c:292) [671]  (0.48 ns)

 <State 85>: 1.12ns
The critical path consists of the following:
	'icmp' operation ('exitcond5') [936]  (0.785 ns)
	blocking operation 0.335 ns on control path)

 <State 86>: 2.62ns
The critical path consists of the following:
	bus write on port 'BUS_SRC_DST' (../src/chenidct.c:304) [981]  (2.62 ns)

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:304) [987]  (2.62 ns)

 <State 89>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:304) [987]  (2.62 ns)

 <State 90>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:304) [987]  (2.62 ns)

 <State 91>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:304) [987]  (2.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
