Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 28 17:23:56 2021
| Host         : TotallyNotAHilbertMatrix running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+--------+----------+-------------------------------------------------+------------+
| Rule   | Severity | Description                                     | Violations |
+--------+----------+-------------------------------------------------+------------+
| XDCC-5 | Warning  | User Non-Timing constraint/property overwritten | 4          |
+--------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: /home/lars/Documents/Github/DSP/projects/ram_writer_test/ram_writer_test.srcs/constrs_1/imports/cfg/ports.xdc (Line: 115)
Previous Source: /home/lars/Documents/Github/DSP/projects/ram_writer_test/ram_writer_test.srcs/constrs_1/imports/cfg/ports.xdc (Line: 103)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: /home/lars/Documents/Github/DSP/projects/ram_writer_test/ram_writer_test.srcs/constrs_1/imports/cfg/ports.xdc (Line: 115)
Previous Source: /home/lars/Documents/Github/DSP/projects/ram_writer_test/ram_writer_test.srcs/constrs_1/imports/cfg/ports.xdc (Line: 103)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: /home/lars/Documents/Github/DSP/projects/ram_writer_test/ram_writer_test.srcs/constrs_1/imports/cfg/ports.xdc (Line: 115)
Previous Source: /home/lars/Documents/Github/DSP/projects/ram_writer_test/ram_writer_test.srcs/constrs_1/imports/cfg/ports.xdc (Line: 103)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: /home/lars/Documents/Github/DSP/projects/ram_writer_test/ram_writer_test.srcs/constrs_1/imports/cfg/ports.xdc (Line: 115)
Previous Source: /home/lars/Documents/Github/DSP/projects/ram_writer_test/ram_writer_test.srcs/constrs_1/imports/cfg/ports.xdc (Line: 103)
Related violations: <none>


