

================================================================
== Synthesis Summary Report of 'nnlayer'
================================================================
+ General Information: 
    * Date:           Wed Mar 16 13:52:25 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        HLS_Project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+-----------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |         |           |           |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+-----------+-----+
    |+ nnlayer                                            |     -|  0.19|        -|          -|         -|        -|     -|        no|  67 (23%)|  2 (~0%)|  740 (~0%)|  1092 (2%)|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_33_1                  |     -|  2.24|        -|          -|         -|        -|     -|        no|         -|        -|   35 (~0%)|   74 (~0%)|    -|
    |  o VITIS_LOOP_33_1                                  |     -|  8.75|        -|          -|         2|        1|     -|       yes|         -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3  |     -|  0.19|        -|          -|         -|        -|     -|        no|         -|  1 (~0%)|  201 (~0%)|  366 (~0%)|    -|
    |  o VITIS_LOOP_37_2_VITIS_LOOP_39_3                  |    II|  8.75|        -|          -|         5|        2|     -|       yes|         -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_10_1                  |     -|  2.24|      514|  5.140e+03|         -|      514|     -|        no|         -|        -|   23 (~0%)|  109 (~0%)|    -|
    |  o VITIS_LOOP_10_1                                  |    II|  8.75|      512|  5.120e+03|         3|        2|   256|       yes|         -|        -|          -|          -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 18            | 512    | 0        | BRAM=67           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | numOfInNeurons  | 0x10   | 32    | W      | Data signal of numOfInNeurons    |                                                          |
| s_axi_control | numOfOutNeurons | 0x18   | 32    | W      | Data signal of numOfOutNeurons   |                                                          |
| s_axi_control | activation      | 0x20   | 32    | W      | Data signal of activation        |                                                          |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+--------------------------------------+
| Argument        | Direction | Datatype                             |
+-----------------+-----------+--------------------------------------+
| input           | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output          | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| weights         | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| bias            | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| numOfInNeurons  | in        | unsigned short                       |
| numOfOutNeurons | in        | unsigned short                       |
| activation      | in        | unsigned char                        |
+-----------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+-----------------+---------------+-----------+-------------------------------------------+
| Argument        | HW Interface  | HW Type   | HW Info                                   |
+-----------------+---------------+-----------+-------------------------------------------+
| input           | s_axi_control | interface |                                           |
| output          | s_axi_control | interface |                                           |
| weights         | s_axi_control | memory    | name=weights offset=131072 range=131072   |
| bias            | s_axi_control | memory    | name=bias offset=1536 range=512           |
| numOfInNeurons  | s_axi_control | register  | name=numOfInNeurons offset=0x10 range=32  |
| numOfOutNeurons | s_axi_control | register  | name=numOfOutNeurons offset=0x18 range=32 |
| activation      | s_axi_control | register  | name=activation offset=0x20 range=32      |
+-----------------+---------------+-----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + nnlayer                                           | 2   |        |              |     |        |         |
|   mul_mul_16ns_16ns_32_4_1_U12                      | 1   |        | bound        | mul | dsp    | 3       |
|  + nnlayer_Pipeline_VITIS_LOOP_33_1                 | 0   |        |              |     |        |         |
|    outNeurons_3_fu_93_p2                            | -   |        | outNeurons_3 | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3 | 1   |        |              |     |        |         |
|    add_ln37_fu_174_p2                               | -   |        | add_ln37     | add | fabric | 0       |
|    add_ln37_1_fu_202_p2                             | -   |        | add_ln37_1   | add | fabric | 0       |
|    add_ln44_fu_221_p2                               | -   |        | add_ln44     | add | fabric | 0       |
|    add_ln42_fu_234_p2                               | -   |        | add_ln42     | add | fabric | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U4                | 1   |        | mul_ln1245   | mul | dsp    | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U4                | 1   |        | ret_V        | add | dsp    | 3       |
|    outNeurons_1_fu_264_p2                           | -   |        | outNeurons_1 | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_10_1                 | 0   |        |              |     |        |         |
|    i_2_fu_78_p2                                     | -   |        | i_2          | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------+-------------------------------------------------------------+
| Type      | Options                             | Location                                                    |
+-----------+-------------------------------------+-------------------------------------------------------------+
| inline    |                                     | HLS_Project/neural_layer.cpp:9 in relu                      |
| pipeline  |                                     | HLS_Project/neural_layer.cpp:12 in relu                     |
| interface | mode=s_axilite port=input           | HLS_Project/neural_layer.cpp:21 in nnlayer, input           |
| interface | mode=s_axilite port=output          | HLS_Project/neural_layer.cpp:22 in nnlayer, output          |
| interface | mode=s_axilite port=weights         | HLS_Project/neural_layer.cpp:23 in nnlayer, weights         |
| interface | mode=s_axilite port=bias            | HLS_Project/neural_layer.cpp:24 in nnlayer, bias            |
| interface | mode=s_axilite port=numOfInNeurons  | HLS_Project/neural_layer.cpp:25 in nnlayer, numOfInNeurons  |
| interface | mode=s_axilite port=numOfOutNeurons | HLS_Project/neural_layer.cpp:26 in nnlayer, numOfOutNeurons |
| interface | mode=s_axilite port=activation      | HLS_Project/neural_layer.cpp:27 in nnlayer, activation      |
| interface | mode=s_axilite port=return          | HLS_Project/neural_layer.cpp:28 in nnlayer, return          |
| unroll    |                                     | HLS_Project/neural_layer.cpp:41 in nnlayer                  |
+-----------+-------------------------------------+-------------------------------------------------------------+


