$date
	Sat Jun 04 16:50:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module DUT $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$var wire 1 * t3 $end
$var wire 1 + t4 $end
$var wire 1 , t5 $end
$var wire 1 - t6 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
1%
0$
0#
1"
0'
0&
#6
1)
0+
1(
0,
0-
#7
1*
#8
1!
#10
1&
#11
0(
#12
0*
#13
0!
#15
1'
0&
#16
0)
1(
#20
1&
#21
0(
1-
#22
1!
#25
