
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\a25_execute'.
Generating RTLIL representation for module `\a25_register_bank'.
Generating RTLIL representation for module `\a25_multiply'.
Generating RTLIL representation for module `\a25_alu'.
Generating RTLIL representation for module `\a25_barrel_shift'.
Generating RTLIL representation for module `\a25_shifter_quick'.
Generating RTLIL representation for module `\a25_shifter_full'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: a25_shifter_full    
root of   0 design levels: a25_shifter_quick   
root of   1 design levels: a25_barrel_shift    
root of   0 design levels: a25_alu             
root of   0 design levels: a25_multiply        
root of   0 design levels: a25_register_bank   
root of   2 design levels: a25_execute         
Automatically selected a25_execute as design top module.

2.2. Analyzing design hierarchy..
Top module:  \a25_execute
Used module:     \a25_register_bank
Used module:     \a25_multiply
Used module:     \a25_alu
Used module:     \a25_barrel_shift
Used module:         \a25_shifter_quick
Used module:         \a25_shifter_full

2.3. Analyzing design hierarchy..
Top module:  \a25_execute
Used module:     \a25_register_bank
Used module:     \a25_multiply
Used module:     \a25_alu
Used module:     \a25_barrel_shift
Used module:         \a25_shifter_quick
Used module:         \a25_shifter_full
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1477$566 in module a25_multiply.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1369$501 in module a25_register_bank.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1343$500 in module a25_register_bank.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1148$322 in module a25_register_bank.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 106 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1685$641'.
  Set init value: \use_quick_r = 1'1
Found init rule in `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1684$640'.
  Set init value: \full_carry_out_r = 1'0
Found init rule in `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1683$639'.
  Set init value: \full_out_r = 0
Found init rule in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1448$589'.
  Set init value: \product = 68'00000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1446$588'.
  Set init value: \count = 6'000000
Found init rule in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1438$587'.
  Set init value: \o_done = 1'0
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1115$557'.
  Set init value: \r14_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1114$556'.
  Set init value: \r13_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1113$555'.
  Set init value: \r12_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1112$554'.
  Set init value: \r11_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1111$553'.
  Set init value: \r10_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1110$552'.
  Set init value: \r9_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1109$551'.
  Set init value: \r8_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1106$550'.
  Set init value: \r14_irq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1105$549'.
  Set init value: \r13_irq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1102$548'.
  Set init value: \r14_svc = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1101$547'.
  Set init value: \r13_svc = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1070$546'.
  Set init value: \r14 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1069$545'.
  Set init value: \r13 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1068$544'.
  Set init value: \r12 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1067$543'.
  Set init value: \r11 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1066$542'.
  Set init value: \r10 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1065$541'.
  Set init value: \r9 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1064$540'.
  Set init value: \r8 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1063$539'.
  Set init value: \r7 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1062$538'.
  Set init value: \r6 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1061$537'.
  Set init value: \r5 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1060$536'.
  Set init value: \r4 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1059$535'.
  Set init value: \r3 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1058$534'.
  Set init value: \r2 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1057$533'.
  Set init value: \r1 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1056$532'.
  Set init value: \r0 = 32'11011110101011011011111011101111
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:330$314'.
  Set init value: \load_rd_r = 4'0000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:329$313'.
  Set init value: \read_data_filtered_r = 0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:324$312'.
  Set init value: \base_address = 0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:315$311'.
  Set init value: \status_bits_firq_mask = 1'1
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:313$310'.
  Set init value: \status_bits_irq_mask = 1'1
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:310$309'.
  Set init value: \status_bits_mode_rds_oh = 4'1000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:305$308'.
  Set init value: \status_bits_mode = 2'11
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:303$307'.
  Set init value: \status_bits_flags = 4'0000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:270$306'.
  Set init value: \o_exec_load_rd = 9'000000000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:269$305'.
  Set init value: \o_byte_enable = 4'0000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:268$304'.
  Set init value: \o_write_enable = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:267$303'.
  Set init value: \o_exclusive = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:266$302'.
  Set init value: \o_priviledged = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:265$301'.
  Set init value: \o_adex = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:264$300'.
  Set init value: \o_daddress_valid = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:262$299'.
  Set init value: \o_daddress = 0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:261$298'.
  Set init value: \o_iaddress_valid = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:259$297'.
  Set init value: \o_iaddress = 32'11011110101011011101111010101101
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:258$296'.
  Set init value: \o_write_data = 0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:257$295'.
  Set init value: \o_copro_write_data = 0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1685$641'.
Creating decoders for process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1684$640'.
Creating decoders for process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1683$639'.
Creating decoders for process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1695$637'.
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1448$589'.
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1446$588'.
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1438$587'.
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1513$581'.
     1/3: $0\product[67:0]
     2/3: $0\count[5:0]
     3/3: $0\o_done[0:0]
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1477$566'.
     1/5: $2\count_nxt[5:0]
     2/5: $1\count_nxt[5:0]
     3/5: $3\product_nxt[67:0]
     4/5: $2\product_nxt[67:0]
     5/5: $1\product_nxt[67:0]
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1115$557'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1114$556'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1113$555'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1112$554'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1111$553'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1110$552'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1109$551'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1106$550'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1105$549'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1102$548'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1101$547'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1070$546'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1069$545'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1068$544'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1067$543'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1066$542'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1065$541'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1064$540'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1063$539'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1062$538'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1061$537'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1060$536'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1059$535'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1058$534'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1057$533'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1056$532'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1369$501'.
     1/1: $1\o_rd[31:0]
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1343$500'.
     1/1: $1\o_rs[31:0]
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1148$322'.
     1/1: $1\decode[14:0]
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:330$314'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:329$313'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:324$312'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:315$311'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:313$310'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:310$309'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:305$308'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:303$307'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:270$306'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:269$305'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:268$304'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:267$303'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:266$302'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:265$301'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:264$300'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:262$299'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:261$298'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:259$297'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:258$296'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:257$295'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:659$232'.
     1/2: $0\load_rd_r[3:0]
     2/2: $0\read_data_filtered_r[31:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\a25_multiply.\count_nxt' from process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1477$566'.
No latch inferred for signal `\a25_multiply.\product_nxt' from process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1477$566'.
No latch inferred for signal `\a25_multiply.\flags_nxt' from process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1477$566'.
No latch inferred for signal `\a25_register_bank.\o_rd' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1369$501'.
No latch inferred for signal `\a25_register_bank.\o_rs' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1343$500'.
No latch inferred for signal `\a25_register_bank.\decode' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1148$322'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\a25_barrel_shift.\full_out_r' using process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1695$637'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `\a25_barrel_shift.\full_carry_out_r' using process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1695$637'.
  created $dff cell `$procdff$1035' with positive edge clock.
Creating register for signal `\a25_barrel_shift.\use_quick_r' using process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1695$637'.
  created $dff cell `$procdff$1036' with positive edge clock.
Creating register for signal `\a25_multiply.\o_done' using process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1513$581'.
  created $dff cell `$procdff$1037' with positive edge clock.
Creating register for signal `\a25_multiply.\count' using process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1513$581'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\a25_multiply.\product' using process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1513$581'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\a25_register_bank.\r0' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\a25_register_bank.\r1' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\a25_register_bank.\r2' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1042' with positive edge clock.
Creating register for signal `\a25_register_bank.\r3' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1043' with positive edge clock.
Creating register for signal `\a25_register_bank.\r4' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1044' with positive edge clock.
Creating register for signal `\a25_register_bank.\r5' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1045' with positive edge clock.
Creating register for signal `\a25_register_bank.\r6' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1046' with positive edge clock.
Creating register for signal `\a25_register_bank.\r7' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `\a25_register_bank.\r8' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1048' with positive edge clock.
Creating register for signal `\a25_register_bank.\r9' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1049' with positive edge clock.
Creating register for signal `\a25_register_bank.\r10' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1050' with positive edge clock.
Creating register for signal `\a25_register_bank.\r11' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\a25_register_bank.\r12' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `\a25_register_bank.\r15' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_svc' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_svc' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1057' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_irq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1058' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_irq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1059' with positive edge clock.
Creating register for signal `\a25_register_bank.\r8_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1060' with positive edge clock.
Creating register for signal `\a25_register_bank.\r9_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1061' with positive edge clock.
Creating register for signal `\a25_register_bank.\r10_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1062' with positive edge clock.
Creating register for signal `\a25_register_bank.\r11_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1063' with positive edge clock.
Creating register for signal `\a25_register_bank.\r12_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1064' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1065' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
  created $dff cell `$procdff$1066' with positive edge clock.
Creating register for signal `\a25_execute.\o_copro_write_data' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\a25_execute.\o_write_data' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\a25_execute.\o_iaddress' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\a25_execute.\o_iaddress_valid' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1070' with positive edge clock.
Creating register for signal `\a25_execute.\o_daddress' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1071' with positive edge clock.
Creating register for signal `\a25_execute.\o_daddress_valid' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1072' with positive edge clock.
Creating register for signal `\a25_execute.\o_adex' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1073' with positive edge clock.
Creating register for signal `\a25_execute.\o_priviledged' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1074' with positive edge clock.
Creating register for signal `\a25_execute.\o_exclusive' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `\a25_execute.\o_write_enable' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\a25_execute.\o_byte_enable' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `\a25_execute.\o_exec_load_rd' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_flags' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_mode' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_mode_rds_oh' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_irq_mask' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_firq_mask' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `\a25_execute.\base_address' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `\a25_execute.\read_data_filtered_r' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:659$232'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\a25_execute.\load_rd_r' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:659$232'.
  created $dff cell `$procdff$1086' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1685$641'.
Removing empty process `a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1684$640'.
Removing empty process `a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1683$639'.
Removing empty process `a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1695$637'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1448$589'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1446$588'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1438$587'.
Found and cleaned up 1 empty switch in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1513$581'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1513$581'.
Found and cleaned up 5 empty switches in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1477$566'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1477$566'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1115$557'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1114$556'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1113$555'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1112$554'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1111$553'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1110$552'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1109$551'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1106$550'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1105$549'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1102$548'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1101$547'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1070$546'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1069$545'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1068$544'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1067$543'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1066$542'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1065$541'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1064$540'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1063$539'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1062$538'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1061$537'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1060$536'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1059$535'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1058$534'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1057$533'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1056$532'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1369$501'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1369$501'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1343$500'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1343$500'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1203$334'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1148$322'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1148$322'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:330$314'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:329$313'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:324$312'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:315$311'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:313$310'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:310$309'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:305$308'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:303$307'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:270$306'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:269$305'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:268$304'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:267$303'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:266$302'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:265$301'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:264$300'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:262$299'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:261$298'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:259$297'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:258$296'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:257$295'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:703$276'.
Found and cleaned up 1 empty switch in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:659$232'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:659$232'.
Cleaned up 10 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_shifter_full.
<suppressed ~6 debug messages>
Optimizing module a25_shifter_quick.
<suppressed ~5 debug messages>
Optimizing module a25_barrel_shift.
Optimizing module a25_alu.
<suppressed ~5 debug messages>
Optimizing module a25_multiply.
<suppressed ~6 debug messages>
Optimizing module a25_register_bank.
<suppressed ~9 debug messages>
Optimizing module a25_execute.
<suppressed ~26 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.
Optimizing module a25_barrel_shift.
Optimizing module a25_alu.
Optimizing module a25_multiply.
Optimizing module a25_register_bank.
Optimizing module a25_execute.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_shifter_full'.
<suppressed ~198 debug messages>
Finding identical cells in module `\a25_shifter_quick'.
<suppressed ~18 debug messages>
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_alu'.
<suppressed ~3 debug messages>
Finding identical cells in module `\a25_multiply'.
<suppressed ~6 debug messages>
Finding identical cells in module `\a25_register_bank'.
<suppressed ~105 debug messages>
Finding identical cells in module `\a25_execute'.
<suppressed ~138 debug messages>
Removed a total of 156 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_shifter_full..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_quick..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_barrel_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_multiply..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$974.
    dead port 1/2 on $mux $procmux$968.
    dead port 1/2 on $mux $procmux$965.
    dead port 1/2 on $mux $procmux$956.
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 4 multiplexer ports.
<suppressed ~99 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_shifter_full.
  Optimizing cells in module \a25_shifter_quick.
  Optimizing cells in module \a25_barrel_shift.
  Optimizing cells in module \a25_alu.
  Optimizing cells in module \a25_multiply.
  Optimizing cells in module \a25_register_bank.
  Optimizing cells in module \a25_execute.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_shifter_full'.
Finding identical cells in module `\a25_shifter_quick'.
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_alu'.
Finding identical cells in module `\a25_multiply'.
Finding identical cells in module `\a25_register_bank'.
Finding identical cells in module `\a25_execute'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1038 ($dff) from module a25_multiply (D = $procmux$959_Y, Q = \count).
Adding EN signal on $procdff$1039 ($dff) from module a25_multiply (D = { $procmux$977_Y [67:65] $procmux$977_Y [32:0] }, Q = { \product [67:65] \product [32:0] }).
Adding EN signal on $procdff$1039 ($dff) from module a25_multiply (D = $procmux$977_Y [64:33], Q = \product [64:33]).
Adding SRST signal on $auto$ff.cc:262:slice$1099 ($dffe) from module a25_multiply (D = $2\product_nxt[67:0] [64:33], Q = \product [64:33], rval = 0).
Adding SRST signal on $auto$ff.cc:262:slice$1092 ($dffe) from module a25_multiply (D = { $2\product_nxt[67:0] [67:65] $2\product_nxt[67:0] [0] }, Q = { \product [67:65] \product [0] }, rval = 4'0000).
Adding EN signal on $procdff$1037 ($dff) from module a25_multiply (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1518$585_Y, Q = \o_done).
Adding EN signal on $procdff$1040 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1206$336_Y, Q = \r0).
Adding EN signal on $procdff$1041 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1207$338_Y, Q = \r1).
Adding EN signal on $procdff$1042 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1208$340_Y, Q = \r2).
Adding EN signal on $procdff$1043 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1209$342_Y, Q = \r3).
Adding EN signal on $procdff$1044 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1210$344_Y, Q = \r4).
Adding EN signal on $procdff$1045 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1211$346_Y, Q = \r5).
Adding EN signal on $procdff$1046 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1212$348_Y, Q = \r6).
Adding EN signal on $procdff$1047 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1213$350_Y, Q = \r7).
Adding EN signal on $procdff$1048 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1216$356_Y, Q = \r8).
Adding EN signal on $procdff$1049 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1217$362_Y, Q = \r9).
Adding EN signal on $procdff$1050 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1218$368_Y, Q = \r10).
Adding EN signal on $procdff$1051 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1219$374_Y, Q = \r11).
Adding EN signal on $procdff$1052 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1220$380_Y, Q = \r12).
Adding EN signal on $procdff$1053 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1230$410_Y, Q = \r13).
Adding EN signal on $procdff$1054 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1231$415_Y, Q = \r14).
Adding EN signal on $procdff$1055 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1246$447_Y, Q = \r15).
Adding EN signal on $procdff$1056 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1234$420_Y, Q = \r13_svc).
Adding EN signal on $procdff$1057 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1235$425_Y, Q = \r14_svc).
Adding EN signal on $procdff$1058 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1238$430_Y, Q = \r13_irq).
Adding EN signal on $procdff$1059 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1239$435_Y, Q = \r14_irq).
Adding EN signal on $procdff$1060 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1223$385_Y, Q = \r8_firq).
Adding EN signal on $procdff$1061 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1224$390_Y, Q = \r9_firq).
Adding EN signal on $procdff$1062 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1225$395_Y, Q = \r10_firq).
Adding EN signal on $procdff$1063 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1226$400_Y, Q = \r11_firq).
Adding EN signal on $procdff$1064 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1227$405_Y, Q = \r12_firq).
Adding EN signal on $procdff$1065 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1242$440_Y, Q = \r13_firq).
Adding EN signal on $procdff$1066 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:1243$445_Y, Q = \r14_firq).
Adding EN signal on $procdff$1067 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:588$145_Y, Q = \o_copro_write_data).
Adding EN signal on $procdff$1068 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:588$145_Y, Q = \o_write_data).
Adding EN signal on $procdff$1069 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:491$90_Y, Q = \o_iaddress).
Adding EN signal on $procdff$1070 ($dff) from module a25_execute (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:648$219_Y, Q = \o_iaddress_valid).
Adding EN signal on $procdff$1071 ($dff) from module a25_execute (D = \o_daddress_nxt, Q = \o_daddress).
Adding EN signal on $procdff$1072 ($dff) from module a25_execute (D = \daddress_valid_nxt, Q = \o_daddress_valid).
Adding EN signal on $procdff$1073 ($dff) from module a25_execute (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:509$102_Y, Q = \o_adex).
Adding EN signal on $procdff$1074 ($dff) from module a25_execute (D = \priviledged_nxt, Q = \o_priviledged).
Adding EN signal on $procdff$1075 ($dff) from module a25_execute (D = \i_decode_exclusive, Q = \o_exclusive).
Adding EN signal on $procdff$1076 ($dff) from module a25_execute (D = \write_enable_nxt, Q = \o_write_enable).
Adding EN signal on $procdff$1077 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:574$143_Y, Q = \o_byte_enable).
Adding SRST signal on $auto$ff.cc:262:slice$1207 ($dffe) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:575$142_Y, Q = \o_byte_enable, rval = 4'1111).
Adding EN signal on $procdff$1078 ($dff) from module a25_execute (D = { \i_decode_load_rd [7:6] $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:675$235_Y \i_decode_load_rd [4:0] }, Q = \o_exec_load_rd).
Adding SRST signal on $auto$ff.cc:262:slice$1209 ($dffe) from module a25_execute (D = \status_bits_mode, Q = \o_exec_load_rd [6:5], rval = 2'00).
Adding EN signal on $procdff$1079 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:384$18_Y [3:2], Q = \status_bits_flags [3:2]).
Adding EN signal on $procdff$1079 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:384$18_Y [1:0], Q = \status_bits_flags [1:0]).
Adding EN signal on $procdff$1080 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:391$23_Y, Q = \status_bits_mode).
Adding EN signal on $procdff$1081 ($dff) from module a25_execute (D = \status_bits_mode_rds_oh_nxt, Q = \status_bits_mode_rds_oh).
Adding EN signal on $procdff$1082 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:420$42_Y, Q = \status_bits_irq_mask).
Adding EN signal on $procdff$1083 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:425$47_Y, Q = \status_bits_firq_mask).
Adding EN signal on $procdff$1084 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:653$222_Y, Q = \base_address).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_shifter_full..
Finding unused cells or wires in module \a25_shifter_quick..
Finding unused cells or wires in module \a25_barrel_shift..
Finding unused cells or wires in module \a25_alu..
Finding unused cells or wires in module \a25_multiply..
Finding unused cells or wires in module \a25_register_bank..
Finding unused cells or wires in module \a25_execute..
Removed 29 unused cells and 438 unused wires.
<suppressed ~38 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_alu.
Optimizing module a25_barrel_shift.
Optimizing module a25_execute.
<suppressed ~1 debug messages>
Optimizing module a25_multiply.
<suppressed ~2 debug messages>
Optimizing module a25_register_bank.
<suppressed ~27 debug messages>
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_barrel_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_multiply..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_full..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_quick..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_alu.
  Optimizing cells in module \a25_barrel_shift.
  Optimizing cells in module \a25_execute.
  Optimizing cells in module \a25_multiply.
  Optimizing cells in module \a25_register_bank.
  Optimizing cells in module \a25_shifter_full.
  Optimizing cells in module \a25_shifter_quick.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_alu'.
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_execute'.
Finding identical cells in module `\a25_multiply'.
<suppressed ~15 debug messages>
Finding identical cells in module `\a25_register_bank'.
Finding identical cells in module `\a25_shifter_full'.
Finding identical cells in module `\a25_shifter_quick'.
Removed a total of 5 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$1219 ($dffe) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v:410$36_Y, Q = \status_bits_mode_rds_oh, rval = 4'0001).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_alu..
Finding unused cells or wires in module \a25_barrel_shift..
Finding unused cells or wires in module \a25_execute..
Finding unused cells or wires in module \a25_multiply..
Finding unused cells or wires in module \a25_register_bank..
Finding unused cells or wires in module \a25_shifter_full..
Finding unused cells or wires in module \a25_shifter_quick..
Removed 1 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_alu.
Optimizing module a25_barrel_shift.
Optimizing module a25_execute.
Optimizing module a25_multiply.
Optimizing module a25_register_bank.
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_barrel_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_multiply..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_full..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_quick..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_alu.
  Optimizing cells in module \a25_barrel_shift.
  Optimizing cells in module \a25_execute.
  Optimizing cells in module \a25_multiply.
  Optimizing cells in module \a25_register_bank.
  Optimizing cells in module \a25_shifter_full.
  Optimizing cells in module \a25_shifter_quick.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_alu'.
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_execute'.
Finding identical cells in module `\a25_multiply'.
Finding identical cells in module `\a25_register_bank'.
Finding identical cells in module `\a25_shifter_full'.
Finding identical cells in module `\a25_shifter_quick'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_alu..
Finding unused cells or wires in module \a25_barrel_shift..
Finding unused cells or wires in module \a25_execute..
Finding unused cells or wires in module \a25_multiply..
Finding unused cells or wires in module \a25_register_bank..
Finding unused cells or wires in module \a25_shifter_full..
Finding unused cells or wires in module \a25_shifter_quick..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_alu.
Optimizing module a25_barrel_shift.
Optimizing module a25_execute.
Optimizing module a25_multiply.
Optimizing module a25_register_bank.
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== a25_alu ===

   Number of wires:                 56
   Number of wire bits:            786
   Number of public wires:          27
   Number of public wire bits:     477
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $add                           66
     $and                           32
     $eq                            30
     $logic_and                      5
     $logic_not                      9
     $logic_or                       1
     $mux                          355
     $not                           33
     $or                            32
     $reduce_or                     32
     $xor                           32

=== a25_barrel_shift ===

   Number of wires:                 18
   Number of wire bits:            181
   Number of public wires:          16
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and                            1
     $dff                           34
     $logic_not                      1
     $mux                           33
     $reduce_or                      6

=== a25_execute ===

   Number of wires:                316
   Number of wire bits:           2563
   Number of public wires:         140
   Number of public wire bits:    1520
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                250
     $add                          128
     $and                           41
     $dff                           36
     $dffe                         181
     $eq                           173
     $logic_and                     37
     $logic_not                     38
     $logic_or                      26
     $mux                         1395
     $ne                             1
     $not                            5
     $reduce_and                     2
     $reduce_bool                   10
     $reduce_or                      6
     $sdffce                        10
     $sub                           32

=== a25_multiply ===

   Number of wires:                 46
   Number of wire bits:            665
   Number of public wires:          21
   Number of public wire bits:     425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                          107
     $dffe                          39
     $eq                            22
     $le                             6
     $logic_and                      3
     $logic_not                     39
     $logic_or                       1
     $mux                          290
     $ne                             3
     $not                           35
     $reduce_and                     9
     $reduce_bool                    3
     $sdffce                        36

=== a25_register_bank ===

   Number of wires:                314
   Number of wire bits:           5009
   Number of public wires:          91
   Number of public wire bits:    2012
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                280
     $and                           33
     $dffe                         856
     $eq                           244
     $logic_and                     36
     $logic_not                     23
     $mux                         3376
     $ne                             2
     $not                            2
     $pmux                          79
     $reduce_bool                   54

=== a25_shifter_full ===

   Number of wires:                210
   Number of wire bits:           4632
   Number of public wires:          11
   Number of public wire bits:     209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $eq                           410
     $logic_not                     15
     $mux                         4521

=== a25_shifter_quick ===

   Number of wires:                 34
   Number of wire bits:            680
   Number of public wires:          11
   Number of public wire bits:     209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $eq                            24
     $logic_not                     12
     $mux                          627

=== design hierarchy ===

   a25_execute                       1
     a25_alu                         0
     a25_barrel_shift                0
       a25_shifter_full              0
       a25_shifter_quick             0
     a25_multiply                    0
     a25_register_bank               0

   Number of wires:                316
   Number of wire bits:           2563
   Number of public wires:         140
   Number of public wire bits:    1520
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                250
     $add                          128
     $and                           41
     $dff                           36
     $dffe                         181
     $eq                           173
     $logic_and                     37
     $logic_not                     38
     $logic_or                      26
     $mux                         1395
     $ne                             1
     $not                            5
     $reduce_and                     2
     $reduce_bool                   10
     $reduce_or                      6
     $sdffce                        10
     $sub                           32

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 52b190922e, CPU: user 0.86s system 0.00s, MEM: 23.46 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 5x opt_expr (0 sec), 17% 3x opt_clean (0 sec), ...
