 ** Message System Log
 ** Database: 
 ** Date:   Fri Aug 02 15:26:14 2019


****************
Macro Parameters
****************

Name                            : UART_fifo
Family                          : PA3LC
Output Format                   : VERILOG
Type                            : SOFTFIFO
Write Enable                    : Active Low
Read Clock                      : Rising
Write Clock                     : Rising
Reset                           : Active Low
Read Enable                     : Active Low
Write Depth                     : 16
Write Width                     : 16
Read Depth                      : 16
Read Width                      : 16
Almost Full                     : 65536
Almost Empty                    : 65536
Clocks                          : Single Read/Write Clock
AEFlag                          : None
AFFlag                          : None
Read Pipe Mode1                 : No Pipe
Optimized for                   : Speed
Prevent Read When Empty         : Yes
Prevent Write When Full         : Yes
Write Acknowledge               : No
Data Valid                      : No
Overflow                        : No
Underflow                       : No
Read Data Count                 : No
Write Data Count                : No
Standalone Controller           : False
Initialize RAM                  : False
Portname DataIn                 : din
Portname DataOut                : dout
Portname AE Port                : AEVAL
Portname AF Port                : AFVAL
Portname Write En               : wr_en
Portname Read En                : rd_en
Portname WClock                 :
Portname RClock                 :
Portname AE Flag                : AEMPTY
Portname AF Flag                : AFULL
Portname Full Flag              : full
Portname Empty Flag             : empty
Portname Reset                  : rst
Portname Write Acknowledge      : WACK
Portname Data Valid             : DVLD
Portname Overflow               : OVERFLOW
Portname Underflow              : UNDERFLOW
Portname Read Count             : RDCNT
Portname Write Count            : WRCNT
Portname Memory Write Address   :
Portname Memory Read Address    :
Portname Memory Write Enable    :
Portname Memory Read Enable     :
Portname Clock                  : clk

Cascade Configuration:
     Write Port configuration   : 256x18
     Read Port configuration    : 256x18
     Number of blocks depth wise: 1
     Number of blocks width wise: 1

**************
Compile Report
**************

Warning:  CMP503: Remapped 16 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE pin on the enable flip-flop is not being driven by a global net.

Netlist Resource Report
=======================

    CORE                       Used:    117  Total:  24576   (0.48%)
    IO (W/ clocks)             Used:      0  Total:    154   (0.00%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      1  Total:     32   (3.13%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to D:/FPGA/a3p1000_spi/smartgen\UART_fifo\UART_fifo.v.

 ** Log Ended:   Fri Aug 02 15:26:14 2019

