{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423114484105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423114484121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 04 21:34:43 2015 " "Processing started: Wed Feb 04 21:34:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423114484121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423114484121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423114484121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423114485182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.sv 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423114504510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423114504510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423114504526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423114504526 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "bnot 0 CS141L.sv(19) " "Verilog HDL error at CS141L.sv(19): function or task \"bnot\" must have 0 arguments" {  } { { "CS141L.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.sv" 19 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Quartus II" 0 -1 1423114504526 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "band 0 CS141L.sv(20) " "Verilog HDL error at CS141L.sv(20): function or task \"band\" must have 0 arguments" {  } { { "CS141L.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.sv" 20 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Quartus II" 0 -1 1423114504526 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "xOr 4 CS141L.sv(21) " "Verilog HDL error at CS141L.sv(21): function or task \"xOr\" must have 4 arguments" {  } { { "CS141L.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.sv" 21 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Quartus II" 0 -1 1423114504526 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "lessThan 0 CS141L.sv(22) " "Verilog HDL error at CS141L.sv(22): function or task \"lessThan\" must have 0 arguments" {  } { { "CS141L.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.sv" 22 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Quartus II" 0 -1 1423114504526 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "shiftRight 4 CS141L.sv(24) " "Verilog HDL error at CS141L.sv(24): function or task \"shiftRight\" must have 4 arguments" {  } { { "CS141L.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project2/CS141L.sv" 24 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Quartus II" 0 -1 1423114504526 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423114504666 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 04 21:35:04 2015 " "Processing ended: Wed Feb 04 21:35:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423114504666 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423114504666 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423114504666 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423114504666 ""}
