<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/libm-0.2.15/src/math/arch/x86/detect.rs`."><title>detect.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../../../../" data-static-root-path="../../../../../static.files/" data-current-crate="libm" data-themes="" data-resource-suffix="" data-rustdoc-version="1.92.0-nightly (975e6c8fe 2025-09-23)" data-channel="nightly" data-search-js="search-e256b49e.js" data-stringdex-js="stringdex-061df703.js" data-settings-js="settings-c38705f0.js" ><script src="../../../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../src-files.js"></script><script defer src="../../../../../static.files/main-ce535bd0.js"></script><noscript><link rel="stylesheet" href="../../../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">libm/math/arch/x86/</div>detect.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="comment">// Using runtime feature detection requires atomics. Currently there are no x86 targets
<a href=#2 id=2 data-nosnippet>2</a>// that support sse but not `AtomicPtr`.
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a></span><span class="attr">#[cfg(target_arch = <span class="string">"x86"</span>)]
<a href=#5 id=5 data-nosnippet>5</a></span><span class="kw">use </span>core::arch::x86::{__cpuid, __cpuid_count, _xgetbv, CpuidResult};
<a href=#6 id=6 data-nosnippet>6</a><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#7 id=7 data-nosnippet>7</a></span><span class="kw">use </span>core::arch::x86_64::{<a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/fn.__cpuid.html">__cpuid</a>, <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/fn.__cpuid_count.html">__cpuid_count</a>, <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/xsave/fn._xgetbv.html">_xgetbv</a>, <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/struct.CpuidResult.html">CpuidResult</a>};
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="kw">use </span><span class="kw">crate</span>::support::feature_detect::{<a href="../../support/feature_detect.rs.html#86">Flags</a>, <a href="../../support/feature_detect.rs.html#127-149">get_or_init_flags_cache</a>, <a href="../../support/feature_detect.rs.html#11-29">unique_masks</a>};
<a href=#10 id=10 data-nosnippet>10</a>
<a href=#11 id=11 data-nosnippet>11</a><span class="doccomment">/// CPU features that get cached (doesn't correlate to anything on the CPU).
<a href=#12 id=12 data-nosnippet>12</a></span><span class="kw">pub mod </span>cpu_flags {
<a href=#13 id=13 data-nosnippet>13</a>    <span class="kw">use </span><a href="../../support/feature_detect.rs.html#11-29"><span class="kw">super</span>::unique_masks</a>;
<a href=#14 id=14 data-nosnippet>14</a>
<a href=#15 id=15 data-nosnippet>15</a>    <a class="macro" href="../../support/feature_detect.rs.html#11-29">unique_masks!</a> {
<a href=#16 id=16 data-nosnippet>16</a>        <a href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>,
<a href=#17 id=17 data-nosnippet>17</a>        SSE3,
<a href=#18 id=18 data-nosnippet>18</a>        F16C,
<a href=#19 id=19 data-nosnippet>19</a>        SSE,
<a href=#20 id=20 data-nosnippet>20</a>        SSE2,
<a href=#21 id=21 data-nosnippet>21</a>        ERMSB,
<a href=#22 id=22 data-nosnippet>22</a>        MOVRS,
<a href=#23 id=23 data-nosnippet>23</a>        FMA,
<a href=#24 id=24 data-nosnippet>24</a>        FMA4,
<a href=#25 id=25 data-nosnippet>25</a>        AVX512FP16,
<a href=#26 id=26 data-nosnippet>26</a>        AVX512BF16,
<a href=#27 id=27 data-nosnippet>27</a>    }
<a href=#28 id=28 data-nosnippet>28</a>}
<a href=#29 id=29 data-nosnippet>29</a>
<a href=#30 id=30 data-nosnippet>30</a><span class="doccomment">/// Get CPU features, loading from a cache if available.
<a href=#31 id=31 data-nosnippet>31</a></span><span class="kw">pub fn </span>get_cpu_features() -&gt; <a href="../../support/feature_detect.rs.html#86">Flags</a> {
<a href=#32 id=32 data-nosnippet>32</a>    <span class="kw">use </span><a href="https://doc.rust-lang.org/nightly/core/sync/atomic/struct.AtomicU32.html">core::sync::atomic::AtomicU32</a>;
<a href=#33 id=33 data-nosnippet>33</a>    <span class="kw">static </span>CACHE: <a href="https://doc.rust-lang.org/nightly/core/sync/atomic/struct.AtomicU32.html">AtomicU32</a> = <a href="https://doc.rust-lang.org/nightly/core/sync/atomic/struct.AtomicU32.html#method.new">AtomicU32::new</a>(<span class="number">0</span>);
<a href=#34 id=34 data-nosnippet>34</a>    <a href="../../support/feature_detect.rs.html#127-149">get_or_init_flags_cache</a>(<span class="kw-2">&amp;</span><a href="#33">CACHE</a>, <a href="#42-195">load_x86_features</a>)
<a href=#35 id=35 data-nosnippet>35</a>}
<a href=#36 id=36 data-nosnippet>36</a>
<a href=#37 id=37 data-nosnippet>37</a><span class="doccomment">/// Read from cpuid and translate to a `Flags` instance, using `cpu_flags`.
<a href=#38 id=38 data-nosnippet>38</a>///
<a href=#39 id=39 data-nosnippet>39</a>/// Implementation is taken from [std-detect][std-detect].
<a href=#40 id=40 data-nosnippet>40</a>///
<a href=#41 id=41 data-nosnippet>41</a>/// [std-detect]: https://github.com/rust-lang/stdarch/blob/690b3a6334d482874163bd6fcef408e0518febe9/crates/std_detect/src/detect/os/x86.rs#L142
<a href=#42 id=42 data-nosnippet>42</a></span><span class="kw">fn </span>load_x86_features() -&gt; <a href="../../support/feature_detect.rs.html#86">Flags</a> {
<a href=#43 id=43 data-nosnippet>43</a>    <span class="kw">let </span><span class="kw-2">mut </span>value = <a href="../../support/feature_detect.rs.html#91-93">Flags::empty</a>();
<a href=#44 id=44 data-nosnippet>44</a>
<a href=#45 id=45 data-nosnippet>45</a>    <span class="kw">if </span><a class="macro" href="https://doc.rust-lang.org/nightly/core/macro.cfg.html">cfg!</a>(target_env = <span class="string">"sgx"</span>) {
<a href=#46 id=46 data-nosnippet>46</a>        <span class="comment">// doesn't support this because it is untrusted data
<a href=#47 id=47 data-nosnippet>47</a>        </span><span class="kw">return </span><a href="../../support/feature_detect.rs.html#91-93">Flags::empty</a>();
<a href=#48 id=48 data-nosnippet>48</a>    }
<a href=#49 id=49 data-nosnippet>49</a>
<a href=#50 id=50 data-nosnippet>50</a>    <span class="comment">// Calling `__cpuid`/`__cpuid_count` from here on is safe because the CPU
<a href=#51 id=51 data-nosnippet>51</a>    // has `cpuid` support.
<a href=#52 id=52 data-nosnippet>52</a>
<a href=#53 id=53 data-nosnippet>53</a>    // 0. EAX = 0: Basic Information:
<a href=#54 id=54 data-nosnippet>54</a>    // - EAX returns the "Highest Function Parameter", that is, the maximum leaf
<a href=#55 id=55 data-nosnippet>55</a>    //   value for subsequent calls of `cpuinfo` in range [0, 0x8000_0000].
<a href=#56 id=56 data-nosnippet>56</a>    // - The vendor ID is stored in 12 u8 ascii chars, returned in EBX, EDX, and ECX
<a href=#57 id=57 data-nosnippet>57</a>    //   (in that order)
<a href=#58 id=58 data-nosnippet>58</a>    </span><span class="kw">let </span><span class="kw-2">mut </span>vendor_id = [<span class="number">0u8</span>; <span class="number">12</span>];
<a href=#59 id=59 data-nosnippet>59</a>    <span class="kw">let </span>max_basic_leaf;
<a href=#60 id=60 data-nosnippet>60</a>    <span class="kw">unsafe </span>{
<a href=#61 id=61 data-nosnippet>61</a>        <span class="kw">let </span><a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/struct.CpuidResult.html">CpuidResult</a> { eax, ebx, ecx, edx } = <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/fn.__cpuid.html">__cpuid</a>(<span class="number">0</span>);
<a href=#62 id=62 data-nosnippet>62</a>        <a href="#59">max_basic_leaf</a> = <a href="#61">eax</a>;
<a href=#63 id=63 data-nosnippet>63</a>        <a href="#58">vendor_id</a>[<span class="number">0</span>..<span class="number">4</span>].<a href="https://doc.rust-lang.org/nightly/core/foreigntype.slice.html#method.copy_from_slice">copy_from_slice</a>(<span class="kw-2">&amp;</span><a href="#61">ebx</a>.<a href="https://doc.rust-lang.org/nightly/core/foreigntype.num.html#method.to_ne_bytes">to_ne_bytes</a>());
<a href=#64 id=64 data-nosnippet>64</a>        <a href="#58">vendor_id</a>[<span class="number">4</span>..<span class="number">8</span>].<a href="https://doc.rust-lang.org/nightly/core/foreigntype.slice.html#method.copy_from_slice">copy_from_slice</a>(<span class="kw-2">&amp;</span><a href="#61">edx</a>.<a href="https://doc.rust-lang.org/nightly/core/foreigntype.num.html#method.to_ne_bytes">to_ne_bytes</a>());
<a href=#65 id=65 data-nosnippet>65</a>        <a href="#58">vendor_id</a>[<span class="number">8</span>..<span class="number">12</span>].<a href="https://doc.rust-lang.org/nightly/core/foreigntype.slice.html#method.copy_from_slice">copy_from_slice</a>(<span class="kw-2">&amp;</span><a href="#61">ecx</a>.<a href="https://doc.rust-lang.org/nightly/core/foreigntype.num.html#method.to_ne_bytes">to_ne_bytes</a>());
<a href=#66 id=66 data-nosnippet>66</a>    }
<a href=#67 id=67 data-nosnippet>67</a>
<a href=#68 id=68 data-nosnippet>68</a>    <span class="kw">if </span><a href="#59">max_basic_leaf</a> &lt; <span class="number">1 </span>{
<a href=#69 id=69 data-nosnippet>69</a>        <span class="comment">// Earlier Intel 486, CPUID not implemented
<a href=#70 id=70 data-nosnippet>70</a>        </span><span class="kw">return </span><a href="#43">value</a>;
<a href=#71 id=71 data-nosnippet>71</a>    }
<a href=#72 id=72 data-nosnippet>72</a>
<a href=#73 id=73 data-nosnippet>73</a>    <span class="comment">// EAX = 1, ECX = 0: Queries "Processor Info and Feature Bits";
<a href=#74 id=74 data-nosnippet>74</a>    // Contains information about most x86 features.
<a href=#75 id=75 data-nosnippet>75</a>    </span><span class="kw">let </span><a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/struct.CpuidResult.html">CpuidResult</a> { ecx, edx, .. } = <span class="kw">unsafe </span>{ <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/fn.__cpuid.html">__cpuid</a>(<span class="number">0x0000_0001_u32</span>) };
<a href=#76 id=76 data-nosnippet>76</a>    <span class="kw">let </span>proc_info_ecx = <a href="../../support/feature_detect.rs.html#96-98">Flags::from_bits</a>(<a href="#75">ecx</a>);
<a href=#77 id=77 data-nosnippet>77</a>    <span class="kw">let </span>proc_info_edx = <a href="../../support/feature_detect.rs.html#96-98">Flags::from_bits</a>(<a href="#75">edx</a>);
<a href=#78 id=78 data-nosnippet>78</a>
<a href=#79 id=79 data-nosnippet>79</a>    <span class="comment">// EAX = 7: Queries "Extended Features";
<a href=#80 id=80 data-nosnippet>80</a>    // Contains information about bmi,bmi2, and avx2 support.
<a href=#81 id=81 data-nosnippet>81</a>    </span><span class="kw">let </span><span class="kw-2">mut </span>extended_features_ebx = <a href="../../support/feature_detect.rs.html#91-93">Flags::empty</a>();
<a href=#82 id=82 data-nosnippet>82</a>    <span class="kw">let </span><span class="kw-2">mut </span>extended_features_edx = <a href="../../support/feature_detect.rs.html#91-93">Flags::empty</a>();
<a href=#83 id=83 data-nosnippet>83</a>    <span class="kw">let </span><span class="kw-2">mut </span>extended_features_eax_leaf_1 = <a href="../../support/feature_detect.rs.html#91-93">Flags::empty</a>();
<a href=#84 id=84 data-nosnippet>84</a>    <span class="kw">if </span><a href="#59">max_basic_leaf</a> &gt;= <span class="number">7 </span>{
<a href=#85 id=85 data-nosnippet>85</a>        <span class="kw">let </span><a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/struct.CpuidResult.html">CpuidResult</a> { ebx, edx, .. } = <span class="kw">unsafe </span>{ <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/fn.__cpuid.html">__cpuid</a>(<span class="number">0x0000_0007_u32</span>) };
<a href=#86 id=86 data-nosnippet>86</a>        <a href="#81">extended_features_ebx</a> = <a href="../../support/feature_detect.rs.html#96-98">Flags::from_bits</a>(<a href="#85">ebx</a>);
<a href=#87 id=87 data-nosnippet>87</a>        <a href="#82">extended_features_edx</a> = <a href="../../support/feature_detect.rs.html#96-98">Flags::from_bits</a>(<a href="#85">edx</a>);
<a href=#88 id=88 data-nosnippet>88</a>
<a href=#89 id=89 data-nosnippet>89</a>        <span class="kw">let </span><a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/struct.CpuidResult.html">CpuidResult</a> { eax, .. } = <span class="kw">unsafe </span>{ <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/fn.__cpuid_count.html">__cpuid_count</a>(<span class="number">0x0000_0007_u32</span>, <span class="number">0x0000_0001_u32</span>) };
<a href=#90 id=90 data-nosnippet>90</a>        <a href="#83">extended_features_eax_leaf_1</a> = <a href="../../support/feature_detect.rs.html#96-98">Flags::from_bits</a>(<a href="#89">eax</a>)
<a href=#91 id=91 data-nosnippet>91</a>    }
<a href=#92 id=92 data-nosnippet>92</a>
<a href=#93 id=93 data-nosnippet>93</a>    <span class="comment">// EAX = 0x8000_0000, ECX = 0: Get Highest Extended Function Supported
<a href=#94 id=94 data-nosnippet>94</a>    // - EAX returns the max leaf value for extended information, that is,
<a href=#95 id=95 data-nosnippet>95</a>    //   `cpuid` calls in range [0x8000_0000; u32::MAX]:
<a href=#96 id=96 data-nosnippet>96</a>    </span><span class="kw">let </span>extended_max_basic_leaf = <span class="kw">unsafe </span>{ <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/fn.__cpuid.html">__cpuid</a>(<span class="number">0x8000_0000_u32</span>) }.eax;
<a href=#97 id=97 data-nosnippet>97</a>
<a href=#98 id=98 data-nosnippet>98</a>    <span class="comment">// EAX = 0x8000_0001, ECX=0: Queries "Extended Processor Info and Feature Bits"
<a href=#99 id=99 data-nosnippet>99</a>    </span><span class="kw">let </span><span class="kw-2">mut </span>extended_proc_info_ecx = <a href="../../support/feature_detect.rs.html#91-93">Flags::empty</a>();
<a href=#100 id=100 data-nosnippet>100</a>    <span class="kw">if </span><a href="#96">extended_max_basic_leaf</a> &gt;= <span class="number">1 </span>{
<a href=#101 id=101 data-nosnippet>101</a>        <span class="kw">let </span><a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/struct.CpuidResult.html">CpuidResult</a> { ecx, .. } = <span class="kw">unsafe </span>{ <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/cpuid/fn.__cpuid.html">__cpuid</a>(<span class="number">0x8000_0001_u32</span>) };
<a href=#102 id=102 data-nosnippet>102</a>        <a href="#99">extended_proc_info_ecx</a> = <a href="../../support/feature_detect.rs.html#96-98">Flags::from_bits</a>(<a href="#101">ecx</a>);
<a href=#103 id=103 data-nosnippet>103</a>    }
<a href=#104 id=104 data-nosnippet>104</a>
<a href=#105 id=105 data-nosnippet>105</a>    <span class="kw">let </span><span class="kw-2">mut </span>enable = |regflags: <a href="../../support/feature_detect.rs.html#86">Flags</a>, regbit, flag| {
<a href=#106 id=106 data-nosnippet>106</a>        <span class="kw">if </span><a href="#105">regflags</a>.<a href="../../support/feature_detect.rs.html#116-119">test_nth</a>(<a href="#105">regbit</a>) {
<a href=#107 id=107 data-nosnippet>107</a>            <a href="#43">value</a>.<a href="../../support/feature_detect.rs.html#106-108">insert</a>(<a href="#105">flag</a>);
<a href=#108 id=108 data-nosnippet>108</a>        }
<a href=#109 id=109 data-nosnippet>109</a>    };
<a href=#110 id=110 data-nosnippet>110</a>
<a href=#111 id=111 data-nosnippet>111</a>    <a href="#105">enable</a>(<a href="#76">proc_info_ecx</a>, <span class="number">0</span>, <a href="#15-27">cpu_flags::SSE3</a>);
<a href=#112 id=112 data-nosnippet>112</a>    <a href="#105">enable</a>(<a href="#76">proc_info_ecx</a>, <span class="number">29</span>, <a href="#15-27">cpu_flags::F16C</a>);
<a href=#113 id=113 data-nosnippet>113</a>    <a href="#105">enable</a>(<a href="#77">proc_info_edx</a>, <span class="number">25</span>, <a href="#15-27">cpu_flags::SSE</a>);
<a href=#114 id=114 data-nosnippet>114</a>    <a href="#105">enable</a>(<a href="#77">proc_info_edx</a>, <span class="number">26</span>, <a href="#15-27">cpu_flags::SSE2</a>);
<a href=#115 id=115 data-nosnippet>115</a>    <a href="#105">enable</a>(<a href="#81">extended_features_ebx</a>, <span class="number">9</span>, <a href="#15-27">cpu_flags::ERMSB</a>);
<a href=#116 id=116 data-nosnippet>116</a>    <a href="#105">enable</a>(<a href="#83">extended_features_eax_leaf_1</a>, <span class="number">31</span>, <a href="#15-27">cpu_flags::MOVRS</a>);
<a href=#117 id=117 data-nosnippet>117</a>
<a href=#118 id=118 data-nosnippet>118</a>    <span class="comment">// `XSAVE` and `AVX` support:
<a href=#119 id=119 data-nosnippet>119</a>    </span><span class="kw">let </span>cpu_xsave = <a href="#76">proc_info_ecx</a>.<a href="../../support/feature_detect.rs.html#116-119">test_nth</a>(<span class="number">26</span>);
<a href=#120 id=120 data-nosnippet>120</a>    <span class="kw">if </span><a href="#119">cpu_xsave</a> {
<a href=#121 id=121 data-nosnippet>121</a>        <span class="comment">// 0. Here the CPU supports `XSAVE`.
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a>        // 1. Detect `OSXSAVE`, that is, whether the OS is AVX enabled and
<a href=#124 id=124 data-nosnippet>124</a>        //    supports saving the state of the AVX/AVX2 vector registers on
<a href=#125 id=125 data-nosnippet>125</a>        //    context-switches, see:
<a href=#126 id=126 data-nosnippet>126</a>        //
<a href=#127 id=127 data-nosnippet>127</a>        // - [intel: is avx enabled?][is_avx_enabled],
<a href=#128 id=128 data-nosnippet>128</a>        // - [mozilla: sse.cpp][mozilla_sse_cpp].
<a href=#129 id=129 data-nosnippet>129</a>        //
<a href=#130 id=130 data-nosnippet>130</a>        // [is_avx_enabled]: https://software.intel.com/en-us/blogs/2011/04/14/is-avx-enabled
<a href=#131 id=131 data-nosnippet>131</a>        // [mozilla_sse_cpp]: https://hg.mozilla.org/mozilla-central/file/64bab5cbb9b6/mozglue/build/SSE.cpp#l190
<a href=#132 id=132 data-nosnippet>132</a>        </span><span class="kw">let </span>cpu_osxsave = <a href="#76">proc_info_ecx</a>.<a href="../../support/feature_detect.rs.html#116-119">test_nth</a>(<span class="number">27</span>);
<a href=#133 id=133 data-nosnippet>133</a>
<a href=#134 id=134 data-nosnippet>134</a>        <span class="kw">if </span><a href="#132">cpu_osxsave</a> {
<a href=#135 id=135 data-nosnippet>135</a>            <span class="comment">// 2. The OS must have signaled the CPU that it supports saving and
<a href=#136 id=136 data-nosnippet>136</a>            // restoring the:
<a href=#137 id=137 data-nosnippet>137</a>            //
<a href=#138 id=138 data-nosnippet>138</a>            // * SSE -&gt; `XCR0.SSE[1]`
<a href=#139 id=139 data-nosnippet>139</a>            // * AVX -&gt; `XCR0.AVX[2]`
<a href=#140 id=140 data-nosnippet>140</a>            // * AVX-512 -&gt; `XCR0.AVX-512[7:5]`.
<a href=#141 id=141 data-nosnippet>141</a>            // * AMX -&gt; `XCR0.AMX[18:17]`
<a href=#142 id=142 data-nosnippet>142</a>            //
<a href=#143 id=143 data-nosnippet>143</a>            // by setting the corresponding bits of `XCR0` to `1`.
<a href=#144 id=144 data-nosnippet>144</a>            //
<a href=#145 id=145 data-nosnippet>145</a>            // This is safe because the CPU supports `xsave` and the OS has set `osxsave`.
<a href=#146 id=146 data-nosnippet>146</a>            </span><span class="kw">let </span>xcr0 = <span class="kw">unsafe </span>{ <a href="https://doc.rust-lang.org/nightly/core/core_arch/x86/xsave/fn._xgetbv.html">_xgetbv</a>(<span class="number">0</span>) };
<a href=#147 id=147 data-nosnippet>147</a>            <span class="comment">// Test `XCR0.SSE[1]` and `XCR0.AVX[2]` with the mask `0b110 == 6`:
<a href=#148 id=148 data-nosnippet>148</a>            </span><span class="kw">let </span>os_avx_support = <a href="#146">xcr0</a> &amp; <span class="number">6 </span>== <span class="number">6</span>;
<a href=#149 id=149 data-nosnippet>149</a>            <span class="comment">// Test `XCR0.AVX-512[7:5]` with the mask `0b1110_0000 == 0xe0`:
<a href=#150 id=150 data-nosnippet>150</a>            </span><span class="kw">let </span>os_avx512_support = <a href="#146">xcr0</a> &amp; <span class="number">0xe0 </span>== <span class="number">0xe0</span>;
<a href=#151 id=151 data-nosnippet>151</a>
<a href=#152 id=152 data-nosnippet>152</a>            <span class="comment">// Only if the OS and the CPU support saving/restoring the AVX
<a href=#153 id=153 data-nosnippet>153</a>            // registers we enable `xsave` support:
<a href=#154 id=154 data-nosnippet>154</a>            </span><span class="kw">if </span><a href="#148">os_avx_support</a> {
<a href=#155 id=155 data-nosnippet>155</a>                <span class="comment">// See "13.3 ENABLING THE XSAVE FEATURE SET AND XSAVE-ENABLED
<a href=#156 id=156 data-nosnippet>156</a>                // FEATURES" in the "Intel® 64 and IA-32 Architectures Software
<a href=#157 id=157 data-nosnippet>157</a>                // Developer’s Manual, Volume 1: Basic Architecture":
<a href=#158 id=158 data-nosnippet>158</a>                //
<a href=#159 id=159 data-nosnippet>159</a>                // "Software enables the XSAVE feature set by setting
<a href=#160 id=160 data-nosnippet>160</a>                // CR4.OSXSAVE[bit 18] to 1 (e.g., with the MOV to CR4
<a href=#161 id=161 data-nosnippet>161</a>                // instruction). If this bit is 0, execution of any of XGETBV,
<a href=#162 id=162 data-nosnippet>162</a>                // XRSTOR, XRSTORS, XSAVE, XSAVEC, XSAVEOPT, XSAVES, and XSETBV
<a href=#163 id=163 data-nosnippet>163</a>                // causes an invalid-opcode exception (#UD)"
<a href=#164 id=164 data-nosnippet>164</a>
<a href=#165 id=165 data-nosnippet>165</a>                // FMA (uses 256-bit wide registers):
<a href=#166 id=166 data-nosnippet>166</a>                </span><a href="#105">enable</a>(<a href="#76">proc_info_ecx</a>, <span class="number">12</span>, <a href="#15-27">cpu_flags::FMA</a>);
<a href=#167 id=167 data-nosnippet>167</a>
<a href=#168 id=168 data-nosnippet>168</a>                <span class="comment">// For AVX-512 the OS also needs to support saving/restoring
<a href=#169 id=169 data-nosnippet>169</a>                // the extended state, only then we enable AVX-512 support:
<a href=#170 id=170 data-nosnippet>170</a>                </span><span class="kw">if </span><a href="#150">os_avx512_support</a> {
<a href=#171 id=171 data-nosnippet>171</a>                    <a href="#105">enable</a>(<a href="#82">extended_features_edx</a>, <span class="number">23</span>, <a href="#15-27">cpu_flags::AVX512FP16</a>);
<a href=#172 id=172 data-nosnippet>172</a>                    <a href="#105">enable</a>(<a href="#83">extended_features_eax_leaf_1</a>, <span class="number">5</span>, <a href="#15-27">cpu_flags::AVX512BF16</a>);
<a href=#173 id=173 data-nosnippet>173</a>                }
<a href=#174 id=174 data-nosnippet>174</a>            }
<a href=#175 id=175 data-nosnippet>175</a>        }
<a href=#176 id=176 data-nosnippet>176</a>    }
<a href=#177 id=177 data-nosnippet>177</a>
<a href=#178 id=178 data-nosnippet>178</a>    <span class="comment">// As Hygon Dhyana originates from AMD technology and shares most of the architecture with
<a href=#179 id=179 data-nosnippet>179</a>    // AMD's family 17h, but with different CPU Vendor ID("HygonGenuine")/Family series number
<a href=#180 id=180 data-nosnippet>180</a>    // (Family 18h).
<a href=#181 id=181 data-nosnippet>181</a>    //
<a href=#182 id=182 data-nosnippet>182</a>    // For CPUID feature bits, Hygon Dhyana(family 18h) share the same definition with AMD
<a href=#183 id=183 data-nosnippet>183</a>    // family 17h.
<a href=#184 id=184 data-nosnippet>184</a>    //
<a href=#185 id=185 data-nosnippet>185</a>    // Related AMD CPUID specification is https://www.amd.com/system/files/TechDocs/25481.pdf
<a href=#186 id=186 data-nosnippet>186</a>    // (AMD64 Architecture Programmer's Manual, Appendix E).
<a href=#187 id=187 data-nosnippet>187</a>    // Related Hygon kernel patch can be found on
<a href=#188 id=188 data-nosnippet>188</a>    // http://lkml.kernel.org/r/5ce86123a7b9dad925ac583d88d2f921040e859b.1538583282.git.puwen@hygon.cn
<a href=#189 id=189 data-nosnippet>189</a>    </span><span class="kw">if </span><a href="#58">vendor_id</a> == <span class="kw-2">*</span><span class="string">b"AuthenticAMD" </span>|| <a href="#58">vendor_id</a> == <span class="kw-2">*</span><span class="string">b"HygonGenuine" </span>{
<a href=#190 id=190 data-nosnippet>190</a>        <span class="comment">// These features are available on AMD arch CPUs:
<a href=#191 id=191 data-nosnippet>191</a>        </span><a href="#105">enable</a>(<a href="#99">extended_proc_info_ecx</a>, <span class="number">16</span>, <a href="#15-27">cpu_flags::FMA4</a>);
<a href=#192 id=192 data-nosnippet>192</a>    }
<a href=#193 id=193 data-nosnippet>193</a>
<a href=#194 id=194 data-nosnippet>194</a>    <a href="#43">value</a>
<a href=#195 id=195 data-nosnippet>195</a>}
<a href=#196 id=196 data-nosnippet>196</a>
<a href=#197 id=197 data-nosnippet>197</a><span class="attr">#[cfg(test)]
<a href=#198 id=198 data-nosnippet>198</a></span><span class="kw">mod </span>tests {
<a href=#199 id=199 data-nosnippet>199</a>    <span class="kw">extern crate </span>std;
<a href=#200 id=200 data-nosnippet>200</a>    <span class="kw">use </span>std::is_x86_feature_detected;
<a href=#201 id=201 data-nosnippet>201</a>
<a href=#202 id=202 data-nosnippet>202</a>    <span class="kw">use super</span>::<span class="kw-2">*</span>;
<a href=#203 id=203 data-nosnippet>203</a>
<a href=#204 id=204 data-nosnippet>204</a>    <span class="attr">#[test]
<a href=#205 id=205 data-nosnippet>205</a>    </span><span class="kw">fn </span>check_matches_std() {
<a href=#206 id=206 data-nosnippet>206</a>        <span class="kw">let </span>features = get_cpu_features();
<a href=#207 id=207 data-nosnippet>207</a>        <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..cpu_flags::ALL.len() {
<a href=#208 id=208 data-nosnippet>208</a>            <span class="kw">let </span>flag = cpu_flags::ALL[i];
<a href=#209 id=209 data-nosnippet>209</a>            <span class="kw">let </span>name = cpu_flags::NAMES[i];
<a href=#210 id=210 data-nosnippet>210</a>
<a href=#211 id=211 data-nosnippet>211</a>            <span class="kw">let </span>std_detected = <span class="kw">match </span>flag {
<a href=#212 id=212 data-nosnippet>212</a>                cpu_flags::SSE3 =&gt; <span class="macro">is_x86_feature_detected!</span>(<span class="string">"sse3"</span>),
<a href=#213 id=213 data-nosnippet>213</a>                cpu_flags::F16C =&gt; <span class="macro">is_x86_feature_detected!</span>(<span class="string">"f16c"</span>),
<a href=#214 id=214 data-nosnippet>214</a>                cpu_flags::SSE =&gt; <span class="macro">is_x86_feature_detected!</span>(<span class="string">"sse"</span>),
<a href=#215 id=215 data-nosnippet>215</a>                cpu_flags::SSE2 =&gt; <span class="macro">is_x86_feature_detected!</span>(<span class="string">"sse2"</span>),
<a href=#216 id=216 data-nosnippet>216</a>                cpu_flags::ERMSB =&gt; <span class="macro">is_x86_feature_detected!</span>(<span class="string">"ermsb"</span>),
<a href=#217 id=217 data-nosnippet>217</a>                cpu_flags::MOVRS =&gt; <span class="kw">continue</span>, <span class="comment">// only very recent support in std
<a href=#218 id=218 data-nosnippet>218</a>                </span>cpu_flags::FMA =&gt; <span class="macro">is_x86_feature_detected!</span>(<span class="string">"fma"</span>),
<a href=#219 id=219 data-nosnippet>219</a>                cpu_flags::FMA4 =&gt; <span class="kw">continue</span>, <span class="comment">// not yet supported in std
<a href=#220 id=220 data-nosnippet>220</a>                </span>cpu_flags::AVX512FP16 =&gt; <span class="macro">is_x86_feature_detected!</span>(<span class="string">"avx512fp16"</span>),
<a href=#221 id=221 data-nosnippet>221</a>                cpu_flags::AVX512BF16 =&gt; <span class="macro">is_x86_feature_detected!</span>(<span class="string">"avx512bf16"</span>),
<a href=#222 id=222 data-nosnippet>222</a>                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">"untested CPU flag {name}"</span>),
<a href=#223 id=223 data-nosnippet>223</a>            };
<a href=#224 id=224 data-nosnippet>224</a>
<a href=#225 id=225 data-nosnippet>225</a>            <span class="macro">assert_eq!</span>(
<a href=#226 id=226 data-nosnippet>226</a>                std_detected,
<a href=#227 id=227 data-nosnippet>227</a>                features.contains(flag),
<a href=#228 id=228 data-nosnippet>228</a>                <span class="string">"different flag {name}. flags: {features:?}"
<a href=#229 id=229 data-nosnippet>229</a>            </span>);
<a href=#230 id=230 data-nosnippet>230</a>        }
<a href=#231 id=231 data-nosnippet>231</a>    }
<a href=#232 id=232 data-nosnippet>232</a>}</code></pre></div></section></main></body></html>