
*** Running vivado
    with args -log Main_Process.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_Process.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Main_Process.tcl -notrace
Command: synth_design -top Main_Process -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 115029 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.477 ; gain = 86.914 ; free physical = 114 ; free virtual = 4287
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Process' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:46]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_decoder_0' of component 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:168]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (1#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Register_Bank' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:181]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_TO_8' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_TO_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-637] synthesizing blackbox instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_TO_8' (2#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_4_B' (3#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:116]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (4#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_0' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_1' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'buff_0' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_4_B' (5#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:40]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer_4_B.vhd:34' bound to instance 'buff_1' of component 'Tri_State_Buffer_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_4_B' (6#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_2' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:58]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_3' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:66]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_4' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:74]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_5' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:82]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_6' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:90]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux2_7' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_W_4_B' (7#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:37]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_1' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:211]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub' of component 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:224]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:70]
INFO: [Synth 8-638] synthesizing module 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:86]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (10#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux_2_W_4_B_0' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:235]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:34' bound to instance 'Adder_3_b' of component 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_3/LAB_3/LAB_3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (11#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_W_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:34' bound to instance 'Mux_2_w_3_b_0' of component 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:250]
INFO: [Synth 8-638] synthesizing module 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd:34' bound to instance 'buff_0' of component 'Tri_State_Buffer_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Tri_State_Buffer_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_Buffer_3_B' (12#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd:40]
INFO: [Synth 8-3491] module 'Tri_State_Buffer_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Tri_State_Buffer.vhd:34' bound to instance 'buff_1' of component 'Tri_State_Buffer_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_W_3_B' (13#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:258]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Reg_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:34' bound to instance 'Reg_0' of component 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Reg_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_3_B' (14#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Reg_3_B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (15#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Program_Rom' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:34' bound to instance 'Pro_rom' of component 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Program_Rom' (16#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'slow_clock' of component 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:270]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (17#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seg_display' of component 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:275]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (18#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/imports/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Main_Process' (19#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:46]
WARNING: [Synth 8-3917] design Main_Process has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_bit has unconnected port C_in
WARNING: [Synth 8-3331] design Mux_2_W_4_B has unconnected port EN
WARNING: [Synth 8-3331] design Add_Sub_Unit has unconnected port C_in
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1298.086 ; gain = 132.523 ; free physical = 177 ; free virtual = 4262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1298.086 ; gain = 132.523 ; free physical = 163 ; free virtual = 4263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.090 ; gain = 140.527 ; free physical = 156 ; free virtual = 4257
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1322.105 ; gain = 156.543 ; free physical = 144 ; free virtual = 4247
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg_4_B 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module Reg_3_B 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Program_Rom 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "slow_clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Main_Process has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Main_Process has port anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/R_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/R_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/R_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/R_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/R_reg[3]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/R_reg[2]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/R_reg[1]) is unused and will be removed from module Main_Process.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/R_reg[0]) is unused and will be removed from module Main_Process.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 146 ; free virtual = 4087
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 292 ; free virtual = 4234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 283 ; free virtual = 4229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 284 ; free virtual = 4223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 284 ; free virtual = 4223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 284 ; free virtual = 4223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 284 ; free virtual = 4223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 284 ; free virtual = 4223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 284 ; free virtual = 4223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |Decoder_2_to_4 |         2|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |Decoder_2_to_4_bbox_1 |     1|
|2     |Decoder_2_to_4_bbox_2 |     1|
|3     |BUFG                  |     2|
|4     |CARRY4                |     8|
|5     |LUT1                  |    10|
|6     |LUT2                  |   124|
|7     |LUT3                  |    14|
|8     |LUT4                  |    58|
|9     |LUT5                  |     7|
|10    |LUT6                  |     9|
|11    |FDCE                  |    31|
|12    |FDRE                  |    34|
|13    |IBUF                  |     2|
|14    |OBUF                  |    17|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   324|
|2     |  Program_Counter_0 |Program_Counter |    84|
|3     |    Reg_0           |Reg_3_B         |    84|
|4     |  Register_Bank_0   |Register_Bank   |   165|
|5     |    Decode_3_to_8_0 |Decoder_3_TO_8  |     9|
|6     |    Reg_1           |Reg_4_B         |    20|
|7     |    Reg_2           |Reg_4_B_0       |     4|
|8     |    Reg_3           |Reg_4_B_1       |    61|
|9     |    Reg_4           |Reg_4_B_2       |     4|
|10    |    Reg_5           |Reg_4_B_3       |    20|
|11    |    Reg_6           |Reg_4_B_4       |     4|
|12    |    Reg_7           |Reg_4_B_5       |    43|
|13    |  slow_clock        |Slow_Clk        |    54|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 284 ; free virtual = 4223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.223 ; gain = 265.660 ; free physical = 294 ; free virtual = 4229
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.230 ; gain = 265.660 ; free physical = 294 ; free virtual = 4229
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:53 . Memory (MB): peak = 1530.234 ; gain = 375.234 ; free physical = 199 ; free virtual = 4175
INFO: [Common 17-1381] The checkpoint '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/Main_Process.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_Process_utilization_synth.rpt -pb Main_Process_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1554.246 ; gain = 0.000 ; free physical = 190 ; free virtual = 4173
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 16:22:42 2024...
