#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Oct 26 16:48:48 2018
# Process ID: 40054
# Current directory: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/rgb2vga_0_synth_1
# Command line: vivado -log rgb2vga_0.vds -mode batch -messageDb vivado.pb -notrace -source rgb2vga_0.tcl
# Log file: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/rgb2vga_0_synth_1/rgb2vga_0.vds
# Journal file: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/rgb2vga_0_synth_1/vivado.jou
#-----------------------------------------------------------
source rgb2vga_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository '/home/carson/poly/cpe439/vivado-library-master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository '/home/carson/poly/cpe439/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/carson/poly/cpe439/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'rgb2vga_0' generated file not found '/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rgb2vga_0' generated file not found '/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rgb2vga_0' generated file not found '/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rgb2vga_0' generated file not found '/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rgb2vga_0' generated file not found '/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top rgb2vga_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40065 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 985.875 ; gain = 144.918 ; free physical = 1005 ; free virtual = 3988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2vga_0' [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/synth/rgb2vga_0.vhd:71]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rgb2vga' declared at '/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/src/rgb2vga.vhd:58' bound to instance 'U0' of component 'rgb2vga' [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/synth/rgb2vga_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rgb2vga' [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/src/rgb2vga.vhd:81]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rgb2vga' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'rgb2vga_0' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/synth/rgb2vga_0.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.250 ; gain = 184.293 ; free physical = 964 ; free virtual = 3948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.250 ; gain = 184.293 ; free physical = 964 ; free virtual = 3948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.254 ; gain = 192.297 ; free physical = 964 ; free virtual = 3948
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.262 ; gain = 200.305 ; free physical = 956 ; free virtual = 3940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb2vga 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1118.590 ; gain = 277.633 ; free physical = 886 ; free virtual = 3870
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.590 ; gain = 285.633 ; free physical = 879 ; free virtual = 3863
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.590 ; gain = 285.633 ; free physical = 879 ; free virtual = 3863

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/int_pData_reg[18] ) is unused and will be removed from module rgb2vga_0.
INFO: [Synth 8-3332] Sequential element (\U0/int_pData_reg[17] ) is unused and will be removed from module rgb2vga_0.
INFO: [Synth 8-3332] Sequential element (\U0/int_pData_reg[16] ) is unused and will be removed from module rgb2vga_0.
INFO: [Synth 8-3332] Sequential element (\U0/int_pData_reg[10] ) is unused and will be removed from module rgb2vga_0.
INFO: [Synth 8-3332] Sequential element (\U0/int_pData_reg[9] ) is unused and will be removed from module rgb2vga_0.
INFO: [Synth 8-3332] Sequential element (\U0/int_pData_reg[8] ) is unused and will be removed from module rgb2vga_0.
INFO: [Synth 8-3332] Sequential element (\U0/int_pData_reg[1] ) is unused and will be removed from module rgb2vga_0.
INFO: [Synth 8-3332] Sequential element (\U0/int_pData_reg[0] ) is unused and will be removed from module rgb2vga_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.598 ; gain = 293.641 ; free physical = 869 ; free virtual = 3853
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.598 ; gain = 293.641 ; free physical = 869 ; free virtual = 3853

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.598 ; gain = 293.641 ; free physical = 869 ; free virtual = 3853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |FDRE |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    19|
|2     |  U0     |rgb2vga |    19|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.605 ; gain = 209.730 ; free physical = 861 ; free virtual = 3844
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.605 ; gain = 301.648 ; free physical = 861 ; free virtual = 3844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.605 ; gain = 292.316 ; free physical = 798 ; free virtual = 3781
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1615.129 ; gain = 410.523 ; free physical = 501 ; free virtual = 3485
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1615.129 ; gain = 0.000 ; free physical = 500 ; free virtual = 3484
INFO: [Common 17-206] Exiting Vivado at Fri Oct 26 16:49:13 2018...
