read -sv run_verilog_mid/adder_32b_9_99_e57777879241523cc72948621562dd4d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_99_e57777879241523cc72948621562dd4d_yosys.v
