

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_36_1'
================================================================
* Date:           Thu Jul  4 19:02:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3172|     3172|  15.860 us|  15.860 us|  3148|  3148|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+
        |                 |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |     Instance    |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+
        |read_input_U0    |read_input    |     3147|     3147|  15.735 us|  15.735 us|  3147|  3147|        no|
        |myproject_U0     |myproject     |     3097|     3097|  15.485 us|  15.485 us|  3075|  3075|  dataflow|
        |entry_proc_U0    |entry_proc    |        0|        0|       0 ns|       0 ns|     0|     0|        no|
        |write_result_U0  |write_result  |       74|       74|   0.370 us|   0.370 us|    74|    74|        no|
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        2|     -|      685|      433|    -|
|Instance             |       50|   443|    60564|   252860|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       52|   443|    61251|   253323|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|    14|        7|       58|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     4|        2|       19|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-----+-------+--------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +-----------------+--------------+---------+-----+-------+--------+-----+
    |entry_proc_U0    |entry_proc    |        0|    0|      3|      29|    0|
    |myproject_U0     |myproject     |       50|  443|  60056|  251536|    0|
    |read_input_U0    |read_input    |        0|    0|    205|     753|    0|
    |write_result_U0  |write_result  |        0|    0|    300|     542|    0|
    +-----------------+--------------+---------+-----+-------+--------+-----+
    |Total            |              |       50|  443|  60564|  252860|    0|
    +-----------------+--------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------+---------+-----+----+-----+------+-----+---------+
    |    Name   | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+-----+----+-----+------+-----+---------+
    |input1_U   |        2|  159|   0|    -|  1024|   48|    49152|
    |n_c_U      |        0|    5|   0|    -|     3|   13|       39|
    |out_r_c_U  |        0|    5|   0|    -|     4|   64|      256|
    |output2_U  |        0|  516|   0|    -|     1|  160|      160|
    +-----------+---------+-----+----+-----+------+-----+---------+
    |Total      |        2|  685|   0|    0|  1032|  285|    49607|
    +-----------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   16|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   16|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   10|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                             gmem0|       pointer|
|in_r                  |   in|   64|     ap_none|                              in_r|        scalar|
|in_r_ap_vld           |   in|    1|     ap_none|                              in_r|        scalar|
|n                     |   in|   14|     ap_none|                                 n|        scalar|
|n_ap_vld              |   in|    1|     ap_none|                                 n|        scalar|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                             gmem1|       pointer|
|out_r                 |   in|   64|     ap_none|                             out_r|        scalar|
|out_r_ap_vld          |   in|    1|     ap_none|                             out_r|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_36_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_36_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_36_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_36_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_36_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_36_1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_36_1|  return value|
+----------------------+-----+-----+------------+----------------------------------+--------------+

