module module_0 (
    output logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output [1 : id_1] id_5,
    input id_6
);
  assign id_2[id_3] = id_5;
  id_7 id_8 (
      .id_6(id_4),
      .id_4(id_5)
  );
endmodule
