;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 0
	ADD 240, 60
	SLT 125, <109
	SLT 240, 60
	SLT 125, <109
	SPL 0, 200
	DAT #0, <702
	CMP @0, @2
	ADD -30, 9
	CMP -207, <-120
	ADD <300, 90
	DJN -1, @-20
	ADD -130, 39
	SUB 0, 0
	MOV 1, <-80
	SUB 181, 206
	CMP @-119, 101
	SPL 0, <702
	SPL 300, <720
	ADD -30, 9
	SUB @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	SPL <-127, 100
	SUB @121, 106
	SUB #30, -72
	SUB @-127, 100
	SUB @127, 106
	ADD #0, -70
	SUB 0, @12
	CMP @-127, 100
	MOV -1, <-20
	SUB @121, 103
	SUB @-127, 100
	SUB -7, <-120
	SUB <300, 90
	SPL 300, <722
	SPL 0, <702
	SLT -1, <-20
	SPL -25, @-1
	SUB @121, 106
	SUB #30, -72
	SUB -7, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB -7, <-120
