{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4220, "design__instance__area": 27767.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 57, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0029509617015719414, "power__switching__total": 0.0030044084414839745, "power__leakage__total": 2.5200314723861084e-08, "power__total": 0.0059553952887654305, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.197105, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.197105, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.352913, "timing__setup__ws__corner:nom_tt_025C_1v80": 10.224348, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.352913, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 11.782293, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 71, "design__max_fanout_violation__count": 57, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.35427, "clock__skew__worst_setup": 0.12995, "timing__hold__ws": 0.117644, "timing__setup__ws": 1.213959, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.117644, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1.213959, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 270.275 280.995", "design__core__bbox": "5.52 10.88 264.5 269.28", "design__io": 106, "design__die__area": 75945.9, "design__core__area": 66920.4, "design__instance__count__stdcell": 4220, "design__instance__area__stdcell": 27767.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.414939, "design__instance__utilization__stdcell": 0.414939, "floorplan__design__io": 104, "design__io__hpwl": 11280422, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 97688, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 197, "antenna__violating__nets": 10, "antenna__violating__pins": 10, "route__antenna_violation__count": 10, "route__net": 3360, "route__net__special": 2, "route__drc_errors__iter:1": 3847, "route__wirelength__iter:1": 110278, "route__drc_errors__iter:2": 2982, "route__wirelength__iter:2": 109128, "route__drc_errors__iter:3": 2552, "route__wirelength__iter:3": 108714, "route__drc_errors__iter:4": 1121, "route__wirelength__iter:4": 108726, "route__drc_errors__iter:5": 710, "route__wirelength__iter:5": 108701, "route__drc_errors__iter:6": 607, "route__wirelength__iter:6": 108705, "route__drc_errors__iter:7": 563, "route__wirelength__iter:7": 108755, "route__drc_errors__iter:8": 538, "route__wirelength__iter:8": 108710, "route__drc_errors__iter:9": 525, "route__wirelength__iter:9": 108724, "route__drc_errors__iter:10": 520, "route__wirelength__iter:10": 108747, "route__drc_errors__iter:11": 376, "route__wirelength__iter:11": 108889, "route__drc_errors__iter:12": 250, "route__wirelength__iter:12": 108997, "route__drc_errors__iter:13": 245, "route__wirelength__iter:13": 108996, "route__drc_errors__iter:14": 242, "route__wirelength__iter:14": 108987, "route__drc_errors__iter:15": 194, "route__wirelength__iter:15": 108975, "route__drc_errors__iter:16": 193, "route__wirelength__iter:16": 108981, "route__drc_errors__iter:17": 193, "route__wirelength__iter:17": 108981, "route__drc_errors__iter:18": 733, "route__wirelength__iter:18": 108804, "route__drc_errors__iter:19": 116, "route__wirelength__iter:19": 109138, "route__drc_errors__iter:20": 74, "route__wirelength__iter:20": 109174, "route__drc_errors__iter:21": 46, "route__wirelength__iter:21": 109259, "route__drc_errors__iter:22": 40, "route__wirelength__iter:22": 109259, "route__drc_errors__iter:23": 17, "route__wirelength__iter:23": 109338, "route__drc_errors__iter:24": 17, "route__wirelength__iter:24": 109338, "route__drc_errors__iter:25": 17, "route__wirelength__iter:25": 109338, "route__drc_errors__iter:26": 17, "route__wirelength__iter:26": 109338, "route__drc_errors__iter:27": 0, "route__wirelength__iter:27": 109402, "route__drc_errors": 0, "route__wirelength": 109402, "route__vias": 25932, "route__vias__singlecut": 25932, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 363.38, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 51, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 57, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.342826, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.342826, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.973037, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.884295, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.973037, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.884295, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 57, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.133983, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.133983, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.122097, "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.407435, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.122097, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 15.44581, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 57, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.191265, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.191265, "timing__hold__ws__corner:min_tt_025C_1v80": 0.349126, "timing__setup__ws__corner:min_tt_025C_1v80": 10.504099, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.349126, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 12.117631, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 38, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 57, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.332684, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.332684, "timing__hold__ws__corner:min_ss_100C_1v60": 0.963365, "timing__setup__ws__corner:min_ss_100C_1v60": 2.667074, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.963365, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.667074, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 57, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.12995, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.12995, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.117644, "timing__setup__ws__corner:min_ff_n40C_1v95": 12.578541, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.117644, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 15.62197, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 57, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.204171, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.204171, "timing__hold__ws__corner:max_tt_025C_1v80": 0.357218, "timing__setup__ws__corner:max_tt_025C_1v80": 9.979767, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.357218, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 11.487242, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 71, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 57, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.35427, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.35427, "timing__hold__ws__corner:max_ss_100C_1v60": 0.980568, "timing__setup__ws__corner:max_ss_100C_1v60": 1.213959, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.980568, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.213959, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 57, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.138992, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.138992, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.126599, "timing__setup__ws__corner:max_ff_n40C_1v95": 12.256353, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.126599, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 15.292991, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79844, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000273727, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00155988, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00156397, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000270918, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00156397, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000274, "ir__drop__worst": 0.00156, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}