
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013742                       # Number of seconds simulated
sim_ticks                                 13741632500                       # Number of ticks simulated
final_tick                                13741632500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 208601                       # Simulator instruction rate (inst/s)
host_op_rate                                   208601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              224860945                       # Simulator tick rate (ticks/s)
host_mem_usage                                2276908                       # Number of bytes of host memory used
host_seconds                                    61.11                       # Real time elapsed on the host
sim_insts                                    12747963                       # Number of instructions simulated
sim_ops                                      12747963                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         249920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         956672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1217728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       249920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        259136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       912832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          912832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            3905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           14948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         14263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          18187068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          69618511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            670663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            139721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88615963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     18187068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       670663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18857730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        66428206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66428206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        66428206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         18187068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         69618511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           670663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           139721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155044170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       19027                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18261                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19027                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18261                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1109504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  108224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1129600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1217728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1168704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1691                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   591                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1256                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13735532000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19027                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18261                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    534.137405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   276.389831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   456.640084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1671     39.86%     39.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          305      7.28%     47.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          124      2.96%     50.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           60      1.43%     51.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           56      1.34%     52.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      0.95%     53.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      1.22%     55.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      1.03%     56.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1842     43.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4192                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.958564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.437561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.017833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3              10      0.92%      0.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              28      2.58%      3.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             33      3.04%      6.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           201     18.51%     25.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           757     69.71%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            37      3.41%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            15      1.38%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             1      0.09%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      0.28%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1086                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              968     89.13%     89.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.10%     90.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               84      7.73%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.92%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.37%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.09%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.55%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1086                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    752473500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1077523500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   86680000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43405.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62155.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        80.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        82.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    14263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16531                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     368363.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 14858340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  7897395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                55120800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               40016520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         909667200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            334796340                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             38232000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1787526840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2048400960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        986729760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6223358595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            452.883498                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          12863602000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     60239000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     385994000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3653266000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5334354750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     387590250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3920188500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 15072540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8011245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                68658240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               52116480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         424716240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            263345130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             21370080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       678431670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       911466240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2287222620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4730410485                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            344.239339                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          13102344250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     36189500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     180398000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9246978500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2373520500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     416846000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1487700000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                2990688                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2982452                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1234                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             2980625                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 813292                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            27.285955                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2451                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                31                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups           2818                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits              1433                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            1385                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted          242                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1479305                       # DTB read hits
system.cpu0.dtb.read_misses                        28                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                      31                       # DTB read accesses
system.cpu0.dtb.write_hits                     834216                       # DTB write hits
system.cpu0.dtb.write_misses                        2                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      2                       # DTB write accesses
system.cpu0.dtb.data_hits                     2313521                       # DTB hits
system.cpu0.dtb.data_misses                        30                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                      33                       # DTB accesses
system.cpu0.itb.fetch_hits                        364                       # ITB hits
system.cpu0.itb.fetch_misses                        5                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                    369                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON    13741632500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        27483266                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1569055                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      12784428                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    2990688                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            817176                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     25642117                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2938                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                  1464831                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1062                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          27212685                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.469797                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.686137                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                24391430     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  902937      3.32%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  184673      0.68%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  187066      0.69%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   70522      0.26%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  196676      0.72%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  182996      0.67%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  183577      0.67%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  912808      3.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            27212685                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.108819                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.465171                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  749223                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             24857950                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   227591                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1376570                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1350                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              813050                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  123                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              12775237                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  453                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1350                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  943066                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 172319                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      23340072                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1500260                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1255616                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              12772080                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   77                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  2585                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  5486                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                431909                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            8229594                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             15803557                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        15802682                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups              808                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              8207249                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   22341                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            721644                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        720717                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  4149069                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1480158                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             835515                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1453759                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            3058                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  10605117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            2162983                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 12759138                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               63                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          24650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        14862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           750                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     27212685                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.468867                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.814212                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           18666904     68.60%     68.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5625534     20.67%     89.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1725717      6.34%     95.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1114354      4.09%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              67352      0.25%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               9373      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1978      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                817      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                656      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       27212685                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    390     29.43%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   713     53.81%     83.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  178     13.43%     96.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     96.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              44      3.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              135      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              9002699     70.56%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  51      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                330      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 66      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2920738     22.89%     93.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             833913      6.54%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            333      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           412      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess               461      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              12759138                       # Type of FU issued
system.cpu0.iq.rate                          0.464251                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1325                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000104                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          52730023                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         12791732                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     12754312                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               2326                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              1166                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1141                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              12759143                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   1185                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            8491                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         5998                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2094                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         1185                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         4750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1350                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   6995                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               163887                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           12768514                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              304                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1480158                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              835515                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            721517                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    50                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               163811                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           154                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           324                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          965                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1289                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             12758076                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1479354                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1062                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                          414                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2313577                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2985383                       # Number of branches executed
system.cpu0.iew.exec_stores                    834223                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.464213                       # Inst execution rate
system.cpu0.iew.wb_sent                      12755875                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     12755453                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  6646640                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  9233211                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.464117                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.719862                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          24868                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls        2162232                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1214                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     27208644                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.468370                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.357594                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     20568478     75.60%     75.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5088011     18.70%     94.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       728394      2.68%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        23431      0.09%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        62276      0.23%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         7102      0.03%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1332      0.00%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          941      0.00%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       728679      2.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     27208644                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            12743717                       # Number of instructions committed
system.cpu0.commit.committedOps              12743717                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2307579                       # Number of memory references committed
system.cpu0.commit.loads                      1474159                       # Number of loads committed
system.cpu0.commit.membars                    1441426                       # Number of memory barriers committed
system.cpu0.commit.branches                   2983731                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                      1116                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 11299141                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2053                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass          405      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         8993407     70.57%     70.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             42      0.00%     70.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           330      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            66      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2915255     22.88%     93.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        833031      6.54%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          330      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          390      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess          461      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         12743717                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               728679                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    39248524                       # The number of ROB reads
system.cpu0.rob.rob_writes                   25541226                       # The number of ROB writes
system.cpu0.timesIdled                           3923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         270581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   12743444                       # Number of Instructions Simulated
system.cpu0.committedOps                     12743444                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.156659                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.156659                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.463680                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.463680                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                15784967                       # number of integer regfile reads
system.cpu0.int_regfile_writes                8216606                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      808                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     663                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                1443520                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               1441736                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            14932                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           15.997746                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2198570                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            14948                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           147.081215                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           449000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    15.997746                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4617961                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4617961                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data       746531                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         746531                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        12044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         12044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       719284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       719284                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       720710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       720710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       758575                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          758575                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       758575                       # number of overall hits
system.cpu0.dcache.overall_hits::total         758575                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         1882                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1882                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        99621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        99621                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1434                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1434                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data       101503                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101503                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       101503                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101503                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    125175500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    125175500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   7771655256                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7771655256                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    223623500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    223623500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   7896830756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7896830756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   7896830756                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7896830756                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       748413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       748413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       111665                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       111665                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       720718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       720718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       720710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       720710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       860078                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       860078                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       860078                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       860078                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002515                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002515                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.892142                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.892142                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.001990                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001990                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.118016                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.118016                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.118016                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.118016                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 66511.955367                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66511.955367                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 78012.218870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78012.218870                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 155943.863319                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 155943.863319                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 77798.988759                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77798.988759                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 77798.988759                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77798.988759                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       481344                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             6188                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    77.786684                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        14258                       # number of writebacks
system.cpu0.dcache.writebacks::total            14258                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         1024                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        86963                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        86963                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        87987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        87987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        87987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        87987                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          858                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          858                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12658                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1434                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1434                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        13516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        13516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        13516                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        13516                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data           17                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           17                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data         1045                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         1045                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data         1062                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1062                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     67050000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     67050000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1167552497                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1167552497                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    222189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    222189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1234602497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1234602497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1234602497                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1234602497                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data      3698000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3698000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data      3698000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3698000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.113357                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.113357                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.001990                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001990                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.015715                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015715                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.015715                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015715                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 78146.853147                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78146.853147                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 92238.307553                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92238.307553                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 154943.863319                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 154943.863319                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 91343.777523                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91343.777523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 91343.777523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91343.777523                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 217529.411765                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217529.411765                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data  3482.109228                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  3482.109228                       # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             3889                       # number of replacements
system.cpu0.icache.tags.tagsinuse           15.999403                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1460570                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3905                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           374.025608                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            77000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    15.999403                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2933567                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2933567                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1460570                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1460570                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1460570                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1460570                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1460570                       # number of overall hits
system.cpu0.icache.overall_hits::total        1460570                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         4261                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4261                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         4261                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4261                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         4261                       # number of overall misses
system.cpu0.icache.overall_misses::total         4261                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    235642000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    235642000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    235642000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    235642000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    235642000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    235642000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1464831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1464831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1464831                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1464831                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1464831                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1464831                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002909                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002909                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002909                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002909                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002909                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002909                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55302.041774                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55302.041774                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55302.041774                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55302.041774                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55302.041774                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55302.041774                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         3889                       # number of writebacks
system.cpu0.icache.writebacks::total             3889                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          356                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          356                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          356                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          356                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          356                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          356                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         3905                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3905                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         3905                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3905                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         3905                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3905                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    213922000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    213922000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    213922000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    213922000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    213922000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    213922000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002666                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002666                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002666                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002666                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002666                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002666                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54781.562100                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54781.562100                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54781.562100                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54781.562100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54781.562100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54781.562100                       # average overall mshr miss latency
system.cpu1.branchPred.lookups                    956                       # Number of BP lookups
system.cpu1.branchPred.condPredicted              475                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              107                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                 704                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                    324                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            46.022727                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    117                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups            163                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits                52                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses             111                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                        1604                       # DTB read hits
system.cpu1.dtb.read_misses                         5                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       5                       # DTB read accesses
system.cpu1.dtb.write_hits                        584                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                        2188                       # DTB hits
system.cpu1.dtb.data_misses                         5                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       5                       # DTB accesses
system.cpu1.itb.fetch_hits                         20                       # ITB hits
system.cpu1.itb.fetch_misses                       11                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                     31                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numPwrStateTransitions                139                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       196122100                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2876057.517666                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value    177500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    196608000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             70                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON       13085500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13728547000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                           26241                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              5425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                          7627                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                        956                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches               493                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         3532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    320                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           62                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         1095                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                     1004                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  105                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             10284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.741637                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.071571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8797     85.54%     85.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     174      1.69%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     174      1.69%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     220      2.14%     91.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      70      0.68%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     122      1.19%     92.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      76      0.74%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     109      1.06%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     542      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               10284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.036432                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.290652                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4868                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3979                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1188                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  110                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   138                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 350                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   22                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                  7074                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   138                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4940                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    264                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1215                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     1220                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2505                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                  6935                       # Number of instructions processed by rename
system.cpu1.rename.LQFullEvents                   106                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  2297                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands               5377                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                 8577                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups            8548                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups               26                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps                 3485                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    1892                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                75                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts             1                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      542                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                1730                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                691                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              373                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              16                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                      6500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                107                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                     5885                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued                2                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         1141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            31                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        10284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.572248                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.211927                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               7685     74.73%     74.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1087     10.57%     85.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                543      5.28%     90.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                462      4.49%     95.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                309      3.00%     98.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                122      1.19%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                 58      0.56%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 12      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  6      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          10284                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    25     69.44%     69.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    9     25.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      5.56%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass               13      0.22%      0.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 3549     60.31%     60.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   6      0.10%     60.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 10      0.17%     60.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     60.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  2      0.03%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                1639     27.85%     88.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                582      9.89%     98.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             12      0.20%     98.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            14      0.24%     99.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                58      0.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  5885                       # Type of FU issued
system.cpu1.iq.rate                          0.224267                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                         36                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006117                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             22014                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes             8700                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses         5606                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                40                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses           38                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                  5868                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                     40                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             316                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          567                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          201                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   138                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    245                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   20                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts               6618                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                9                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 1730                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 691                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               106                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   20                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            48                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            19                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           96                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 115                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                 5800                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 1610                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               85                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           11                       # number of nop insts executed
system.cpu1.iew.exec_refs                        2196                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                     663                       # Number of branches executed
system.cpu1.iew.exec_stores                       586                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.221028                       # Inst execution rate
system.cpu1.iew.wb_sent                          5685                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                         5644                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                     3791                       # num instructions producing a value
system.cpu1.iew.wb_consumers                     4656                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.215083                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.814218                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts           2100                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               98                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         9831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.460279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.395394                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         7999     81.37%     81.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1054     10.72%     92.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          283      2.88%     94.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3           66      0.67%     95.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          126      1.28%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5           48      0.49%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           31      0.32%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           15      0.15%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          209      2.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         9831                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                4525                       # Number of instructions committed
system.cpu1.commit.committedOps                  4525                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          1653                       # Number of memory references committed
system.cpu1.commit.loads                         1163                       # Number of loads committed
system.cpu1.commit.membars                          1                       # Number of memory barriers committed
system.cpu1.commit.branches                       499                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                        36                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                     4337                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  66                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass           10      0.22%      0.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            2787     61.59%     61.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              4      0.09%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            10      0.22%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             2      0.04%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1154     25.50%     87.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           476     10.52%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead           10      0.22%     98.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           14      0.31%     98.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess           58      1.28%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total             4525                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  209                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       16247                       # The number of ROB reads
system.cpu1.rob.rob_writes                      13640                       # The number of ROB writes
system.cpu1.timesIdled                            189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          15957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    27093619                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                       4519                       # Number of Instructions Simulated
system.cpu1.committedOps                         4519                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.806816                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.806816                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.172211                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172211                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                    7134                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   4384                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                       26                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                     85                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    46                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements               13                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           15.629739                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               1605                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            55.344828                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           454000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    15.629739                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.976859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.976859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             3367                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            3367                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data         1194                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1194                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           409                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         1603                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1603                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         1603                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1603                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           36                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           26                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.demand_misses::cpu1.data           62                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           62                       # number of overall misses
system.cpu1.dcache.overall_misses::total           62                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2944000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2944000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      5640000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5640000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        58500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        58500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      8584000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      8584000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      8584000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      8584000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         1230                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1230                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            1                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            1                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         1665                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         1665                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         1665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         1665                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029268                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029268                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.059770                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.059770                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.037237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037237                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.037237                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.037237                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 81777.777778                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81777.777778                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 216923.076923                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 216923.076923                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        58500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 138451.612903                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 138451.612903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 138451.612903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 138451.612903                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu1.dcache.writebacks::total                5                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           14                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           18                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           32                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           32                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           22                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           30                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           30                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data            2                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            2                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data           54                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           54                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data           56                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           56                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1858500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1858500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1436000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1436000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        57500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        57500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      3294500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      3294500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      3294500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      3294500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       434000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       434000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data       434000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       434000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.017886                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017886                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.018391                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018391                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.018018                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.018018                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.018018                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.018018                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 84477.272727                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84477.272727                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data       179500                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       179500                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        57500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 109816.666667                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109816.666667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 109816.666667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109816.666667                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data       217000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       217000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data         7750                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total         7750                       # average overall mshr uncacheable latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              128                       # number of replacements
system.cpu1.icache.tags.tagsinuse           15.942125                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                808                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              144                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.611111                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            83000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    15.942125                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.996383                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996383                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2152                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2152                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst          808                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            808                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          808                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             808                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          808                       # number of overall hits
system.cpu1.icache.overall_hits::total            808                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          196                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          196                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          196                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           196                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          196                       # number of overall misses
system.cpu1.icache.overall_misses::total          196                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     17714500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     17714500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     17714500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     17714500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     17714500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     17714500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         1004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         1004                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1004                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         1004                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1004                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.195219                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.195219                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.195219                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.195219                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.195219                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.195219                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 90380.102041                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90380.102041                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 90380.102041                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90380.102041                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 90380.102041                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90380.102041                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          128                       # number of writebacks
system.cpu1.icache.writebacks::total              128                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           52                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           52                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           52                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          144                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          144                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          144                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     13352500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     13352500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     13352500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     13352500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     13352500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     13352500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.143426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.143426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.143426                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.143426                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.143426                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.143426                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 92725.694444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92725.694444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 92725.694444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92725.694444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 92725.694444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92725.694444                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   19                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  19                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1099                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1099                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         8924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer24.occupancy             2514000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1137000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         37992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        18963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  19                       # Transaction distribution
system.membus.trans_dist::ReadResp               6352                       # Transaction distribution
system.membus.trans_dist::WriteReq               1099                       # Transaction distribution
system.membus.trans_dist::WriteResp              1099                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14263                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4017                       # Transaction distribution
system.membus.trans_dist::CleanEvict              682                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12696                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12696                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4049                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2284                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        11699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        11699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         2124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        44830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        46954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       498816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       498816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         8476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1869184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1877660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2396572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20148                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004219                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.067811                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20066     99.59%     99.59% # Request fanout histogram
system.membus.snoop_fanout::1                      80      0.40%     99.99% # Request fanout histogram
system.membus.snoop_fanout::2                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total               20148                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2514000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           112372500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           20252958                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           79345746                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer4.occupancy             764750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy             223500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  13741632500                       # Cumulative time (in ticks) in various power states
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.callpal::cserve                    1      1.08%      1.08% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      1.08%      2.15% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      1.08%      3.23% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      1.08%      4.30% # number of callpals executed
system.cpu0.kern.callpal::swpctx                    1      1.08%      5.38% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      1.08%      6.45% # number of callpals executed
system.cpu0.kern.callpal::swpipl                   85     91.40%     97.85% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      2.15%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                    93                       # number of callpals executed
system.cpu0.kern.inst.hwrei                        97                       # number of hwrei instructions executed
system.cpu0.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu0.kern.ipl_count::31                     86    100.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                  86                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::31                       1    100.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    1                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0                  233500    100.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total              233500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::31                0.011628                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.011628                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      70                       # number of quiesce instructions executed
system.cpu1.kern.callpal::wrfen                     1     33.33%     33.33% # number of callpals executed
system.cpu1.kern.callpal::whami                     2     66.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     3                       # number of callpals executed
system.cpu1.kern.inst.hwrei                         4                       # number of hwrei instructions executed
system.cpu1.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       1                       # number of times the context was actually changed
system.cpu1.kern.ipl_count::31                      1    100.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   1                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::31                       1    100.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    1                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0                  240500    100.00%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total              240500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl

---------- End Simulation Statistics   ----------
