[{"DBLP title": "An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors.", "DBLP authors": ["Haakon Dybdahl", "Per Stenstr\u00f6m"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346180", "OA papers": [{"PaperId": "https://openalex.org/W2157134596", "PaperTitle": "An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors", "Year": 2007, "CitationCount": 131, "EstimatedCitation": 131, "Affiliations": {"Norwegian University of Science and Technology": 1.0, "Chalmers University of Technology": 1.0}, "Authors": ["Haakon Dybdahl", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "Evaluating MapReduce for Multi-core and Multiprocessor Systems.", "DBLP authors": ["Colby Ranger", "Ramanan Raghuraman", "Arun Penmetsa", "Gary R. Bradski", "Christos Kozyrakis"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346181", "OA papers": [{"PaperId": "https://openalex.org/W2104644701", "PaperTitle": "Evaluating MapReduce for Multi-core and Multiprocessor Systems", "Year": 2007, "CitationCount": 863, "EstimatedCitation": 863, "Affiliations": {"Stanford University": 5.0}, "Authors": ["C. Ranger", "R. Raghuraman", "A. Penmetsa", "Gary Bradski", "Christos Kozyrakis"]}]}, {"DBLP title": "Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications.", "DBLP authors": ["Hongtao Zhong", "Steven A. Lieberman", "Scott A. Mahlke"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346182", "OA papers": [{"PaperId": "https://openalex.org/W2108795365", "PaperTitle": "Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications", "Year": 2007, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Hongtao Zhong", "Seymour Lieberman", "Scott Mahlke"]}]}, {"DBLP title": "Implications of Device Timing Variability on Full Chip Timing.", "DBLP authors": ["Murali Annavaram", "Ed Grochowski", "Paul Reed"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346183", "OA papers": [{"PaperId": "https://openalex.org/W2143555489", "PaperTitle": "Implications of Device Timing Variability on Full Chip Timing", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Murali Annavaram", "E. Grochowski", "Philippa Reed"]}]}, {"DBLP title": "Optical Interconnect Opportunities for Future Server Memory Systems.", "DBLP authors": ["Yasunao Katayama", "Atsuya Okazaki"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346184", "OA papers": [{"PaperId": "https://openalex.org/W2107733708", "PaperTitle": "Optical Interconnect Opportunities for Future Server Memory Systems", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"IBM Research - Tokyo": 2.0}, "Authors": ["Yoichi Katayama", "Atsuo T. Okazaki"]}]}, {"DBLP title": "Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers.", "DBLP authors": ["Santhosh Srinath", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346185", "OA papers": [{"PaperId": "https://openalex.org/W2166620913", "PaperTitle": "Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers", "Year": 2007, "CitationCount": 279, "EstimatedCitation": 279, "Affiliations": {"The University of Texas at Austin": 3.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["S. Srinath", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"]}]}, {"DBLP title": "Improving Branch Prediction and Predicated Execution in Out-of-Order Processors.", "DBLP authors": ["Eduardo Qui\u00f1ones", "Joan-Manuel Parcerisa", "Antonio Gonz\u00e1lez"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346186", "OA papers": [{"PaperId": "https://openalex.org/W2132218030", "PaperTitle": "Improving Branch Prediction and Predicated Execution in Out-of-Order Processors", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Eduardo Quinones", "Joan-Manuel Parcerisa", "Anthony H. Gonzalez"]}]}, {"DBLP title": "Accelerating and Adapting Precomputation Threads for Effcient Prefetching.", "DBLP authors": ["Weifeng Zhang", "Dean M. Tullsen", "Brad Calder"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346187", "OA papers": [{"PaperId": "https://openalex.org/W2123608323", "PaperTitle": "Accelerating and Adapting Precomputation Threads for Effcient Prefetching", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Weifeng Zhang", "Dean M. Tullsen", "Brad Calder"]}]}, {"DBLP title": "A Scalable, Non-blocking Approach to Transactional Memory.", "DBLP authors": ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346189", "OA papers": [{"PaperId": "https://openalex.org/W2123437221", "PaperTitle": "A Scalable, Non-blocking Approach to Transactional Memory", "Year": 2007, "CitationCount": 136, "EstimatedCitation": 136, "Affiliations": {"Stanford University": 8.0}, "Authors": ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "A. B. McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"]}]}, {"DBLP title": "Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling.", "DBLP authors": ["Brinda Ganesh", "Aamer Jaleel", "David Wang", "Bruce L. Jacob"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346190", "OA papers": [{"PaperId": "https://openalex.org/W2101022290", "PaperTitle": "Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling", "Year": 2007, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"University of Maryland, College Park": 3.0, "Intel (United States)": 1.0}, "Authors": ["Brinda Ganesh", "Aamer Jaleel", "Dayong Wang", "B Jacob"]}]}, {"DBLP title": "HARD: Hardware-Assisted Lockset-based Race Detection.", "DBLP authors": ["Pin Zhou", "Radu Teodorescu", "Yuanyuan Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346191", "OA papers": [{"PaperId": "https://openalex.org/W2143869535", "PaperTitle": "HARD: Hardware-Assisted Lockset-based Race Detection", "Year": 2007, "CitationCount": 165, "EstimatedCitation": 165, "Affiliations": {"IBM Research - Almaden": 0.5, "University of Illinois Urbana-Champaign": 2.5}, "Authors": ["Pin Zhou", "Radu Teodorescu", "Yuanyuan Zhou"]}]}, {"DBLP title": "Colorama: Architectural Support for Data-Centric Synchronization.", "DBLP authors": ["Luis Ceze", "Pablo Montesinos", "Christoph von Praun", "Josep Torrellas"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346192", "OA papers": [{"PaperId": "https://openalex.org/W2103685452", "PaperTitle": "Colorama: Architectural Support for Data-Centric Synchronization", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "IBM (United States)": 1.0}, "Authors": ["Luis Ceze", "Pablo Montesinos", "Christoph von Praun", "Josep Torrellas"]}]}, {"DBLP title": "Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures.", "DBLP authors": ["Albert Meixner", "Daniel J. Sorin"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346193", "OA papers": [{"PaperId": "https://openalex.org/W2139752573", "PaperTitle": "Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Duke University": 2.0}, "Authors": ["Albert Meixner", "Daniel J. Sorin"]}]}, {"DBLP title": "A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures.", "DBLP authors": ["Ricardo Fern\u00e1ndez Pascual", "Jos\u00e9 M. Garc\u00eda", "Manuel E. Acacio", "Jos\u00e9 Duato"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346194", "OA papers": [{"PaperId": "https://openalex.org/W2114621803", "PaperTitle": "A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Dpto. Ingenieria y Tecnologia de Computadores, Univ. de Murcia": 3.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 1.0}, "Authors": ["Ricardo Fern\u00e1ndez-Pascual", "J. M. Vizan Garcia", "Manuel E. Acacio", "Jos\u00e9 Duato"]}]}, {"DBLP title": "Perturbation-based Fault Screening.", "DBLP authors": ["Paul Racunas", "Kypros Constantinides", "Srilatha Manne", "Shubhendu S. Mukherjee"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346195", "OA papers": [{"PaperId": "https://openalex.org/W2101580666", "PaperTitle": "Perturbation-based Fault Screening", "Year": 2007, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"Intel (United States)": 3.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Paul Racunas", "Kypros Constantinides", "S. Manne", "Swagata Mukherjee"]}]}, {"DBLP title": "Application-Level Correctness and its Impact on Fault Tolerance.", "DBLP authors": ["Xuanhua Li", "Donald Yeung"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346196", "OA papers": [{"PaperId": "https://openalex.org/W2126869140", "PaperTitle": "Application-Level Correctness and its Impact on Fault Tolerance", "Year": 2007, "CitationCount": 148, "EstimatedCitation": 148, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Xuanhua Li", "D Yeung"]}]}, {"DBLP title": "Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors.", "DBLP authors": ["Kiran Puttaswamy", "Gabriel H. Loh"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346197", "OA papers": [{"PaperId": "https://openalex.org/W2133044942", "PaperTitle": "Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors", "Year": 2007, "CitationCount": 137, "EstimatedCitation": 137, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Kiran Puttaswamy", "Gabriel H. Loh"]}]}, {"DBLP title": "Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat.", "DBLP authors": ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346198", "OA papers": [{"PaperId": "https://openalex.org/W2158443897", "PaperTitle": "Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Pennsylvania State University": 5.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Jeonghwan Choi", "Young-Jae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"]}]}, {"DBLP title": "Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping.", "DBLP authors": ["Nathan Clark", "Amir Hormati", "Sami Yehia", "Scott A. Mahlke", "Kriszti\u00e1n Flautner"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346199", "OA papers": [{"PaperId": "https://openalex.org/W2127594310", "PaperTitle": "Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "ARM (United Kingdom)": 2.0}, "Authors": ["Noel A. Clark", "Amir Hormati", "Sami Yehia", "Scott Mahlke", "Krisztian Flautner"]}]}, {"DBLP title": "Interactions Between Compression and Prefetching in Chip Multiprocessors.", "DBLP authors": ["Alaa R. Alameldeen", "David A. Wood"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346200", "OA papers": [{"PaperId": "https://openalex.org/W2139970538", "PaperTitle": "Interactions Between Compression and Prefetching in Chip Multiprocessors", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Intel (United States)": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Alaa R. Alameldeen", "Darien Wood"]}]}, {"DBLP title": "A Memory-Level Parallelism Aware Fetch Policy for SMT Processors.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346201", "OA papers": [{"PaperId": "https://openalex.org/W2126364467", "PaperTitle": "A Memory-Level Parallelism Aware Fetch Policy for SMT Processors", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Stijn Eyerman", "L. Ecckhout"]}]}, {"DBLP title": "Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines.", "DBLP authors": ["Moinuddin K. Qureshi", "M. Aater Suleman", "Yale N. Patt"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346202", "OA papers": [{"PaperId": "https://openalex.org/W2144650313", "PaperTitle": "Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines", "Year": 2007, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Muhammad M. Qureshi", "Muhammad Suleman", "Yale N. Patt"]}]}, {"DBLP title": "LogTM-SE: Decoupling Hardware Transactional Memory from Caches.", "DBLP authors": ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346204", "OA papers": [{"PaperId": "https://openalex.org/W2110710544", "PaperTitle": "LogTM-SE: Decoupling Hardware Transactional Memory from Caches", "Year": 2007, "CitationCount": 334, "EstimatedCitation": 334, "Affiliations": {"University of Wisconsin\u2013Madison": 8.0}, "Authors": ["Linnette Yen", "Jayaram Bobba", "Michael R. Marty", "Kathleen N. Moore", "Haris Volos", "Michael D. Hill", "Michael M. Swift", "Darien Wood"]}]}, {"DBLP title": "MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging.", "DBLP authors": ["Guru Venkataramani", "Brandyn Roemer", "Yan Solihin", "Milos Prvulovic"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346205", "OA papers": [{"PaperId": "https://openalex.org/W2121562991", "PaperTitle": "MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging", "Year": 2007, "CitationCount": 118, "EstimatedCitation": 118, "Affiliations": {"Atlanta Technical College": 1.0, "Georgia Institute of Technology": 2.0, "North Carolina State University": 1.0}, "Authors": ["Girish Venkataramani", "B. Roemer", "Yan Solihin", "Milos Prvulovic"]}]}, {"DBLP title": "A Burst Scheduling Access Reordering Mechanism.", "DBLP authors": ["Jun Shao", "Brian T. Davis"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346206", "OA papers": [{"PaperId": "https://openalex.org/W2096540124", "PaperTitle": "A Burst Scheduling Access Reordering Mechanism", "Year": 2007, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Jun Shao", "Brian J. Davis"]}]}, {"DBLP title": "Exploiting Postdominance for Speculative Parallelization.", "DBLP authors": ["Mayank Agarwal", "Kshitiz Malik", "Kevin M. Woley", "Sam S. Stone", "Matthew I. Frank"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346207", "OA papers": [{"PaperId": "https://openalex.org/W2146647271", "PaperTitle": "Exploiting Postdominance for Speculative Parallelization", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0}, "Authors": ["M. K. Agarwal", "Kshitiz Malik", "Kevin M. Woley", "S.S. Stone", "Markus Frank"]}]}, {"DBLP title": "Concurrent Direct Network Access for Virtual Machine Monitors.", "DBLP authors": ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346208", "OA papers": [{"PaperId": "https://openalex.org/W2152132676", "PaperTitle": "Concurrent Direct Network Access for Virtual Machine Monitors", "Year": 2007, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"Rice University": 5.5, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.5}, "Authors": ["Paul Willmann", "Jeffrey Shafer", "Daniel B. Carr", "Anjaly Sasikumar Menon", "Scott Rixner", "Anna L. Cox", "Willy Zwaenepoel"]}]}, {"DBLP title": "A Domain-Specific On-Chip Network Design for Large Scale Cache Systems.", "DBLP authors": ["Yuho Jin", "Eun Jung Kim", "Ki Hwan Yum"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346209", "OA papers": [{"PaperId": "https://openalex.org/W2150124941", "PaperTitle": "A Domain-Specific On-Chip Network Design for Large Scale Cache Systems", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Texas A&M University": 2.0, "Department of Computer Science, University of Technology, San Antonio, USA": 1.0}, "Authors": ["Yuho Jin", "Eim Chul Kim", "Ki Hwan Yum"]}]}, {"DBLP title": "An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing.", "DBLP authors": ["Liqun Cheng", "John B. Carter", "Donglai Dai"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346210", "OA papers": [{"PaperId": "https://openalex.org/W2055204455", "PaperTitle": "An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Utah": 2.0, "Silicon Labs (United States)": 1.0}, "Authors": ["Liqun Cheng", "John B. Carter", "Donglai Dai"]}]}, {"DBLP title": "Illustrative Design Space Studies with Microarchitectural Regression Models.", "DBLP authors": ["Benjamin C. Lee", "David M. Brooks"], "year": 2007, "doi": "https://doi.org/10.1109/HPCA.2007.346211", "OA papers": [{"PaperId": "https://openalex.org/W2154327203", "PaperTitle": "Illustrative Design Space Studies with Microarchitectural Regression Models", "Year": 2007, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"Harvard University": 2.0}, "Authors": ["Byounghoon Lee", "Diane M. Brooks"]}]}]