{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595971893788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 28 14:31:33 2020 " "Processing started: Tue Jul 28 14:31:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595971893790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map top --parallel=12 " "Command: quartus_map top --parallel=12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595971893791 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1595971894549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_TO_RAM write_to_ram top.v(140) " "Verilog HDL Declaration information at top.v(140): object \"WRITE_TO_RAM\" differs only in case from object \"write_to_ram\" in the same scope" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595971894681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/indicators/seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/indicators/seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "rtl/indicators/seven_segment_display.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/seven_segment_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894688 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numericaldisplay.v(41) " "Verilog HDL information at numericaldisplay.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/indicators/numericaldisplay.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1595971894689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/indicators/numericaldisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/indicators/numericaldisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 numericaldisplay " "Found entity 1: numericaldisplay" {  } { { "rtl/indicators/numericaldisplay.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_system_up_clocks_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_system_up_clocks_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system_up_clocks_0 " "Found entity 1: sdram_system_up_clocks_0" {  } { { "rtl/sdram/sdram_system_up_clocks_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_up_clocks_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_system_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/sdram/sdram_system_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_system_new_sdram_controller_0_input_efifo_module" {  } { { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894693 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_system_new_sdram_controller_0 " "Found entity 2: sdram_system_new_sdram_controller_0" {  } { { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rtl/rom.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpu/vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gpu/vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "rtl/gpu/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/vga640x480.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpu/gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gpu/gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "rtl/gpu/gpu.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/gpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpu/font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gpu/font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "rtl/gpu/font_rom.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/font_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971894699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971894699 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_system_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595971894703 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_system_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595971894703 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_system_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595971894703 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_system_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595971894705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595971894788 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "top.v(583) " "Verilog HDL warning at top.v(583): ignoring unsupported system task" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 583 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1595971894819 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:interrupt_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:interrupt_fifo\"" {  } { { "rtl/top.v" "interrupt_fifo" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "items fifo.v(14) " "Verilog HDL or VHDL warning at fifo.v(14): object \"items\" assigned a value but never read" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595971895373 "|top|fifo:interrupt_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(18) " "Verilog HDL assignment warning at fifo.v(18): truncated value with size 32 to match size of target (1)" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895373 "|top|fifo:interrupt_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(19) " "Verilog HDL assignment warning at fifo.v(19): truncated value with size 32 to match size of target (1)" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895373 "|top|fifo:interrupt_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(37) " "Verilog HDL assignment warning at fifo.v(37): truncated value with size 32 to match size of target (4)" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895373 "|top|fifo:interrupt_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(39) " "Verilog HDL assignment warning at fifo.v(39): truncated value with size 32 to match size of target (4)" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895373 "|top|fifo:interrupt_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(45) " "Verilog HDL assignment warning at fifo.v(45): truncated value with size 32 to match size of target (4)" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895373 "|top|fifo:interrupt_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(46) " "Verilog HDL assignment warning at fifo.v(46): truncated value with size 32 to match size of target (4)" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895373 "|top|fifo:interrupt_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out fifo.v(6) " "Output port \"data_out\" at fifo.v(6) has no driver" {  } { { "rtl/fifo.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/fifo.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1595971895373 "|top|fifo:interrupt_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu gpu:integrated_graphics " "Elaborating entity \"gpu\" for hierarchy \"gpu:integrated_graphics\"" {  } { { "rtl/top.v" "integrated_graphics" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 gpu.v(101) " "Verilog HDL assignment warning at gpu.v(101): truncated value with size 32 to match size of target (7)" {  } { { "rtl/gpu/gpu.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/gpu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895489 "|top|gpu:integrated_graphics"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gpu.v(104) " "Verilog HDL assignment warning at gpu.v(104): truncated value with size 32 to match size of target (3)" {  } { { "rtl/gpu/gpu.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/gpu.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895489 "|top|gpu:integrated_graphics"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 gpu.v(117) " "Verilog HDL assignment warning at gpu.v(117): truncated value with size 32 to match size of target (5)" {  } { { "rtl/gpu/gpu.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/gpu.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895489 "|top|gpu:integrated_graphics"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 gpu.v(120) " "Verilog HDL assignment warning at gpu.v(120): truncated value with size 32 to match size of target (5)" {  } { { "rtl/gpu/gpu.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/gpu.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895489 "|top|gpu:integrated_graphics"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1595971895490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 gpu:integrated_graphics\|vga640x480:vga " "Elaborating entity \"vga640x480\" for hierarchy \"gpu:integrated_graphics\|vga640x480:vga\"" {  } { { "rtl/gpu/gpu.v" "vga" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/gpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(34) " "Verilog HDL assignment warning at vga640x480.v(34): truncated value with size 32 to match size of target (10)" {  } { { "rtl/gpu/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/vga640x480.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895493 "|top|gpu:integrated_graphics|vga640x480:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(35) " "Verilog HDL assignment warning at vga640x480.v(35): truncated value with size 32 to match size of target (9)" {  } { { "rtl/gpu/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/vga640x480.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895493 "|top|gpu:integrated_graphics|vga640x480:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(61) " "Verilog HDL assignment warning at vga640x480.v(61): truncated value with size 32 to match size of target (10)" {  } { { "rtl/gpu/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/vga640x480.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895493 "|top|gpu:integrated_graphics|vga640x480:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(64) " "Verilog HDL assignment warning at vga640x480.v(64): truncated value with size 32 to match size of target (10)" {  } { { "rtl/gpu/vga640x480.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/vga640x480.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895494 "|top|gpu:integrated_graphics|vga640x480:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom gpu:integrated_graphics\|font_rom:font_glyphs " "Elaborating entity \"font_rom\" for hierarchy \"gpu:integrated_graphics\|font_rom:font_glyphs\"" {  } { { "rtl/gpu/gpu.v" "font_glyphs" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/gpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895495 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_storage.waddr_a 0 font_rom.v(2) " "Net \"font_storage.waddr_a\" at font_rom.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/gpu/font_rom.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/font_rom.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1595971895495 "|top|gpu:integrated_graphics|font_rom:font_glyphs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_storage.data_a 0 font_rom.v(2) " "Net \"font_storage.data_a\" at font_rom.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/gpu/font_rom.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/font_rom.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1595971895495 "|top|gpu:integrated_graphics|font_rom:font_glyphs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_storage.we_a 0 font_rom.v(2) " "Net \"font_storage.we_a\" at font_rom.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/gpu/font_rom.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/font_rom.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1595971895495 "|top|gpu:integrated_graphics|font_rom:font_glyphs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:program_rom " "Elaborating entity \"rom\" for hierarchy \"rom:program_rom\"" {  } { { "rtl/top.v" "program_rom" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895497 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "rom.v(5) " "Verilog HDL Case Statement warning at rom.v(5): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/rom.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/rom.v" 5 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1595971895498 "|top|rom:program_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_system_up_clocks_0 sdram_system_up_clocks_0:up_clocks_0 " "Elaborating entity \"sdram_system_up_clocks_0\" for hierarchy \"sdram_system_up_clocks_0:up_clocks_0\"" {  } { { "rtl/top.v" "up_clocks_0" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "rtl/sdram/sdram_system_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_up_clocks_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "rtl/sdram/sdram_system_up_clocks_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_up_clocks_0.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"sdram_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895639 ""}  } { { "rtl/sdram/sdram_system_up_clocks_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_up_clocks_0.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595971895639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_system_new_sdram_controller_0 sdram_system_new_sdram_controller_0:sdram_controller " "Elaborating entity \"sdram_system_new_sdram_controller_0\" for hierarchy \"sdram_system_new_sdram_controller_0:sdram_controller\"" {  } { { "rtl/top.v" "sdram_controller" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_system_new_sdram_controller_0_input_efifo_module sdram_system_new_sdram_controller_0:sdram_controller\|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sdram_system_new_sdram_controller_0_input_efifo_module\" for hierarchy \"sdram_system_new_sdram_controller_0:sdram_controller\|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module\"" {  } { { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "the_sdram_system_new_sdram_controller_0_input_efifo_module" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numericaldisplay numericaldisplay:display " "Elaborating entity \"numericaldisplay\" for hierarchy \"numericaldisplay:display\"" {  } { { "rtl/top.v" "display" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 numericaldisplay.v(66) " "Verilog HDL assignment warning at numericaldisplay.v(66): truncated value with size 32 to match size of target (4)" {  } { { "rtl/indicators/numericaldisplay.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895657 "|top|numericaldisplay:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 numericaldisplay.v(67) " "Verilog HDL assignment warning at numericaldisplay.v(67): truncated value with size 32 to match size of target (4)" {  } { { "rtl/indicators/numericaldisplay.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595971895657 "|top|numericaldisplay:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display numericaldisplay:display\|seven_segment_display:disp0 " "Elaborating entity \"seven_segment_display\" for hierarchy \"numericaldisplay:display\|seven_segment_display:disp0\"" {  } { { "rtl/indicators/numericaldisplay.v" "disp0" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895658 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number seven_segment_display.v(8) " "Verilog HDL Always Construct warning at seven_segment_display.v(8): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/indicators/seven_segment_display.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/seven_segment_display.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1595971895658 "|top|numericaldisplay:display|seven_segment_display:disp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide numericaldisplay:display\|lpm_divide:divider " "Elaborating entity \"lpm_divide\" for hierarchy \"numericaldisplay:display\|lpm_divide:divider\"" {  } { { "rtl/indicators/numericaldisplay.v" "divider" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numericaldisplay:display\|lpm_divide:divider " "Elaborated megafunction instantiation \"numericaldisplay:display\|lpm_divide:divider\"" {  } { { "rtl/indicators/numericaldisplay.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971895682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numericaldisplay:display\|lpm_divide:divider " "Instantiated megafunction \"numericaldisplay:display\|lpm_divide:divider\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895682 ""}  } { { "rtl/indicators/numericaldisplay.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595971895682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b0j " "Found entity 1: lpm_divide_b0j" {  } { { "db/lpm_divide_b0j.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/lpm_divide_b0j.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971895744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971895744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_b0j numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated " "Elaborating entity \"lpm_divide_b0j\" for hierarchy \"numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/oliver/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hoi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hoi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hoi " "Found entity 1: sign_div_unsign_hoi" {  } { { "db/sign_div_unsign_hoi.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/sign_div_unsign_hoi.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971895750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971895750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_hoi numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\|sign_div_unsign_hoi:divider " "Elaborating entity \"sign_div_unsign_hoi\" for hierarchy \"numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\|sign_div_unsign_hoi:divider\"" {  } { { "db/lpm_divide_b0j.tdf" "divider" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/lpm_divide_b0j.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895751 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clken " "Variable or input pin \"clken\" is defined but never used." {  } { { "db/sign_div_unsign_hoi.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/sign_div_unsign_hoi.tdf" 26 2 0 } } { "db/lpm_divide_b0j.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/lpm_divide_b0j.tdf" 35 2 0 } } { "lpm_divide.tdf" "" { Text "/home/oliver/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } } { "rtl/numericaldisplay.v" "" { Text "rtl/numericaldisplay.v" 32 0 0 } } { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 122 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1595971895752 "|top|numericaldisplay:display|lpm_divide:divider|lpm_divide_b0j:auto_generated|sign_div_unsign_hoi:divider"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clock " "Variable or input pin \"clock\" is defined but never used." {  } { { "db/sign_div_unsign_hoi.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/sign_div_unsign_hoi.tdf" 27 2 0 } } { "db/lpm_divide_b0j.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/lpm_divide_b0j.tdf" 35 2 0 } } { "lpm_divide.tdf" "" { Text "/home/oliver/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } } { "rtl/numericaldisplay.v" "" { Text "rtl/numericaldisplay.v" 32 0 0 } } { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 122 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1595971895752 "|top|numericaldisplay:display|lpm_divide:divider|lpm_divide_b0j:auto_generated|sign_div_unsign_hoi:divider"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971895785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971895785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_i2f numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\|sign_div_unsign_hoi:divider\|alt_u_div_i2f:divider " "Elaborating entity \"alt_u_div_i2f\" for hierarchy \"numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\|sign_div_unsign_hoi:divider\|alt_u_div_i2f:divider\"" {  } { { "db/sign_div_unsign_hoi.tdf" "divider" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/sign_div_unsign_hoi.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971895845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971895845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\|sign_div_unsign_hoi:divider\|alt_u_div_i2f:divider\|add_sub_lkc:add_sub_0 " "Elaborating entity \"add_sub_lkc\" for hierarchy \"numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\|sign_div_unsign_hoi:divider\|alt_u_div_i2f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_0" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/alt_u_div_i2f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595971895901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595971895901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\|sign_div_unsign_hoi:divider\|alt_u_div_i2f:divider\|add_sub_mkc:add_sub_1 " "Elaborating entity \"add_sub_mkc\" for hierarchy \"numericaldisplay:display\|lpm_divide:divider\|lpm_divide_b0j:auto_generated\|sign_div_unsign_hoi:divider\|alt_u_div_i2f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_1" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/db/alt_u_div_i2f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595971895903 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "aclr divider 32 1 " "Port \"aclr\" on the entity instantiation of \"divider\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "rtl/indicators/numericaldisplay.v" "divider" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1595971896891 "|top|numericaldisplay:display|lpm_divide:divider"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "clken divider 32 1 " "Port \"clken\" on the entity instantiation of \"divider\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "rtl/indicators/numericaldisplay.v" "divider" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1595971896891 "|top|numericaldisplay:display|lpm_divide:divider"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain divider 32 4 " "Port \"remain\" on the entity instantiation of \"divider\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "rtl/indicators/numericaldisplay.v" "divider" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/indicators/numericaldisplay.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1595971896891 "|top|numericaldisplay:display|lpm_divide:divider"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "rtl/sdram/sdram_system_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_up_clocks_0.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1595971896895 "|top|sdram_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu:integrated_graphics\|font_rom:font_glyphs\|font_storage " "RAM logic \"gpu:integrated_graphics\|font_rom:font_glyphs\|font_storage\" is uninferred due to asynchronous read logic" {  } { { "rtl/gpu/font_rom.v" "font_storage" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/gpu/font_rom.v" 2 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1595971900688 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1595971900688 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1595971908961 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 440 -1 0 } } { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 354 -1 0 } } { "rtl/sdram/sdram_system_new_sdram_controller_0.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/sdram/sdram_system_new_sdram_controller_0.v" 304 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1595971909074 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1595971909075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595971911604 "|top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595971911604 "|top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595971911604 "|top|DRAM_UDQM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595971911604 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1595971917939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/oliver/Projects/FPGA_Projects/CPU/hardware/output_files/top.map.smsg " "Generated suppressed messages file /home/oliver/Projects/FPGA_Projects/CPU/hardware/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1595971918274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595971918626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971918626 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/top.v" "" { Text "/home/oliver/Projects/FPGA_Projects/CPU/hardware/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595971919362 "|top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1595971919362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3720 " "Implemented 3720 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595971919362 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595971919362 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1595971919362 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3623 " "Implemented 3623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595971919362 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1595971919362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595971919362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595971919403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 28 14:31:59 2020 " "Processing ended: Tue Jul 28 14:31:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595971919403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595971919403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595971919403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595971919403 ""}
