{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 17:19:56 2013 " "Info: Processing started: Tue May 21 17:19:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Voltimetro -c Voltimetro " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Voltimetro -c Voltimetro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "reloj " "Info: Assuming node \"reloj\" is an undefined clock" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reloj" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "INT " "Info: Assuming node \"INT\" is an undefined clock" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "INT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reloj register \\obtencionFrecuenciaMuestreo:pulsos\[2\] register \\obtencionFrecuenciaMuestreo:pulsos\[5\] 29.07 MHz 34.4 ns Internal " "Info: Clock \"reloj\" has Internal fmax of 29.07 MHz between source register \"\\obtencionFrecuenciaMuestreo:pulsos\[2\]\" and destination register \"\\obtencionFrecuenciaMuestreo:pulsos\[5\]\" (period= 34.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.400 ns + Longest register register " "Info: + Longest register to register delay is 30.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\obtencionFrecuenciaMuestreo:pulsos\[2\] 1 REG LC2_G2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_G2; Fanout = 3; REG Node = '\\obtencionFrecuenciaMuestreo:pulsos\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \obtencionFrecuenciaMuestreo:pulsos[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns LessThan0~0 2 COMB LC5_G2 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC5_G2; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { \obtencionFrecuenciaMuestreo:pulsos[2] LessThan0~0 } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 6.400 ns LessThan0~1 3 COMB LC7_G2 4 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 6.400 ns; Loc. = LC7_G2; Fanout = 4; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan0~0 LessThan0~1 } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 11.900 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] 4 COMB LC3_G1 3 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC3_G1; Fanout = 3; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { LessThan0~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.100 ns obtencionFrecuenciaMuestreo~1 5 COMB LC2_G1 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 15.100 ns; Loc. = LC2_G1; Fanout = 1; COMB Node = 'obtencionFrecuenciaMuestreo~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] obtencionFrecuenciaMuestreo~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 18.300 ns obtencionFrecuenciaMuestreo~2 6 COMB LC1_G1 4 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 18.300 ns; Loc. = LC1_G1; Fanout = 4; COMB Node = 'obtencionFrecuenciaMuestreo~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { obtencionFrecuenciaMuestreo~1 obtencionFrecuenciaMuestreo~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 22.900 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT 7 COMB LC3_G3 2 " "Info: 7: + IC(3.200 ns) + CELL(1.400 ns) = 22.900 ns; Loc. = LC3_G3; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { obtencionFrecuenciaMuestreo~2 lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 23.200 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 8 COMB LC4_G3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 23.200 ns; Loc. = LC4_G3; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 23.500 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 9 COMB LC5_G3 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 23.500 ns; Loc. = LC5_G3; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 23.800 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 10 COMB LC6_G3 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 23.800 ns; Loc. = LC6_G3; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 25.000 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] 11 COMB LC7_G3 2 " "Info: 11: + IC(0.000 ns) + CELL(1.200 ns) = 25.000 ns; Loc. = LC7_G3; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.200 ns pulsos~18 12 COMB LC2_G3 1 " "Info: 12: + IC(0.500 ns) + CELL(2.700 ns) = 28.200 ns; Loc. = LC2_G3; Fanout = 1; COMB Node = 'pulsos~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] pulsos~18 } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 30.400 ns \\obtencionFrecuenciaMuestreo:pulsos\[5\] 13 REG LC1_G3 2 " "Info: 13: + IC(0.500 ns) + CELL(1.700 ns) = 30.400 ns; Loc. = LC1_G3; Fanout = 2; REG Node = '\\obtencionFrecuenciaMuestreo:pulsos\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { pulsos~18 \obtencionFrecuenciaMuestreo:pulsos[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.400 ns ( 70.39 % ) " "Info: Total cell delay = 21.400 ns ( 70.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.000 ns ( 29.61 % ) " "Info: Total interconnect delay = 9.000 ns ( 29.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.400 ns" { \obtencionFrecuenciaMuestreo:pulsos[2] LessThan0~0 LessThan0~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] obtencionFrecuenciaMuestreo~1 obtencionFrecuenciaMuestreo~2 lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] pulsos~18 \obtencionFrecuenciaMuestreo:pulsos[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.400 ns" { \obtencionFrecuenciaMuestreo:pulsos[2] {} LessThan0~0 {} LessThan0~1 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] {} obtencionFrecuenciaMuestreo~1 {} obtencionFrecuenciaMuestreo~2 {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} pulsos~18 {} \obtencionFrecuenciaMuestreo:pulsos[5] {} } { 0.000ns 0.500ns 0.500ns 2.800ns 0.500ns 0.500ns 3.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"reloj\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'reloj'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns \\obtencionFrecuenciaMuestreo:pulsos\[5\] 2 REG LC1_G3 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_G3; Fanout = 2; REG Node = '\\obtencionFrecuenciaMuestreo:pulsos\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj \obtencionFrecuenciaMuestreo:pulsos[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:pulsos[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:pulsos[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"reloj\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'reloj'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns \\obtencionFrecuenciaMuestreo:pulsos\[2\] 2 REG LC2_G2 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_G2; Fanout = 3; REG Node = '\\obtencionFrecuenciaMuestreo:pulsos\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj \obtencionFrecuenciaMuestreo:pulsos[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:pulsos[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:pulsos[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:pulsos[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:pulsos[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:pulsos[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:pulsos[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.400 ns" { \obtencionFrecuenciaMuestreo:pulsos[2] LessThan0~0 LessThan0~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] obtencionFrecuenciaMuestreo~1 obtencionFrecuenciaMuestreo~2 lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] pulsos~18 \obtencionFrecuenciaMuestreo:pulsos[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.400 ns" { \obtencionFrecuenciaMuestreo:pulsos[2] {} LessThan0~0 {} LessThan0~1 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] {} obtencionFrecuenciaMuestreo~1 {} obtencionFrecuenciaMuestreo~2 {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} pulsos~18 {} \obtencionFrecuenciaMuestreo:pulsos[5] {} } { 0.000ns 0.500ns 0.500ns 2.800ns 0.500ns 0.500ns 3.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:pulsos[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:pulsos[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:pulsos[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:pulsos[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "INT " "Info: No valid register-to-register data paths exist for clock \"INT\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "voltaje\[2\] D\[2\] INT 10.400 ns register " "Info: tsu for register \"voltaje\[2\]\" (data pin = \"D\[2\]\", clock pin = \"INT\") is 10.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.200 ns + Longest pin register " "Info: + Longest pin to register delay is 25.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns D\[2\] 1 PIN PIN_127 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_127; Fanout = 1; PIN Node = 'D\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.900 ns) + CELL(2.000 ns) 25.200 ns voltaje\[2\] 2 REG LC5_C7 8 " "Info: 2: + IC(12.900 ns) + CELL(2.000 ns) = 25.200 ns; Loc. = LC5_C7; Fanout = 8; REG Node = 'voltaje\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { D[2] voltaje[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 48.81 % ) " "Info: Total cell delay = 12.300 ns ( 48.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.900 ns ( 51.19 % ) " "Info: Total interconnect delay = 12.900 ns ( 51.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { D[2] voltaje[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { D[2] {} D[2]~out {} voltaje[2] {} } { 0.000ns 0.000ns 12.900ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT destination 17.400 ns - Shortest register " "Info: - Shortest clock path from clock \"INT\" to destination register is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 8; CLK Node = 'INT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(0.000 ns) 17.400 ns voltaje\[2\] 2 REG LC5_C7 8 " "Info: 2: + IC(7.100 ns) + CELL(0.000 ns) = 17.400 ns; Loc. = LC5_C7; Fanout = 8; REG Node = 'voltaje\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { INT voltaje[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 59.20 % ) " "Info: Total cell delay = 10.300 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 40.80 % ) " "Info: Total interconnect delay = 7.100 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { INT voltaje[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { INT {} INT~out {} voltaje[2] {} } { 0.000ns 0.000ns 7.100ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { D[2] voltaje[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { D[2] {} D[2]~out {} voltaje[2] {} } { 0.000ns 0.000ns 12.900ns } { 0.000ns 10.300ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { INT voltaje[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { INT {} INT~out {} voltaje[2] {} } { 0.000ns 0.000ns 7.100ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INT decimalesDisplay\[6\] voltaje\[1\] 270.400 ns register " "Info: tco from clock \"INT\" to destination pin \"decimalesDisplay\[6\]\" through register \"voltaje\[1\]\" is 270.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT source 17.900 ns + Longest register " "Info: + Longest clock path from clock \"INT\" to source register is 17.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 8; CLK Node = 'INT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.600 ns) + CELL(0.000 ns) 17.900 ns voltaje\[1\] 2 REG LC1_C17 7 " "Info: 2: + IC(7.600 ns) + CELL(0.000 ns) = 17.900 ns; Loc. = LC1_C17; Fanout = 7; REG Node = 'voltaje\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { INT voltaje[1] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 57.54 % ) " "Info: Total cell delay = 10.300 ns ( 57.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 42.46 % ) " "Info: Total interconnect delay = 7.600 ns ( 42.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { INT voltaje[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { INT {} INT~out {} voltaje[1] {} } { 0.000ns 0.000ns 7.600ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "251.100 ns + Longest register pin " "Info: + Longest register to pin delay is 251.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns voltaje\[1\] 1 REG LC1_C17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C17; Fanout = 7; REG Node = 'voltaje\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { voltaje[1] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 5.600 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[6\]~332 2 COMB LC4_C12 2 " "Info: 2: + IC(2.900 ns) + CELL(2.700 ns) = 5.600 ns; Loc. = LC4_C12; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[6\]~332'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { voltaje[1] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.700 ns) 12.200 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] 3 COMB LC6_C36 4 " "Info: 3: + IC(3.900 ns) + CELL(2.700 ns) = 12.200 ns; Loc. = LC6_C36; Fanout = 4; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.400 ns) 18.000 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[0\]~61 4 COMB LC7_C50 2 " "Info: 4: + IC(3.400 ns) + CELL(2.400 ns) = 18.000 ns; Loc. = LC7_C50; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[0\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 20.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[1\]~57 5 COMB LC3_C50 2 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 20.900 ns; Loc. = LC3_C50; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[1\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 26.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[2\]~27 6 COMB LC5_C44 2 " "Info: 6: + IC(2.800 ns) + CELL(2.400 ns) = 26.100 ns; Loc. = LC5_C44; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 31.600 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[3\]~33 7 COMB LC6_C33 2 " "Info: 7: + IC(3.100 ns) + CELL(2.400 ns) = 31.600 ns; Loc. = LC6_C33; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[3\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 34.500 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[4\]~39 8 COMB LC2_C33 2 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 34.500 ns; Loc. = LC2_C33; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[4\]~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 39.800 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[5\]~45 9 COMB LC6_C42 2 " "Info: 9: + IC(2.900 ns) + CELL(2.400 ns) = 39.800 ns; Loc. = LC6_C42; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[5\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 44.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~51 10 COMB LC8_C37 2 " "Info: 10: + IC(2.700 ns) + CELL(2.400 ns) = 44.900 ns; Loc. = LC8_C37; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 47.800 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]~21 11 COMB LC6_C37 30 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 47.800 ns; Loc. = LC6_C37; Fanout = 30; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.400 ns) 53.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[64\]~313 12 COMB LC5_C50 2 " "Info: 12: + IC(3.700 ns) + CELL(2.400 ns) = 53.900 ns; Loc. = LC5_C50; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[64\]~313'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[64]~313 } "NODE_NAME" } } { "db/alt_u_div_qne.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/alt_u_div_qne.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.400 ns) 59.000 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[2\]~COUT 13 COMB LC7_C27 2 " "Info: 13: + IC(3.700 ns) + CELL(1.400 ns) = 59.000 ns; Loc. = LC7_C27; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[64]~313 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 59.300 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[3\]~COUT 14 COMB LC8_C27 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 59.300 ns; Loc. = LC8_C27; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 60.700 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[4\]~COUT 15 COMB LC1_C29 2 " "Info: 15: + IC(1.100 ns) + CELL(0.300 ns) = 60.700 ns; Loc. = LC1_C29; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 61.000 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[5\]~COUT 16 COMB LC2_C29 2 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 61.000 ns; Loc. = LC2_C29; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 61.300 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[6\]~COUT 17 COMB LC3_C29 2 " "Info: 17: + IC(0.000 ns) + CELL(0.300 ns) = 61.300 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 61.600 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[7\]~COUT 18 COMB LC4_C29 1 " "Info: 18: + IC(0.000 ns) + CELL(0.300 ns) = 61.600 ns; Loc. = LC4_C29; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 62.800 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~25 19 COMB LC5_C29 31 " "Info: 19: + IC(0.000 ns) + CELL(1.200 ns) = 62.800 ns; Loc. = LC5_C29; Fanout = 31; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.400 ns) 69.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[73\]~317 20 COMB LC2_C44 4 " "Info: 20: + IC(4.700 ns) + CELL(2.400 ns) = 69.900 ns; Loc. = LC2_C44; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[73\]~317'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[73]~317 } "NODE_NAME" } } { "db/alt_u_div_qne.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/alt_u_div_qne.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 74.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[2\]~COUT 21 COMB LC7_C49 2 " "Info: 21: + IC(2.800 ns) + CELL(1.400 ns) = 74.100 ns; Loc. = LC7_C49; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[73]~317 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 74.400 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[3\]~COUT 22 COMB LC8_C49 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 74.400 ns; Loc. = LC8_C49; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 75.800 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[4\]~COUT 23 COMB LC1_C51 2 " "Info: 23: + IC(1.100 ns) + CELL(0.300 ns) = 75.800 ns; Loc. = LC1_C51; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 76.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[5\]~COUT 24 COMB LC2_C51 2 " "Info: 24: + IC(0.000 ns) + CELL(0.300 ns) = 76.100 ns; Loc. = LC2_C51; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 76.400 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[6\]~COUT 25 COMB LC3_C51 2 " "Info: 25: + IC(0.000 ns) + CELL(0.300 ns) = 76.400 ns; Loc. = LC3_C51; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 76.700 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[7\]~COUT 26 COMB LC4_C51 1 " "Info: 26: + IC(0.000 ns) + CELL(0.300 ns) = 76.700 ns; Loc. = LC4_C51; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 77.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[8\]~25 27 COMB LC5_C51 35 " "Info: 27: + IC(0.000 ns) + CELL(1.200 ns) = 77.900 ns; Loc. = LC5_C51; Fanout = 35; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[8\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.400 ns) 88.200 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[83\]~324 28 COMB LC3_C21 2 " "Info: 28: + IC(7.900 ns) + CELL(2.400 ns) = 88.200 ns; Loc. = LC3_C21; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[83\]~324'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[83]~324 } "NODE_NAME" } } { "db/alt_u_div_qne.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/alt_u_div_qne.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 92.600 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[3\]~COUT 29 COMB LC8_C7 2 " "Info: 29: + IC(3.000 ns) + CELL(1.400 ns) = 92.600 ns; Loc. = LC8_C7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[83]~324 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 94.000 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[4\]~COUT 30 COMB LC1_C9 2 " "Info: 30: + IC(1.100 ns) + CELL(0.300 ns) = 94.000 ns; Loc. = LC1_C9; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 94.300 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[5\]~COUT 31 COMB LC2_C9 2 " "Info: 31: + IC(0.000 ns) + CELL(0.300 ns) = 94.300 ns; Loc. = LC2_C9; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 94.600 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[6\]~COUT 32 COMB LC3_C9 2 " "Info: 32: + IC(0.000 ns) + CELL(0.300 ns) = 94.600 ns; Loc. = LC3_C9; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 94.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[7\]~COUT 33 COMB LC4_C9 1 " "Info: 33: + IC(0.000 ns) + CELL(0.300 ns) = 94.900 ns; Loc. = LC4_C9; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 96.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[8\]~25 34 COMB LC5_C9 29 " "Info: 34: + IC(0.000 ns) + CELL(1.200 ns) = 96.100 ns; Loc. = LC5_C9; Fanout = 29; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[8\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(2.700 ns) 104.500 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[1\]~83 35 COMB LC2_C24 2 " "Info: 35: + IC(5.700 ns) + CELL(2.700 ns) = 104.500 ns; Loc. = LC2_C24; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[1\]~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 109.700 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[2\]~75 36 COMB LC2_C25 2 " "Info: 36: + IC(2.800 ns) + CELL(2.400 ns) = 109.700 ns; Loc. = LC2_C25; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[2\]~75'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 114.800 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[3\]~67 37 COMB LC2_C23 2 " "Info: 37: + IC(2.700 ns) + CELL(2.400 ns) = 114.800 ns; Loc. = LC2_C23; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[3\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.400 ns) 120.700 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[4\]~59 38 COMB LC6_C2 2 " "Info: 38: + IC(3.500 ns) + CELL(2.400 ns) = 120.700 ns; Loc. = LC6_C2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[4\]~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 123.600 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[5\]~49 39 COMB LC3_C2 2 " "Info: 39: + IC(0.500 ns) + CELL(2.400 ns) = 123.600 ns; Loc. = LC3_C2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[5\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 129.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[6\]~33 40 COMB LC2_C13 2 " "Info: 40: + IC(3.100 ns) + CELL(2.400 ns) = 129.100 ns; Loc. = LC2_C13; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[6\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 134.300 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[7\]~41 41 COMB LC1_C15 1 " "Info: 41: + IC(2.800 ns) + CELL(2.400 ns) = 134.300 ns; Loc. = LC1_C15; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[7\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 139.600 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[8\]~25 42 COMB LC1_C21 22 " "Info: 42: + IC(2.900 ns) + CELL(2.400 ns) = 139.600 ns; Loc. = LC1_C21; Fanout = 22; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[8\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.400 ns) 146.600 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[1\]~31 43 COMB LC5_C4 2 " "Info: 43: + IC(4.600 ns) + CELL(2.400 ns) = 146.600 ns; Loc. = LC5_C4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[1\]~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 149.500 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[2\]~39 44 COMB LC1_C4 2 " "Info: 44: + IC(0.500 ns) + CELL(2.400 ns) = 149.500 ns; Loc. = LC1_C4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.400 ns) 158.000 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[3\]~71 45 COMB LC2_B42 2 " "Info: 45: + IC(6.100 ns) + CELL(2.400 ns) = 158.000 ns; Loc. = LC2_B42; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[3\]~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 163.200 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[4\]~63 46 COMB LC3_B37 2 " "Info: 46: + IC(2.800 ns) + CELL(2.400 ns) = 163.200 ns; Loc. = LC3_B37; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[4\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.400 ns) 169.700 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[5\]~55 47 COMB LC3_B10 2 " "Info: 47: + IC(4.100 ns) + CELL(2.400 ns) = 169.700 ns; Loc. = LC3_B10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[5\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 175.100 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~47 48 COMB LC1_B20 2 " "Info: 48: + IC(3.000 ns) + CELL(2.400 ns) = 175.100 ns; Loc. = LC1_B20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 180.500 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]~23 49 COMB LC2_B5 14 " "Info: 49: + IC(3.000 ns) + CELL(2.400 ns) = 180.500 ns; Loc. = LC2_B5; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.700 ns) 188.200 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|StageOut\[64\]~165 50 COMB LC3_C19 3 " "Info: 50: + IC(5.000 ns) + CELL(2.700 ns) = 188.200 ns; Loc. = LC3_C19; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|StageOut\[64\]~165'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/alt_u_div_4le.tdf" 69 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 191.400 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[2\]~41 51 COMB LC1_C19 2 " "Info: 51: + IC(0.500 ns) + CELL(2.700 ns) = 191.400 ns; Loc. = LC1_C19; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[2\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 196.800 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[3\]~49 52 COMB LC1_C3 1 " "Info: 52: + IC(3.000 ns) + CELL(2.400 ns) = 196.800 ns; Loc. = LC1_C3; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[3\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.400 ns) 205.300 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[4\]~81 53 COMB LC1_B42 1 " "Info: 53: + IC(6.100 ns) + CELL(2.400 ns) = 205.300 ns; Loc. = LC1_B42; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[4\]~81'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 210.400 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[5\]~73 54 COMB LC1_B37 1 " "Info: 54: + IC(2.700 ns) + CELL(2.400 ns) = 210.400 ns; Loc. = LC1_B37; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[5\]~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.400 ns) 216.900 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[6\]~65 55 COMB LC2_B10 1 " "Info: 55: + IC(4.100 ns) + CELL(2.400 ns) = 216.900 ns; Loc. = LC2_B10; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[6\]~65'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 222.300 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[7\]~57 56 COMB LC2_B20 1 " "Info: 56: + IC(3.000 ns) + CELL(2.400 ns) = 222.300 ns; Loc. = LC2_B20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[7\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 227.700 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~25 57 COMB LC1_B5 3 " "Info: 57: + IC(3.000 ns) + CELL(2.400 ns) = 227.700 ns; Loc. = LC1_B5; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.700 ns) 234.700 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|StageOut\[73\]~164 58 COMB LC6_C3 7 " "Info: 58: + IC(4.300 ns) + CELL(2.700 ns) = 234.700 ns; Loc. = LC6_C3; Fanout = 7; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|StageOut\[73\]~164'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[73]~164 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/db/alt_u_div_4le.tdf" 69 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.700 ns) 242.100 ns codificador7Segmentos:mostrarDecimalesDisplay\|Mux0~5 59 COMB LC7_C40 1 " "Info: 59: + IC(4.700 ns) + CELL(2.700 ns) = 242.100 ns; Loc. = LC7_C40; Fanout = 1; COMB Node = 'codificador7Segmentos:mostrarDecimalesDisplay\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[73]~164 codificador7Segmentos:mostrarDecimalesDisplay|Mux0~5 } "NODE_NAME" } } { "codificador7Segmentos.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/codificador7Segmentos.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(5.000 ns) 251.100 ns decimalesDisplay\[6\] 60 PIN PIN_17 0 " "Info: 60: + IC(4.000 ns) + CELL(5.000 ns) = 251.100 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'decimalesDisplay\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { codificador7Segmentos:mostrarDecimalesDisplay|Mux0~5 decimalesDisplay[6] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "110.300 ns ( 43.93 % ) " "Info: Total cell delay = 110.300 ns ( 43.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "140.800 ns ( 56.07 % ) " "Info: Total interconnect delay = 140.800 ns ( 56.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "251.100 ns" { voltaje[1] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[64]~313 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[73]~317 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[83]~324 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[73]~164 codificador7Segmentos:mostrarDecimalesDisplay|Mux0~5 decimalesDisplay[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "251.100 ns" { voltaje[1] {} lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 {} lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[64]~313 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[73]~317 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[83]~324 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[73]~164 {} codificador7Segmentos:mostrarDecimalesDisplay|Mux0~5 {} decimalesDisplay[6] {} } { 0.000ns 2.900ns 3.900ns 3.400ns 0.500ns 2.800ns 3.100ns 0.500ns 2.900ns 2.700ns 0.500ns 3.700ns 3.700ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 4.700ns 2.800ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 7.900ns 3.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 5.700ns 2.800ns 2.700ns 3.500ns 0.500ns 3.100ns 2.800ns 2.900ns 4.600ns 0.500ns 6.100ns 2.800ns 4.100ns 3.000ns 3.000ns 5.000ns 0.500ns 3.000ns 6.100ns 2.700ns 4.100ns 3.000ns 3.000ns 4.300ns 4.700ns 4.000ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { INT voltaje[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { INT {} INT~out {} voltaje[1] {} } { 0.000ns 0.000ns 7.600ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "251.100 ns" { voltaje[1] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[64]~313 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[73]~317 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[83]~324 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[73]~164 codificador7Segmentos:mostrarDecimalesDisplay|Mux0~5 decimalesDisplay[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "251.100 ns" { voltaje[1] {} lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 {} lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[64]~313 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[73]~317 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[83]~324 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[73]~164 {} codificador7Segmentos:mostrarDecimalesDisplay|Mux0~5 {} decimalesDisplay[6] {} } { 0.000ns 2.900ns 3.900ns 3.400ns 0.500ns 2.800ns 3.100ns 0.500ns 2.900ns 2.700ns 0.500ns 3.700ns 3.700ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 4.700ns 2.800ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 7.900ns 3.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 5.700ns 2.800ns 2.700ns 3.500ns 0.500ns 3.100ns 2.800ns 2.900ns 4.600ns 0.500ns 6.100ns 2.800ns 4.100ns 3.000ns 3.000ns 5.000ns 0.500ns 3.000ns 6.100ns 2.700ns 4.100ns 3.000ns 3.000ns 4.300ns 4.700ns 4.000ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "voltaje\[5\] D\[5\] INT 2.200 ns register " "Info: th for register \"voltaje\[5\]\" (data pin = \"D\[5\]\", clock pin = \"INT\") is 2.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT destination 17.700 ns + Longest register " "Info: + Longest clock path from clock \"INT\" to destination register is 17.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 8; CLK Node = 'INT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.000 ns) 17.700 ns voltaje\[5\] 2 REG LC5_C11 10 " "Info: 2: + IC(7.400 ns) + CELL(0.000 ns) = 17.700 ns; Loc. = LC5_C11; Fanout = 10; REG Node = 'voltaje\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { INT voltaje[5] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 58.19 % ) " "Info: Total cell delay = 10.300 ns ( 58.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 41.81 % ) " "Info: Total interconnect delay = 7.400 ns ( 41.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.700 ns" { INT voltaje[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.700 ns" { INT {} INT~out {} voltaje[5] {} } { 0.000ns 0.000ns 7.400ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 18.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns D\[5\] 1 PIN PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_115; Fanout = 1; PIN Node = 'D\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(1.700 ns) 18.600 ns voltaje\[5\] 2 REG LC5_C11 10 " "Info: 2: + IC(6.600 ns) + CELL(1.700 ns) = 18.600 ns; Loc. = LC5_C11; Fanout = 10; REG Node = 'voltaje\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { D[5] voltaje[5] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 64.52 % ) " "Info: Total cell delay = 12.000 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 35.48 % ) " "Info: Total interconnect delay = 6.600 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.600 ns" { D[5] voltaje[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.600 ns" { D[5] {} D[5]~out {} voltaje[5] {} } { 0.000ns 0.000ns 6.600ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.700 ns" { INT voltaje[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.700 ns" { INT {} INT~out {} voltaje[5] {} } { 0.000ns 0.000ns 7.400ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.600 ns" { D[5] voltaje[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.600 ns" { D[5] {} D[5]~out {} voltaje[5] {} } { 0.000ns 0.000ns 6.600ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 17:19:57 2013 " "Info: Processing ended: Tue May 21 17:19:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
