Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jun 22 13:45:10 2021
| Host         : DESKTOP-UQ6RRIG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SevenSeg_Demo_timing_summary_routed.rpt -pb SevenSeg_Demo_timing_summary_routed.pb -rpx SevenSeg_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSeg_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.489        0.000                      0                  646        0.263        0.000                      0                  646        4.500        0.000                       0                   318  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.489        0.000                      0                  638        0.263        0.000                      0                  638        4.500        0.000                       0                   318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.415        0.000                      0                    8        0.876        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 Count_divider_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_r_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 4.936ns (65.445%)  route 2.606ns (34.555%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.638     5.241    CLK_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  Count_divider_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     5.759 f  Count_divider_r_reg[3]/Q
                         net (fo=3, routed)           0.965     6.723    Count_divider_r_reg[3]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.124     6.847 r  contr_vect_r[7]_i_89/O
                         net (fo=1, routed)           0.000     6.847    contr_vect_r[7]_i_89_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  contr_vect_r_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.397    contr_vect_r_reg[7]_i_76_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  contr_vect_r_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.511    contr_vect_r_reg[7]_i_68_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  contr_vect_r_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.625    contr_vect_r_reg[7]_i_59_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  contr_vect_r_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.739    contr_vect_r_reg[7]_i_50_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  contr_vect_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009     7.862    contr_vect_r_reg[7]_i_41_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  contr_vect_r_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.976    contr_vect_r_reg[7]_i_32_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  contr_vect_r_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.090    contr_vect_r_reg[7]_i_23_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  contr_vect_r_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.204    contr_vect_r_reg[7]_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 f  contr_vect_r_reg[7]_i_7/CO[3]
                         net (fo=73, routed)          1.624     9.942    contr_vect_r_reg[7]_i_7_n_0
    SLICE_X8Y66          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  Count_divider_r[0]_i_7/O
                         net (fo=1, routed)           0.000    10.066    Count_divider_r[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.579 r  Count_divider_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.579    Count_divider_r_reg[0]_i_2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.696 r  Count_divider_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    Count_divider_r_reg[4]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.813 r  Count_divider_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.813    Count_divider_r_reg[8]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.930 r  Count_divider_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.930    Count_divider_r_reg[12]_i_1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.047 r  Count_divider_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    Count_divider_r_reg[16]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.164 r  Count_divider_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.164    Count_divider_r_reg[20]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.281 r  Count_divider_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    Count_divider_r_reg[24]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  Count_divider_r_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    Count_divider_r_reg[28]_i_1_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  Count_divider_r_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.524    Count_divider_r_reg[32]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  Count_divider_r_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    Count_divider_r_reg[36]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  Count_divider_r_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    Count_divider_r_reg[40]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  Count_divider_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    Count_divider_r_reg[44]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  Count_divider_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    Count_divider_r_reg[48]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  Count_divider_r_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    Count_divider_r_reg[52]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.226 r  Count_divider_r_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    Count_divider_r_reg[56]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  Count_divider_r_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.343    Count_divider_r_reg[60]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  Count_divider_r_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.460    Count_divider_r_reg[64]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.783 r  Count_divider_r_reg[68]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.783    Count_divider_r_reg[68]_i_1_n_6
    SLICE_X8Y83          FDRE                                         r  Count_divider_r_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.517    14.940    CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  Count_divider_r_reg[69]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.109    15.272    Count_divider_r_reg[69]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 Count_divider_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_b_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 4.936ns (65.466%)  route 2.604ns (34.534%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  Count_divider_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518     5.836 f  Count_divider_b_reg[3]/Q
                         net (fo=3, routed)           0.965     6.800    Count_divider_b_reg[3]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.924 r  contr_vect_b[7]_i_87/O
                         net (fo=1, routed)           0.000     6.924    contr_vect_b[7]_i_87_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.474 r  contr_vect_b_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.474    contr_vect_b_reg[7]_i_74_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  contr_vect_b_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.588    contr_vect_b_reg[7]_i_66_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  contr_vect_b_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.702    contr_vect_b_reg[7]_i_57_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  contr_vect_b_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.009     7.825    contr_vect_b_reg[7]_i_48_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  contr_vect_b_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.939    contr_vect_b_reg[7]_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  contr_vect_b_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.053    contr_vect_b_reg[7]_i_30_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.167 r  contr_vect_b_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.167    contr_vect_b_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.281 r  contr_vect_b_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.281    contr_vect_b_reg[7]_i_10_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.395 f  contr_vect_b_reg[7]_i_3/CO[3]
                         net (fo=73, routed)          1.621    10.016    contr_vect_b_reg[7]_i_3_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124    10.140 r  Count_divider_b[0]_i_7/O
                         net (fo=1, routed)           0.000    10.140    Count_divider_b[0]_i_7_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.653 r  Count_divider_b_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    Count_divider_b_reg[0]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  Count_divider_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    Count_divider_b_reg[4]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  Count_divider_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    Count_divider_b_reg[8]_i_1_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  Count_divider_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    Count_divider_b_reg[12]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  Count_divider_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.121    Count_divider_b_reg[16]_i_1_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  Count_divider_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.238    Count_divider_b_reg[20]_i_1_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.355 r  Count_divider_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    Count_divider_b_reg[24]_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.472 r  Count_divider_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.481    Count_divider_b_reg[28]_i_1_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  Count_divider_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    Count_divider_b_reg[32]_i_1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.715 r  Count_divider_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.715    Count_divider_b_reg[36]_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.832 r  Count_divider_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    Count_divider_b_reg[40]_i_1_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.949 r  Count_divider_b_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.949    Count_divider_b_reg[44]_i_1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.066 r  Count_divider_b_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    Count_divider_b_reg[48]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.183 r  Count_divider_b_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.183    Count_divider_b_reg[52]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.300 r  Count_divider_b_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.300    Count_divider_b_reg[56]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  Count_divider_b_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.417    Count_divider_b_reg[60]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.534 r  Count_divider_b_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.534    Count_divider_b_reg[64]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.857 r  Count_divider_b_reg[68]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.857    Count_divider_b_reg[68]_i_1_n_6
    SLICE_X6Y84          FDRE                                         r  Count_divider_b_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.597    15.020    CLK_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  Count_divider_b_reg[69]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.109    15.352    Count_divider_b_reg[69]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -12.857    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 Count_divider_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_g_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 4.936ns (65.570%)  route 2.592ns (34.430%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.720     5.323    CLK_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  Count_divider_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  Count_divider_g_reg[3]/Q
                         net (fo=3, routed)           0.965     6.805    Count_divider_g_reg[3]
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.124     6.929 r  contr_vect[7]_i_86/O
                         net (fo=1, routed)           0.000     6.929    contr_vect[7]_i_86_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.479 r  contr_vect_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.479    contr_vect_reg[7]_i_73_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  contr_vect_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     7.593    contr_vect_reg[7]_i_65_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  contr_vect_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.707    contr_vect_reg[7]_i_56_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  contr_vect_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.821    contr_vect_reg[7]_i_47_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  contr_vect_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.935    contr_vect_reg[7]_i_38_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  contr_vect_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.049    contr_vect_reg[7]_i_29_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.163 r  contr_vect_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009     8.172    contr_vect_reg[7]_i_20_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.286 r  contr_vect_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.286    contr_vect_reg[7]_i_10_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.400 f  contr_vect_reg[7]_i_3/CO[3]
                         net (fo=73, routed)          1.609    10.010    data0
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.124    10.134 r  Count_divider_g[0]_i_7/O
                         net (fo=1, routed)           0.000    10.134    Count_divider_g[0]_i_7_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.647 r  Count_divider_g_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    Count_divider_g_reg[0]_i_2_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  Count_divider_g_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.764    Count_divider_g_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  Count_divider_g_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.881    Count_divider_g_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  Count_divider_g_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    Count_divider_g_reg[12]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  Count_divider_g_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    Count_divider_g_reg[16]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  Count_divider_g_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.232    Count_divider_g_reg[20]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  Count_divider_g_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.349    Count_divider_g_reg[24]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  Count_divider_g_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    Count_divider_g_reg[28]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  Count_divider_g_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    Count_divider_g_reg[32]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.700 r  Count_divider_g_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.700    Count_divider_g_reg[36]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  Count_divider_g_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.826    Count_divider_g_reg[40]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.943 r  Count_divider_g_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.943    Count_divider_g_reg[44]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.060 r  Count_divider_g_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.060    Count_divider_g_reg[48]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.177 r  Count_divider_g_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.177    Count_divider_g_reg[52]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.294 r  Count_divider_g_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.294    Count_divider_g_reg[56]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.411 r  Count_divider_g_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.411    Count_divider_g_reg[60]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.528 r  Count_divider_g_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.528    Count_divider_g_reg[64]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.851 r  Count_divider_g_reg[68]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.851    Count_divider_g_reg[68]_i_1_n_6
    SLICE_X2Y81          FDRE                                         r  Count_divider_g_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.595    15.018    CLK_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Count_divider_g_reg[69]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.109    15.350    Count_divider_g_reg[69]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 Count_divider_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_r_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 4.852ns (65.056%)  route 2.606ns (34.944%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.638     5.241    CLK_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  Count_divider_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     5.759 f  Count_divider_r_reg[3]/Q
                         net (fo=3, routed)           0.965     6.723    Count_divider_r_reg[3]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.124     6.847 r  contr_vect_r[7]_i_89/O
                         net (fo=1, routed)           0.000     6.847    contr_vect_r[7]_i_89_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  contr_vect_r_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.397    contr_vect_r_reg[7]_i_76_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  contr_vect_r_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.511    contr_vect_r_reg[7]_i_68_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  contr_vect_r_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.625    contr_vect_r_reg[7]_i_59_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  contr_vect_r_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.739    contr_vect_r_reg[7]_i_50_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  contr_vect_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009     7.862    contr_vect_r_reg[7]_i_41_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  contr_vect_r_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.976    contr_vect_r_reg[7]_i_32_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  contr_vect_r_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.090    contr_vect_r_reg[7]_i_23_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  contr_vect_r_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.204    contr_vect_r_reg[7]_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 f  contr_vect_r_reg[7]_i_7/CO[3]
                         net (fo=73, routed)          1.624     9.942    contr_vect_r_reg[7]_i_7_n_0
    SLICE_X8Y66          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  Count_divider_r[0]_i_7/O
                         net (fo=1, routed)           0.000    10.066    Count_divider_r[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.579 r  Count_divider_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.579    Count_divider_r_reg[0]_i_2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.696 r  Count_divider_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    Count_divider_r_reg[4]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.813 r  Count_divider_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.813    Count_divider_r_reg[8]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.930 r  Count_divider_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.930    Count_divider_r_reg[12]_i_1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.047 r  Count_divider_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    Count_divider_r_reg[16]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.164 r  Count_divider_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.164    Count_divider_r_reg[20]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.281 r  Count_divider_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    Count_divider_r_reg[24]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  Count_divider_r_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    Count_divider_r_reg[28]_i_1_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  Count_divider_r_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.524    Count_divider_r_reg[32]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  Count_divider_r_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    Count_divider_r_reg[36]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  Count_divider_r_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    Count_divider_r_reg[40]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  Count_divider_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    Count_divider_r_reg[44]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  Count_divider_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    Count_divider_r_reg[48]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  Count_divider_r_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    Count_divider_r_reg[52]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.226 r  Count_divider_r_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    Count_divider_r_reg[56]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  Count_divider_r_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.343    Count_divider_r_reg[60]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  Count_divider_r_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.460    Count_divider_r_reg[64]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.699 r  Count_divider_r_reg[68]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.699    Count_divider_r_reg[68]_i_1_n_5
    SLICE_X8Y83          FDRE                                         r  Count_divider_r_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.517    14.940    CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  Count_divider_r_reg[70]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.109    15.272    Count_divider_r_reg[70]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -12.699    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 Count_divider_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_b_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 4.852ns (65.077%)  route 2.604ns (34.923%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  Count_divider_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518     5.836 f  Count_divider_b_reg[3]/Q
                         net (fo=3, routed)           0.965     6.800    Count_divider_b_reg[3]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.924 r  contr_vect_b[7]_i_87/O
                         net (fo=1, routed)           0.000     6.924    contr_vect_b[7]_i_87_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.474 r  contr_vect_b_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.474    contr_vect_b_reg[7]_i_74_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  contr_vect_b_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.588    contr_vect_b_reg[7]_i_66_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  contr_vect_b_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.702    contr_vect_b_reg[7]_i_57_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  contr_vect_b_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.009     7.825    contr_vect_b_reg[7]_i_48_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  contr_vect_b_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.939    contr_vect_b_reg[7]_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  contr_vect_b_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.053    contr_vect_b_reg[7]_i_30_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.167 r  contr_vect_b_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.167    contr_vect_b_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.281 r  contr_vect_b_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.281    contr_vect_b_reg[7]_i_10_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.395 f  contr_vect_b_reg[7]_i_3/CO[3]
                         net (fo=73, routed)          1.621    10.016    contr_vect_b_reg[7]_i_3_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124    10.140 r  Count_divider_b[0]_i_7/O
                         net (fo=1, routed)           0.000    10.140    Count_divider_b[0]_i_7_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.653 r  Count_divider_b_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    Count_divider_b_reg[0]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  Count_divider_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    Count_divider_b_reg[4]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  Count_divider_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    Count_divider_b_reg[8]_i_1_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  Count_divider_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    Count_divider_b_reg[12]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  Count_divider_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.121    Count_divider_b_reg[16]_i_1_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  Count_divider_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.238    Count_divider_b_reg[20]_i_1_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.355 r  Count_divider_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    Count_divider_b_reg[24]_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.472 r  Count_divider_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.481    Count_divider_b_reg[28]_i_1_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  Count_divider_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    Count_divider_b_reg[32]_i_1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.715 r  Count_divider_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.715    Count_divider_b_reg[36]_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.832 r  Count_divider_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    Count_divider_b_reg[40]_i_1_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.949 r  Count_divider_b_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.949    Count_divider_b_reg[44]_i_1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.066 r  Count_divider_b_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    Count_divider_b_reg[48]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.183 r  Count_divider_b_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.183    Count_divider_b_reg[52]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.300 r  Count_divider_b_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.300    Count_divider_b_reg[56]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  Count_divider_b_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.417    Count_divider_b_reg[60]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.534 r  Count_divider_b_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.534    Count_divider_b_reg[64]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.773 r  Count_divider_b_reg[68]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.773    Count_divider_b_reg[68]_i_1_n_5
    SLICE_X6Y84          FDRE                                         r  Count_divider_b_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.597    15.020    CLK_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  Count_divider_b_reg[70]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.109    15.352    Count_divider_b_reg[70]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 Count_divider_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_g_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 4.852ns (65.181%)  route 2.592ns (34.819%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.720     5.323    CLK_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  Count_divider_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  Count_divider_g_reg[3]/Q
                         net (fo=3, routed)           0.965     6.805    Count_divider_g_reg[3]
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.124     6.929 r  contr_vect[7]_i_86/O
                         net (fo=1, routed)           0.000     6.929    contr_vect[7]_i_86_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.479 r  contr_vect_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.479    contr_vect_reg[7]_i_73_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  contr_vect_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     7.593    contr_vect_reg[7]_i_65_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  contr_vect_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.707    contr_vect_reg[7]_i_56_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  contr_vect_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.821    contr_vect_reg[7]_i_47_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  contr_vect_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.935    contr_vect_reg[7]_i_38_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  contr_vect_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.049    contr_vect_reg[7]_i_29_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.163 r  contr_vect_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009     8.172    contr_vect_reg[7]_i_20_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.286 r  contr_vect_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.286    contr_vect_reg[7]_i_10_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.400 f  contr_vect_reg[7]_i_3/CO[3]
                         net (fo=73, routed)          1.609    10.010    data0
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.124    10.134 r  Count_divider_g[0]_i_7/O
                         net (fo=1, routed)           0.000    10.134    Count_divider_g[0]_i_7_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.647 r  Count_divider_g_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    Count_divider_g_reg[0]_i_2_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  Count_divider_g_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.764    Count_divider_g_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  Count_divider_g_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.881    Count_divider_g_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  Count_divider_g_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    Count_divider_g_reg[12]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  Count_divider_g_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    Count_divider_g_reg[16]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  Count_divider_g_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.232    Count_divider_g_reg[20]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  Count_divider_g_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.349    Count_divider_g_reg[24]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  Count_divider_g_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    Count_divider_g_reg[28]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  Count_divider_g_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    Count_divider_g_reg[32]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.700 r  Count_divider_g_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.700    Count_divider_g_reg[36]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  Count_divider_g_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.826    Count_divider_g_reg[40]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.943 r  Count_divider_g_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.943    Count_divider_g_reg[44]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.060 r  Count_divider_g_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.060    Count_divider_g_reg[48]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.177 r  Count_divider_g_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.177    Count_divider_g_reg[52]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.294 r  Count_divider_g_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.294    Count_divider_g_reg[56]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.411 r  Count_divider_g_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.411    Count_divider_g_reg[60]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.528 r  Count_divider_g_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.528    Count_divider_g_reg[64]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.767 r  Count_divider_g_reg[68]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.767    Count_divider_g_reg[68]_i_1_n_5
    SLICE_X2Y81          FDRE                                         r  Count_divider_g_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.595    15.018    CLK_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Count_divider_g_reg[70]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.109    15.350    Count_divider_g_reg[70]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 Count_divider_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_r_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 4.832ns (64.962%)  route 2.606ns (35.038%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.638     5.241    CLK_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  Count_divider_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     5.759 f  Count_divider_r_reg[3]/Q
                         net (fo=3, routed)           0.965     6.723    Count_divider_r_reg[3]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.124     6.847 r  contr_vect_r[7]_i_89/O
                         net (fo=1, routed)           0.000     6.847    contr_vect_r[7]_i_89_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  contr_vect_r_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.397    contr_vect_r_reg[7]_i_76_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  contr_vect_r_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.511    contr_vect_r_reg[7]_i_68_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  contr_vect_r_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.625    contr_vect_r_reg[7]_i_59_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  contr_vect_r_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.739    contr_vect_r_reg[7]_i_50_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  contr_vect_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009     7.862    contr_vect_r_reg[7]_i_41_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  contr_vect_r_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.976    contr_vect_r_reg[7]_i_32_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  contr_vect_r_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.090    contr_vect_r_reg[7]_i_23_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  contr_vect_r_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.204    contr_vect_r_reg[7]_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 f  contr_vect_r_reg[7]_i_7/CO[3]
                         net (fo=73, routed)          1.624     9.942    contr_vect_r_reg[7]_i_7_n_0
    SLICE_X8Y66          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  Count_divider_r[0]_i_7/O
                         net (fo=1, routed)           0.000    10.066    Count_divider_r[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.579 r  Count_divider_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.579    Count_divider_r_reg[0]_i_2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.696 r  Count_divider_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    Count_divider_r_reg[4]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.813 r  Count_divider_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.813    Count_divider_r_reg[8]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.930 r  Count_divider_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.930    Count_divider_r_reg[12]_i_1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.047 r  Count_divider_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    Count_divider_r_reg[16]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.164 r  Count_divider_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.164    Count_divider_r_reg[20]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.281 r  Count_divider_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    Count_divider_r_reg[24]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  Count_divider_r_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    Count_divider_r_reg[28]_i_1_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  Count_divider_r_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.524    Count_divider_r_reg[32]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  Count_divider_r_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    Count_divider_r_reg[36]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  Count_divider_r_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    Count_divider_r_reg[40]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  Count_divider_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    Count_divider_r_reg[44]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  Count_divider_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    Count_divider_r_reg[48]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  Count_divider_r_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    Count_divider_r_reg[52]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.226 r  Count_divider_r_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    Count_divider_r_reg[56]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  Count_divider_r_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.343    Count_divider_r_reg[60]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  Count_divider_r_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.460    Count_divider_r_reg[64]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.679 r  Count_divider_r_reg[68]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.679    Count_divider_r_reg[68]_i_1_n_7
    SLICE_X8Y83          FDRE                                         r  Count_divider_r_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.517    14.940    CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  Count_divider_r_reg[68]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.109    15.272    Count_divider_r_reg[68]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 Count_divider_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_b_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 4.832ns (64.983%)  route 2.604ns (35.017%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.715     5.318    CLK_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  Count_divider_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.518     5.836 f  Count_divider_b_reg[3]/Q
                         net (fo=3, routed)           0.965     6.800    Count_divider_b_reg[3]
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.924 r  contr_vect_b[7]_i_87/O
                         net (fo=1, routed)           0.000     6.924    contr_vect_b[7]_i_87_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.474 r  contr_vect_b_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.474    contr_vect_b_reg[7]_i_74_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  contr_vect_b_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.588    contr_vect_b_reg[7]_i_66_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  contr_vect_b_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.702    contr_vect_b_reg[7]_i_57_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  contr_vect_b_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.009     7.825    contr_vect_b_reg[7]_i_48_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  contr_vect_b_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.939    contr_vect_b_reg[7]_i_39_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  contr_vect_b_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.053    contr_vect_b_reg[7]_i_30_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.167 r  contr_vect_b_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.167    contr_vect_b_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.281 r  contr_vect_b_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.281    contr_vect_b_reg[7]_i_10_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.395 f  contr_vect_b_reg[7]_i_3/CO[3]
                         net (fo=73, routed)          1.621    10.016    contr_vect_b_reg[7]_i_3_n_0
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.124    10.140 r  Count_divider_b[0]_i_7/O
                         net (fo=1, routed)           0.000    10.140    Count_divider_b[0]_i_7_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.653 r  Count_divider_b_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    Count_divider_b_reg[0]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  Count_divider_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    Count_divider_b_reg[4]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  Count_divider_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    Count_divider_b_reg[8]_i_1_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  Count_divider_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    Count_divider_b_reg[12]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  Count_divider_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.121    Count_divider_b_reg[16]_i_1_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.238 r  Count_divider_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.238    Count_divider_b_reg[20]_i_1_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.355 r  Count_divider_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    Count_divider_b_reg[24]_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.472 r  Count_divider_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.481    Count_divider_b_reg[28]_i_1_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  Count_divider_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    Count_divider_b_reg[32]_i_1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.715 r  Count_divider_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.715    Count_divider_b_reg[36]_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.832 r  Count_divider_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    Count_divider_b_reg[40]_i_1_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.949 r  Count_divider_b_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.949    Count_divider_b_reg[44]_i_1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.066 r  Count_divider_b_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    Count_divider_b_reg[48]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.183 r  Count_divider_b_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.183    Count_divider_b_reg[52]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.300 r  Count_divider_b_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.300    Count_divider_b_reg[56]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.417 r  Count_divider_b_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.417    Count_divider_b_reg[60]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.534 r  Count_divider_b_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.534    Count_divider_b_reg[64]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.753 r  Count_divider_b_reg[68]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.753    Count_divider_b_reg[68]_i_1_n_7
    SLICE_X6Y84          FDRE                                         r  Count_divider_b_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.597    15.020    CLK_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  Count_divider_b_reg[68]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.109    15.352    Count_divider_b_reg[68]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 Count_divider_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_g_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 4.832ns (65.088%)  route 2.592ns (34.912%))
  Logic Levels:           29  (CARRY4=27 LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.720     5.323    CLK_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  Count_divider_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  Count_divider_g_reg[3]/Q
                         net (fo=3, routed)           0.965     6.805    Count_divider_g_reg[3]
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.124     6.929 r  contr_vect[7]_i_86/O
                         net (fo=1, routed)           0.000     6.929    contr_vect[7]_i_86_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.479 r  contr_vect_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.479    contr_vect_reg[7]_i_73_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  contr_vect_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     7.593    contr_vect_reg[7]_i_65_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  contr_vect_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.707    contr_vect_reg[7]_i_56_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  contr_vect_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.821    contr_vect_reg[7]_i_47_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  contr_vect_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.935    contr_vect_reg[7]_i_38_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  contr_vect_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.049    contr_vect_reg[7]_i_29_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.163 r  contr_vect_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.009     8.172    contr_vect_reg[7]_i_20_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.286 r  contr_vect_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.286    contr_vect_reg[7]_i_10_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.400 f  contr_vect_reg[7]_i_3/CO[3]
                         net (fo=73, routed)          1.609    10.010    data0
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.124    10.134 r  Count_divider_g[0]_i_7/O
                         net (fo=1, routed)           0.000    10.134    Count_divider_g[0]_i_7_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.647 r  Count_divider_g_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    Count_divider_g_reg[0]_i_2_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.764 r  Count_divider_g_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.764    Count_divider_g_reg[4]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  Count_divider_g_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.881    Count_divider_g_reg[8]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.998 r  Count_divider_g_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    Count_divider_g_reg[12]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  Count_divider_g_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    Count_divider_g_reg[16]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  Count_divider_g_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.232    Count_divider_g_reg[20]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  Count_divider_g_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.349    Count_divider_g_reg[24]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  Count_divider_g_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    Count_divider_g_reg[28]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  Count_divider_g_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    Count_divider_g_reg[32]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.700 r  Count_divider_g_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.700    Count_divider_g_reg[36]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.817 r  Count_divider_g_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.826    Count_divider_g_reg[40]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.943 r  Count_divider_g_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.943    Count_divider_g_reg[44]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.060 r  Count_divider_g_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.060    Count_divider_g_reg[48]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.177 r  Count_divider_g_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.177    Count_divider_g_reg[52]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.294 r  Count_divider_g_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.294    Count_divider_g_reg[56]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.411 r  Count_divider_g_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.411    Count_divider_g_reg[60]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.528 r  Count_divider_g_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.528    Count_divider_g_reg[64]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.747 r  Count_divider_g_reg[68]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.747    Count_divider_g_reg[68]_i_1_n_7
    SLICE_X2Y81          FDRE                                         r  Count_divider_g_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.595    15.018    CLK_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  Count_divider_g_reg[68]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.109    15.350    Count_divider_g_reg[68]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 Count_divider_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_r_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 4.819ns (64.901%)  route 2.606ns (35.099%))
  Logic Levels:           28  (CARRY4=26 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.638     5.241    CLK_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  Count_divider_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     5.759 f  Count_divider_r_reg[3]/Q
                         net (fo=3, routed)           0.965     6.723    Count_divider_r_reg[3]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.124     6.847 r  contr_vect_r[7]_i_89/O
                         net (fo=1, routed)           0.000     6.847    contr_vect_r[7]_i_89_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  contr_vect_r_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.397    contr_vect_r_reg[7]_i_76_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  contr_vect_r_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.511    contr_vect_r_reg[7]_i_68_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  contr_vect_r_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.625    contr_vect_r_reg[7]_i_59_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  contr_vect_r_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.739    contr_vect_r_reg[7]_i_50_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  contr_vect_r_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.009     7.862    contr_vect_r_reg[7]_i_41_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  contr_vect_r_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.976    contr_vect_r_reg[7]_i_32_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  contr_vect_r_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.090    contr_vect_r_reg[7]_i_23_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  contr_vect_r_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.204    contr_vect_r_reg[7]_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 f  contr_vect_r_reg[7]_i_7/CO[3]
                         net (fo=73, routed)          1.624     9.942    contr_vect_r_reg[7]_i_7_n_0
    SLICE_X8Y66          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  Count_divider_r[0]_i_7/O
                         net (fo=1, routed)           0.000    10.066    Count_divider_r[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.579 r  Count_divider_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.579    Count_divider_r_reg[0]_i_2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.696 r  Count_divider_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    Count_divider_r_reg[4]_i_1_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.813 r  Count_divider_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.813    Count_divider_r_reg[8]_i_1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.930 r  Count_divider_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.930    Count_divider_r_reg[12]_i_1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.047 r  Count_divider_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.047    Count_divider_r_reg[16]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.164 r  Count_divider_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.164    Count_divider_r_reg[20]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.281 r  Count_divider_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    Count_divider_r_reg[24]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.398 r  Count_divider_r_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.398    Count_divider_r_reg[28]_i_1_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  Count_divider_r_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.524    Count_divider_r_reg[32]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.641 r  Count_divider_r_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.641    Count_divider_r_reg[36]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.758 r  Count_divider_r_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.758    Count_divider_r_reg[40]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.875 r  Count_divider_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    Count_divider_r_reg[44]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.992 r  Count_divider_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    Count_divider_r_reg[48]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.109 r  Count_divider_r_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.109    Count_divider_r_reg[52]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.226 r  Count_divider_r_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.226    Count_divider_r_reg[56]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.343 r  Count_divider_r_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.343    Count_divider_r_reg[60]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.666 r  Count_divider_r_reg[64]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.666    Count_divider_r_reg[64]_i_1_n_6
    SLICE_X8Y82          FDRE                                         r  Count_divider_r_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  Count_divider_r_reg[65]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    15.271    Count_divider_r_reg[65]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  2.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 contr_vect_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contr_vect_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.602     1.521    CLK_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  contr_vect_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  contr_vect_reg[6]/Q
                         net (fo=13, routed)          0.168     1.831    contr_vect[6]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  contr_vect[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    contr_vect[6]_i_1_n_0
    SLICE_X3Y61          FDCE                                         r  contr_vect_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.875     2.040    CLK_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  contr_vect_reg[6]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.091     1.612    contr_vect_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.602     1.521    CLK_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  Cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Cntr_reg[3]/Q
                         net (fo=3, routed)           0.120     1.783    Cntr_reg[3]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  Cntr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.891    Cntr_reg[0]_i_2_n_4
    SLICE_X1Y60          FDRE                                         r  Cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.875     2.040    CLK_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  Cntr_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    Cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.600     1.519    CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Cntr_reg[15]/Q
                         net (fo=3, routed)           0.120     1.781    Cntr_reg[15]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  Cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    Cntr_reg[12]_i_1_n_4
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.872     2.037    CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    Cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.601     1.520    CLK_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  Cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Cntr_reg[11]/Q
                         net (fo=3, routed)           0.122     1.783    Cntr_reg[11]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  Cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    Cntr_reg[8]_i_1_n_4
    SLICE_X1Y62          FDRE                                         r  Cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.873     2.038    CLK_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  Cntr_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    Cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.602     1.521    CLK_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  Cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Cntr_reg[4]/Q
                         net (fo=3, routed)           0.115     1.777    Cntr_reg[4]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  Cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    Cntr_reg[4]_i_1_n_7
    SLICE_X1Y61          FDRE                                         r  Cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.875     2.040    CLK_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  Cntr_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    Cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Count_divider_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_divider_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.591     1.510    CLK_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  Count_divider_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Count_divider_reg[26]/Q
                         net (fo=3, routed)           0.121     1.772    Count_divider_reg[26]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  Count_divider[24]_i_3/O
                         net (fo=1, routed)           0.000     1.817    Count_divider[24]_i_3_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.883 r  Count_divider_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    Count_divider_reg[24]_i_1_n_5
    SLICE_X5Y76          FDRE                                         r  Count_divider_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.859     2.024    CLK_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  Count_divider_reg[26]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.105     1.615    Count_divider_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.600     1.519    CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Cntr_reg[12]/Q
                         net (fo=3, routed)           0.117     1.778    Cntr_reg[12]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  Cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    Cntr_reg[12]_i_1_n_7
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.872     2.037    CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[12]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    Cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  Cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Cntr_reg[24]/Q
                         net (fo=3, routed)           0.117     1.777    Cntr_reg[24]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  Cntr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    Cntr_reg[24]_i_1_n_7
    SLICE_X1Y66          FDRE                                         r  Cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.870     2.035    CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  Cntr_reg[24]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    Cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Cntr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.600     1.519    CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Cntr_reg[14]/Q
                         net (fo=3, routed)           0.122     1.782    Cntr_reg[14]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  Cntr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    Cntr_reg[12]_i_1_n_5
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.872     2.037    CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Cntr_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    Cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Cntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cntr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  Cntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Cntr_reg[26]/Q
                         net (fo=3, routed)           0.122     1.781    Cntr_reg[26]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  Cntr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    Cntr_reg[24]_i_1_n_5
    SLICE_X1Y66          FDRE                                         r  Cntr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.870     2.035    CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  Cntr_reg[26]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    Cntr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     Cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     Cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     Cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     Cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     Count_divider_b_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67     Count_divider_b_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     Count_divider_b_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     Count_divider_b_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     Count_divider_b_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     Count_divider_b_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     Count_divider_b_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     Count_divider_b_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     Count_divider_b_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     Count_divider_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     Count_divider_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     Count_divider_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     Count_divider_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     Count_divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     Count_divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     Count_divider_b_reg[64]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     Count_divider_b_reg[65]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     Count_divider_b_reg[66]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     Count_divider_b_reg[67]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     Count_divider_b_reg[68]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     Count_divider_g_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     Count_divider_g_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     Count_divider_r_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Count_divider_r_reg[64]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Count_divider_r_reg[65]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 hexval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.385%)  route 2.441ns (77.615%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.719     5.322    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  hexval_reg[1]/Q
                         net (fo=12, routed)          0.929     6.707    hexval[1]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.831 r  hexval[7]_i_4/O
                         net (fo=5, routed)           0.692     7.523    hexval[7]_i_4_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.647 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.820     8.467    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.598    15.021    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[0]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    hexval_reg[0]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 hexval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.385%)  route 2.441ns (77.615%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.719     5.322    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  hexval_reg[1]/Q
                         net (fo=12, routed)          0.929     6.707    hexval[1]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.831 r  hexval[7]_i_4/O
                         net (fo=5, routed)           0.692     7.523    hexval[7]_i_4_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.647 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.820     8.467    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.598    15.021    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    hexval_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 hexval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.385%)  route 2.441ns (77.615%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.719     5.322    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  hexval_reg[1]/Q
                         net (fo=12, routed)          0.929     6.707    hexval[1]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.831 r  hexval[7]_i_4/O
                         net (fo=5, routed)           0.692     7.523    hexval[7]_i_4_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.647 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.820     8.467    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.598    15.021    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[2]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    hexval_reg[2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 hexval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.385%)  route 2.441ns (77.615%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.719     5.322    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  hexval_reg[1]/Q
                         net (fo=12, routed)          0.929     6.707    hexval[1]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.831 r  hexval[7]_i_4/O
                         net (fo=5, routed)           0.692     7.523    hexval[7]_i_4_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.647 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.820     8.467    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.598    15.021    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[3]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    hexval_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 hexval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.385%)  route 2.441ns (77.615%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.719     5.322    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  hexval_reg[1]/Q
                         net (fo=12, routed)          0.929     6.707    hexval[1]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.831 r  hexval[7]_i_4/O
                         net (fo=5, routed)           0.692     7.523    hexval[7]_i_4_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.647 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.820     8.467    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.598    15.021    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[4]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    hexval_reg[4]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 hexval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.385%)  route 2.441ns (77.615%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.719     5.322    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  hexval_reg[1]/Q
                         net (fo=12, routed)          0.929     6.707    hexval[1]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.831 r  hexval[7]_i_4/O
                         net (fo=5, routed)           0.692     7.523    hexval[7]_i_4_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.647 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.820     8.467    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.598    15.021    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[5]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.881    hexval_reg[5]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 hexval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.385%)  route 2.441ns (77.615%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.719     5.322    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  hexval_reg[1]/Q
                         net (fo=12, routed)          0.929     6.707    hexval[1]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.831 r  hexval[7]_i_4/O
                         net (fo=5, routed)           0.692     7.523    hexval[7]_i_4_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.647 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.820     8.467    geqOp
    SLICE_X6Y63          FDCE                                         f  hexval_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.598    15.021    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[7]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.361    14.903    hexval_reg[7]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 hexval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.385%)  route 2.441ns (77.615%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.719     5.322    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  hexval_reg[1]/Q
                         net (fo=12, routed)          0.929     6.707    hexval[1]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.831 r  hexval[7]_i_4/O
                         net (fo=5, routed)           0.692     7.523    hexval[7]_i_4_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.647 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.820     8.467    geqOp
    SLICE_X6Y63          FDCE                                         f  hexval_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.598    15.021    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    14.945    hexval_reg[6]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 hexval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.822%)  route 0.600ns (74.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  hexval_reg[6]/Q
                         net (fo=11, routed)          0.198     1.881    hexval[6]
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.926 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.402     2.328    geqOp
    SLICE_X6Y63          FDCE                                         f  hexval_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.451    hexval_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 hexval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.822%)  route 0.600ns (74.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  hexval_reg[6]/Q
                         net (fo=11, routed)          0.198     1.881    hexval[6]
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.926 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.402     2.328    geqOp
    SLICE_X6Y63          FDCE                                         f  hexval_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[7]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.451    hexval_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 hexval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.822%)  route 0.600ns (74.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  hexval_reg[6]/Q
                         net (fo=11, routed)          0.198     1.881    hexval[6]
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.926 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.402     2.328    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    hexval_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 hexval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.822%)  route 0.600ns (74.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  hexval_reg[6]/Q
                         net (fo=11, routed)          0.198     1.881    hexval[6]
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.926 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.402     2.328    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    hexval_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 hexval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.822%)  route 0.600ns (74.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  hexval_reg[6]/Q
                         net (fo=11, routed)          0.198     1.881    hexval[6]
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.926 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.402     2.328    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    hexval_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 hexval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.822%)  route 0.600ns (74.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  hexval_reg[6]/Q
                         net (fo=11, routed)          0.198     1.881    hexval[6]
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.926 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.402     2.328    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    hexval_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 hexval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.822%)  route 0.600ns (74.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  hexval_reg[6]/Q
                         net (fo=11, routed)          0.198     1.881    hexval[6]
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.926 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.402     2.328    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    hexval_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 hexval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexval_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.822%)  route 0.600ns (74.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  hexval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  hexval_reg[6]/Q
                         net (fo=11, routed)          0.198     1.881    hexval[6]
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.926 f  hexval[7]_i_3/O
                         net (fo=8, routed)           0.402     2.328    geqOp
    SLICE_X7Y63          FDCE                                         f  hexval_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  hexval_reg[5]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    hexval_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.888    





