{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398127125192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398127125192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 20:38:44 2014 " "Processing started: Mon Apr 21 20:38:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398127125192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398127125192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small8 -c small8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398127125192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1398127125623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/dropbox/school/digdes/labs/lab6/clk_div_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/dropbox/school/digdes/labs/lab6/clk_div_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_2-bhv " "Found design unit 1: clk_div_2-bhv" {  } { { "../lab6/clk_div_2.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/lab6/clk_div_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_div_2 " "Found entity 1: Clk_div_2" {  } { { "../lab6/clk_div_2.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/lab6/clk_div_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/dropbox/school/digdes/labs/lab2/7segmentdisplay/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/dropbox/school/digdes/labs/lab2/7segmentdisplay/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "../lab2/7segmentdisplay/decoder7seg.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/lab2/7segmentdisplay/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126280 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../lab2/7segmentdisplay/decoder7seg.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/lab2/7segmentdisplay/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalarch/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalarch/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126286 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymapped/output_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorymapped/output_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_port-bhv " "Found design unit 1: output_port-bhv" {  } { { "MemoryMapped/output_port.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/output_port.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126291 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_port " "Found entity 1: output_port" {  } { { "MemoryMapped/output_port.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/output_port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymapped/input_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorymapped/input_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_port-bhv " "Found design unit 1: input_port-bhv" {  } { { "MemoryMapped/input_port.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/input_port.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126296 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_port " "Found entity 1: input_port" {  } { { "MemoryMapped/input_port.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/input_port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/status_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/status_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_register-bhv " "Found design unit 1: status_register-bhv" {  } { { "Registers/status_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/status_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126301 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_register " "Found entity 1: status_register" {  } { { "Registers/status_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/status_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-bhv " "Found design unit 1: instruction_register-bhv" {  } { { "Registers/instruction_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/instruction_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126306 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "Registers/instruction_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/data_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/data_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_register-bhv " "Found design unit 1: data_register-bhv" {  } { { "Registers/data_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/data_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126310 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_register " "Found entity 1: data_register" {  } { { "Registers/data_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/data_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/address_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/address_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_counter-bhv " "Found design unit 1: address_counter-bhv" {  } { { "Registers/address_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/address_register.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126315 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "Registers/address_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/address_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-bhv " "Found design unit 1: accumulator-bhv" {  } { { "Registers/accumulator.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/accumulator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126320 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "Registers/accumulator.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/accumulator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_8_types_and_constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file small_8_types_and_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small_8_types_and_constants " "Found design unit 1: small_8_types_and_constants" {  } { { "small_8_types_and_constants.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/small_8_types_and_constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 small_8_types_and_constants-body " "Found design unit 2: small_8_types_and_constants-body" {  } { { "small_8_types_and_constants.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/small_8_types_and_constants.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file small_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small_8-bhv " "Found design unit 1: small_8-bhv" {  } { { "small_8.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/small_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126330 ""} { "Info" "ISGN_ENTITY_NAME" "1 small_8 " "Found entity 1: small_8" {  } { { "small_8.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/small_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_controller-bhv " "Found design unit 1: cpu_controller-bhv" {  } { { "cpu_controller.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/cpu_controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126339 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_controller " "Found entity 1: cpu_controller" {  } { { "cpu_controller.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/cpu_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalarch/internal_architecture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalarch/internal_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_architecture-bhv " "Found design unit 1: internal_architecture-bhv" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126344 ""} { "Info" "ISGN_ENTITY_NAME" "1 internal_architecture " "Found entity 1: internal_architecture" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymapped/memory_io_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorymapped/memory_io_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_io_decode-bhv " "Found design unit 1: memory_io_decode-bhv" {  } { { "MemoryMapped/memory_io_decode.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_io_decode.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126349 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_io_decode " "Found entity 1: memory_io_decode" {  } { { "MemoryMapped/memory_io_decode.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_io_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/temp_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/temp_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_register-bhv " "Found design unit 1: temp_register-bhv" {  } { { "Registers/temp_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/temp_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126355 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_register " "Found entity 1: temp_register" {  } { { "Registers/temp_register.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/temp_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymapped/memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorymapped/memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-bhv " "Found design unit 1: memory_block-bhv" {  } { { "MemoryMapped/memory_block.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_block.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126360 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "MemoryMapped/memory_block.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_and_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_and_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_and_memory-bhv " "Found design unit 1: CPU_and_memory-bhv" {  } { { "CPU_and_memory.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/CPU_and_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126364 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_and_memory " "Found entity 1: CPU_and_memory" {  } { { "CPU_and_memory.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/CPU_and_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-bhv " "Found design unit 1: top_level-bhv" {  } { { "top_level.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/top_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126369 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/small8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_benches/small8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small8_tb-tb " "Found design unit 1: small8_tb-tb" {  } { { "test_benches/small8_tb.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/test_benches/small8_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126376 ""} { "Info" "ISGN_ENTITY_NAME" "1 small8_tb " "Found entity 1: small8_tb" {  } { { "test_benches/small8_tb.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/test_benches/small8_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/total_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_benches/total_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total_tb-tb " "Found design unit 1: total_tb-tb" {  } { { "test_benches/total_tb.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/test_benches/total_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126380 ""} { "Info" "ISGN_ENTITY_NAME" "1 total_tb " "Found entity 1: total_tb" {  } { { "test_benches/total_tb.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/test_benches/total_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smallram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smallram-SYN " "Found design unit 1: smallram-SYN" {  } { { "smallram.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126387 ""} { "Info" "ISGN_ENTITY_NAME" "1 smallram " "Found entity 1: smallram" {  } { { "smallram.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127126387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127126387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398127127017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_and_memory CPU_and_memory:U_PROCESSOR " "Elaborating entity \"CPU_and_memory\" for hierarchy \"CPU_and_memory:U_PROCESSOR\"" {  } { { "top_level.vhd" "U_PROCESSOR" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/top_level.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small_8 CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8 " "Elaborating entity \"small_8\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\"" {  } { { "CPU_and_memory.vhd" "U_SMALL_8" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/CPU_and_memory.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_controller CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|cpu_controller:CONTROLLER " "Elaborating entity \"cpu_controller\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|cpu_controller:CONTROLLER\"" {  } { { "small_8.vhd" "CONTROLLER" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/small_8.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_architecture CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL " "Elaborating entity \"internal_architecture\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\"" {  } { { "small_8.vhd" "INTERNAL" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/small_8.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|alu:ALU\"" {  } { { "InternalArch/internal_architecture.vhd" "ALU" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127195 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_D alu.vhd(59) " "VHDL Process Statement warning at alu.vhd(59): signal \"s_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398127127198 "|CPU_and_memory|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_A alu.vhd(67) " "VHDL Process Statement warning at alu.vhd(67): signal \"s_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398127127198 "|CPU_and_memory|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_A alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"s_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398127127198 "|CPU_and_memory|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_D alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"s_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398127127198 "|CPU_and_memory|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_A alu.vhd(74) " "VHDL Process Statement warning at alu.vhd(74): signal \"s_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398127127198 "|CPU_and_memory|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_D alu.vhd(74) " "VHDL Process Statement warning at alu.vhd(74): signal \"s_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398127127199 "|CPU_and_memory|small_8:U_SMALL_8|internal_architecture:INTERNAL|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|accumulator:ACCUMULATOR_A " "Elaborating entity \"accumulator\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|accumulator:ACCUMULATOR_A\"" {  } { { "InternalArch/internal_architecture.vhd" "ACCUMULATOR_A" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_register CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|data_register:DATA_REGISTER_D " "Elaborating entity \"data_register\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|data_register:DATA_REGISTER_D\"" {  } { { "InternalArch/internal_architecture.vhd" "DATA_REGISTER_D" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|instruction_register:U_IR " "Elaborating entity \"instruction_register\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|instruction_register:U_IR\"" {  } { { "InternalArch/internal_architecture.vhd" "U_IR" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_register CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|temp_register:TEMP_REGISTER_T " "Elaborating entity \"temp_register\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|temp_register:TEMP_REGISTER_T\"" {  } { { "InternalArch/internal_architecture.vhd" "TEMP_REGISTER_T" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_counter CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|address_counter:PROGRAM_COUNTER " "Elaborating entity \"address_counter\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|address_counter:PROGRAM_COUNTER\"" {  } { { "InternalArch/internal_architecture.vhd" "PROGRAM_COUNTER" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_counter CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|address_counter:STACK_REGISTER " "Elaborating entity \"address_counter\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|address_counter:STACK_REGISTER\"" {  } { { "InternalArch/internal_architecture.vhd" "STACK_REGISTER" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_register CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|status_register:STATUS_REG " "Elaborating entity \"status_register\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|status_register:STATUS_REG\"" {  } { { "InternalArch/internal_architecture.vhd" "STATUS_REG" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_div_2 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV " "Elaborating entity \"Clk_div_2\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\"" {  } { { "CPU_and_memory.vhd" "U_CLK_DIV" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/CPU_and_memory.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK " "Elaborating entity \"memory_block\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\"" {  } { { "CPU_and_memory.vhd" "U_MEM_IO_BLOCK" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/CPU_and_memory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_decode CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|memory_io_decode:U_DECODER " "Elaborating entity \"memory_io_decode\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|memory_io_decode:U_DECODER\"" {  } { { "MemoryMapped/memory_block.vhd" "U_DECODER" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_block.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallram CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2 " "Elaborating entity \"smallram\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\"" {  } { { "MemoryMapped/memory_block.vhd" "U_RAM2" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_block.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\"" {  } { { "smallram.vhd" "altsyncram_component" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\"" {  } { { "smallram.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398127127507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../testprograms/testcase2.mif " "Parameter \"init_file\" = \"../testprograms/testcase2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127508 ""}  } { { "smallram.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398127127508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgu3 " "Found entity 1: altsyncram_cgu3" {  } { { "db/altsyncram_cgu3.tdf" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/altsyncram_cgu3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127127632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127127632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgu3 CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\|altsyncram_cgu3:auto_generated " "Elaborating entity \"altsyncram_cgu3\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\|altsyncram_cgu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127634 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 256 C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/testprograms/testcase2.mif " "Memory depth (32768) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/testprograms/testcase2.mif\" -- setting initial value for remaining addresses to 0" {  } { { "smallram.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.vhd" 62 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1398127127643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127127822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127127822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\|altsyncram_cgu3:auto_generated\|decode_dra:decode3 " "Elaborating entity \"decode_dra\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\|altsyncram_cgu3:auto_generated\|decode_dra:decode3\"" {  } { { "db/altsyncram_cgu3.tdf" "decode3" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/altsyncram_cgu3.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/mux_tlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127127912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127127912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\|altsyncram_cgu3:auto_generated\|mux_tlb:mux2 " "Elaborating entity \"mux_tlb\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|smallram:U_RAM2\|altsyncram:altsyncram_component\|altsyncram_cgu3:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_cgu3.tdf" "mux2" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/altsyncram_cgu3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_port CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|input_port:RAM_TRISTATE " "Elaborating entity \"input_port\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|input_port:RAM_TRISTATE\"" {  } { { "MemoryMapped/memory_block.vhd" "RAM_TRISTATE" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_block.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_port CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0 " "Elaborating entity \"output_port\" for hierarchy \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\"" {  } { { "MemoryMapped/memory_block.vhd" "U_OUTPUT_0" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_block.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED1_1 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED1_1\"" {  } { { "top_level.vhd" "U_LED1_1" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/top_level.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127127942 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|alu:ALU\|Mult0\"" {  } { { "InternalArch/alu.vhd" "Mult0" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398127129319 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1398127129319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|alu:ALU\|lpm_mult:Mult0\"" {  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398127129390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398127129391 ""}  } { { "InternalArch/alu.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398127129391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_19t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19t " "Found entity 1: mult_19t" {  } { { "db/mult_19t.tdf" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/mult_19t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398127129510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398127129510 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[0\] CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[0\] " "Converted the fan-out from the tri-state buffer \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[0\]\" to the node \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[0\]\" into an OR gate" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1398127130010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[1\] CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[1\] " "Converted the fan-out from the tri-state buffer \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[1\]\" to the node \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[1\]\" into an OR gate" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1398127130010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[2\] CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[2\] " "Converted the fan-out from the tri-state buffer \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[2\]\" to the node \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[2\]\" into an OR gate" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1398127130010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[3\] CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[3\] " "Converted the fan-out from the tri-state buffer \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[3\]\" to the node \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[3\]\" into an OR gate" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1398127130010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[4\] CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[4\] " "Converted the fan-out from the tri-state buffer \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[4\]\" to the node \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[4\]\" into an OR gate" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1398127130010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[5\] CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[5\] " "Converted the fan-out from the tri-state buffer \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[5\]\" to the node \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[5\]\" into an OR gate" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1398127130010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[6\] CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[6\] " "Converted the fan-out from the tri-state buffer \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[6\]\" to the node \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[6\]\" into an OR gate" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1398127130010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[7\] CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[7\] " "Converted the fan-out from the tri-state buffer \"CPU_and_memory:U_PROCESSOR\|small_8:U_SMALL_8\|internal_architecture:INTERNAL\|DATA\[7\]\" to the node \"CPU_and_memory:U_PROCESSOR\|memory_block:U_MEM_IO_BLOCK\|output_port:U_OUTPUT_0\|output\[7\]\" into an OR gate" {  } { { "InternalArch/internal_architecture.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1398127130010 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1398127130010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1398127130899 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1398127132750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398127133164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398127133164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_switches\[8\] " "No output dependent on input pin \"dip_switches\[8\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398127133347 "|top_level|dip_switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_switches\[9\] " "No output dependent on input pin \"dip_switches\[9\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398127133347 "|top_level|dip_switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1398127133347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "701 " "Implemented 701 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398127133350 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398127133350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "620 " "Implemented 620 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1398127133350 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1398127133350 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1398127133350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398127133350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398127133419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 20:38:53 2014 " "Processing ended: Mon Apr 21 20:38:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398127133419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398127133419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398127133419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398127133419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398127135646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398127135646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 20:38:55 2014 " "Processing started: Mon Apr 21 20:38:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398127135646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1398127135646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off small8 -c small8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1398127135647 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1398127135752 ""}
{ "Info" "0" "" "Project  = small8" {  } {  } 0 0 "Project  = small8" 0 0 "Fitter" 0 0 1398127135753 ""}
{ "Info" "0" "" "Revision = small8" {  } {  } 0 0 "Revision = small8" 0 0 "Fitter" 0 0 1398127135753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1398127135887 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "small8 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"small8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1398127135902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1398127135981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1398127135981 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1398127136112 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1398127136125 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398127136475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398127136475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398127136475 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1398127136475 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 0 { 0 ""} 0 1770 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398127136480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 0 { 0 ""} 0 1772 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398127136480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 0 { 0 ""} 0 1774 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398127136480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 0 { 0 ""} 0 1776 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398127136480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 0 { 0 ""} 0 1778 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398127136480 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1398127136480 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1398127136484 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1398127136491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "small8.sdc " "Synopsys Design Constraints File file not found: 'small8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1398127138039 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1398127138040 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1398127138051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1398127138052 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1398127138052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398127138142 ""}  } { { "top_level.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/top_level.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 0 { 0 ""} 0 1750 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398127138142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "Automatically promoted node CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398127138142 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk~0 " "Destination node CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk~0" {  } { { "../lab6/clk_div_2.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/lab6/clk_div_2.vhd" 19 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 0 { 0 ""} 0 1153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398127138142 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1398127138142 ""}  } { { "../lab6/clk_div_2.vhd" "" { Text "C:/Users/Brandon/Dropbox/school/DigDes/labs/lab6/clk_div_2.vhd" 19 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_and_memory:U_PROCESSOR|Clk_div_2:U_CLK_DIV|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398127138142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1398127138597 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1398127138598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1398127138598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1398127138601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1398127138603 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1398127138604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1398127138669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1398127138671 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1398127138671 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1398127138671 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398127138781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1398127140211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398127140566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1398127140585 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1398127143170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398127143170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1398127143623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1398127145586 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1398127145586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398127149002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1398127149003 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1398127149003 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.64 " "Total time spent on timing analysis during the Fitter is 1.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1398127149052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1398127149167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1398127149729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1398127149827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1398127150109 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398127150822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/output_files/small8.fit.smsg " "Generated suppressed messages file C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/output_files/small8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1398127152234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398127153307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 20:39:13 2014 " "Processing ended: Mon Apr 21 20:39:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398127153307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398127153307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398127153307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1398127153307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1398127155746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398127155747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 20:39:15 2014 " "Processing started: Mon Apr 21 20:39:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398127155747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1398127155747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off small8 -c small8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1398127155747 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1398127157448 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1398127157520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398127158147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 20:39:18 2014 " "Processing ended: Mon Apr 21 20:39:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398127158147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398127158147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398127158147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1398127158147 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1398127158902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1398127160720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398127160722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 20:39:20 2014 " "Processing started: Mon Apr 21 20:39:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398127160722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398127160722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta small8 -c small8 " "Command: quartus_sta small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398127160722 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1398127160892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1398127161281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1398127161386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1398127161386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "small8.sdc " "Synopsys Design Constraints File file not found: 'small8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1398127161795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1398127161796 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " "create_clock -period 1.000 -name CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398127161803 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398127161803 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398127161803 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1398127162011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162012 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1398127162013 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1398127162044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1398127162173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1398127162173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.449 " "Worst-case setup slack is -8.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.449            -715.090 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "   -8.449            -715.090 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.212            -953.800 clk  " "   -8.212            -953.800 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127162180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 clk  " "    0.105               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "    0.357               0.000 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127162200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398127162207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398127162213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -300.272 clk  " "   -3.000            -300.272 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941            -133.528 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "   -1.941            -133.528 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127162219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127162219 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1398127162451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1398127162493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1398127163275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1398127163502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1398127163502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.609 " "Worst-case setup slack is -7.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.609            -637.573 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "   -7.609            -637.573 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.363            -847.525 clk  " "   -7.363            -847.525 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127163513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 clk  " "    0.059               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "    0.311               0.000 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127163568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398127163580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398127163594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -300.272 clk  " "   -3.000            -300.272 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941            -133.528 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "   -1.941            -133.528 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127163606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127163606 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1398127164905 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165150 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1398127165163 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1398127165163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.324 " "Worst-case setup slack is -4.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.324            -357.094 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "   -4.324            -357.094 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.240            -483.165 clk  " "   -4.240            -483.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127165176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 clk  " "    0.028               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "    0.186               0.000 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127165200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127165200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398127166212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1398127166235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127166251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127166251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -166.664 clk  " "   -3.000            -166.664 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127166251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -126.000 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk  " "   -1.000            -126.000 CPU_and_memory:U_PROCESSOR\|Clk_div_2:U_CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398127166251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398127166251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1398127166985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1398127166987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398127167331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 20:39:27 2014 " "Processing ended: Mon Apr 21 20:39:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398127167331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398127167331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398127167331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398127167331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398127169546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398127169547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 20:39:29 2014 " "Processing started: Mon Apr 21 20:39:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398127169547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398127169547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off small8 -c small8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398127169547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_6_1200mv_85c_slow.vho C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/ simulation " "Generated file small8_6_1200mv_85c_slow.vho in folder \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398127170606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_6_1200mv_0c_slow.vho C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/ simulation " "Generated file small8_6_1200mv_0c_slow.vho in folder \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398127170897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_min_1200mv_0c_fast.vho C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/ simulation " "Generated file small8_min_1200mv_0c_fast.vho in folder \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398127171207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8.vho C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/ simulation " "Generated file small8.vho in folder \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398127171531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_6_1200mv_85c_vhd_slow.sdo C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/ simulation " "Generated file small8_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398127171837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_6_1200mv_0c_vhd_slow.sdo C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/ simulation " "Generated file small8_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398127172129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_min_1200mv_0c_vhd_fast.sdo C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/ simulation " "Generated file small8_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398127172423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_vhd.sdo C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/ simulation " "Generated file small8_vhd.sdo in folder \"C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398127172722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398127172895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 20:39:32 2014 " "Processing ended: Mon Apr 21 20:39:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398127172895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398127172895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398127172895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398127172895 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398127173662 ""}
