#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 24 17:46:25 2022
# Process ID: 10324
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5448 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab9\lab9_2_1_up_down_counter\lab9_2_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.srcs/sim_1/new/up_down_counter_tb.v w ]
add_files -fileset sim_1 C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.srcs/sim_1/new/up_down_counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
launch_simulation
source up_down_counter_tb.tcl
close_sim
refresh_design
launch_simulation
source up_down_counter_tb.tcl
close_sim
launch_simulation
source up_down_counter_tb.tcl
run 1000000 ns
close_sim
launch_simulation
source up_down_counter_tb.tcl
run 1000000 ns
run 1000000 ns
run 1000000 ns
save_wave_config {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/up_down_counter_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/up_down_counter_tb_behav.wcfg
set_property xsim.view C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/up_down_counter_tb_behav.wcfg [get_filesets sim_1]
close_sim
