

================================================================
== Vitis HLS Report for 'jacobi_1d_Pipeline_VITIS_LOOP_19_2'
================================================================
* Date:           Wed Apr 26 11:09:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        jacobi_1d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.776 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      201|      201|  1.005 us|  1.005 us|  201|  201|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_2  |      199|      199|         6|          2|          1|    98|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     165|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      71|    -|
|Register         |        -|    -|     267|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     267|     268|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_161_p2  |         +|   0|  0|  14|           7|           1|
    |add_ln20_2_fu_141_p2  |         +|   0|  0|  16|           9|           3|
    |add_ln20_3_fu_175_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln20_4_fu_179_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln20_fu_125_p2    |         +|   0|  0|  16|           9|           4|
    |sub_ln20_fu_189_p2    |         -|   0|  0|  39|          32|          32|
    |icmp_ln19_fu_106_p2   |      icmp|   0|  0|  10|           7|           6|
    |ap_enable_pp0         |       xor|   0|  0|   6|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 165|         129|         112|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_1_address0             |  13|          3|    7|         21|
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_48                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  71|         16|   25|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_1_load_1_reg_235                |  32|   0|   32|          0|
    |A_1_load_2_reg_250                |  32|   0|   32|          0|
    |A_1_load_reg_245                  |  32|   0|   32|          0|
    |add_ln20_4_reg_255                |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_201                       |   7|   0|    7|          0|
    |i_cast1_reg_210                   |   7|   0|   64|         57|
    |i_fu_48                           |   7|   0|    7|          0|
    |icmp_ln19_reg_206                 |   1|   0|    1|          0|
    |lshr_ln20_1_reg_215               |   7|   0|    7|          0|
    |lshr_ln_reg_225                   |   7|   0|    7|          0|
    |sub_ln20_reg_261                  |  32|   0|   32|          0|
    |i_cast1_reg_210                   |  64|  32|   64|         57|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 267|  32|  324|        114|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_19_2|  return value|
|A_1_address0  |  out|    7|   ap_memory|                                 A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|                                 A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|                                 A_1|         array|
|A_1_address1  |  out|    7|   ap_memory|                                 A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|                                 A_1|         array|
|A_1_q1        |   in|   32|   ap_memory|                                 A_1|         array|
|B_address0    |  out|    7|   ap_memory|                                   B|         array|
|B_ce0         |  out|    1|   ap_memory|                                   B|         array|
|B_we0         |  out|    1|   ap_memory|                                   B|         array|
|B_d0          |  out|   32|   ap_memory|                                   B|         array|
+--------------+-----+-----+------------+------------------------------------+--------------+

