library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity DualCounter is
    Port (
        clk         : in  std_logic;              -- 赡涟T腹
        reset       : in  std_logic;              -- mT腹
        count_up1   : in  std_logic;              -- p计竟 1 W计/U计北
        count_up2   : in  std_logic;              -- p计竟 2 W计/U计北
        max1        : in  unsigned(7 downto 0);   -- p计竟 1 W
        min1        : in  unsigned(7 downto 0);   -- p计竟 1 U
        max2        : in  unsigned(7 downto 0);   -- p计竟 2 W
        min2        : in  unsigned(7 downto 0);   -- p计竟 2 U
        counter1    : out unsigned(7 downto 0);   -- p计竟 1 涵
        counter2    : out unsigned(7 downto 0)    -- p计竟 2 涵
    );
end DualCounter;

architecture Behavioral of DualCounter is
    signal count1 : unsigned(7 downto 0) := (others => '0');
    signal count2 : unsigned(7 downto 0) := (others => '0');
begin
    process(clk, reset)
    begin
        if reset = '1' then
            count1 <= min1;
            count2 <= min2;
        elsif rising_edge(clk) then
            -- p计竟 1 呸胯
            if count_up1 = '1' then
                if count1 < max1 then
                    count1 <= count1 + 1;
                else
                    count1 <= min1;  -- WLW^欷U
                end if;
            else
                if count1 > min1 then
                    count1 <= count1 - 1;
                else
                    count1 <= max1;  -- C螭U^欷W
                end if;
            end if;

            -- p计竟 2 呸胯
            if count_up2 = '1' then
                if count2 < max2 then
                    count2 <= count2 + 1;
                else
                    count2 <= min2;  -- WLW^欷U
                end if;
            else
                if count2 > min2 then
                    count2 <= count2 - 1;
                else
                    count2 <= max2;  -- C螭U^欷W
                end if;
            end if;
        end if;
    end process;

    counter1 <= count1;
    counter2 <= count2;
end Behavioral;
