WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500278 heartbeat IPC: 3.99956 cumulative IPC: 3.99956 (Simulation time: 0 hr 3 min 2 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500279 cumulative IPC: 3.99956 (Simulation time: 0 hr 3 min 2 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500279 (Simulation time: 0 hr 3 min 2 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5098815 heartbeat IPC: 3.84832 cumulative IPC: 3.84833 (Simulation time: 0 hr 6 min 35 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 7938403 heartbeat IPC: 3.52164 cumulative IPC: 3.67774 (Simulation time: 0 hr 10 min 6 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10638594 heartbeat IPC: 3.70345 cumulative IPC: 3.68627 (Simulation time: 0 hr 13 min 32 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 13250258 heartbeat IPC: 3.82898 cumulative IPC: 3.72094 (Simulation time: 0 hr 17 min 0 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 15775567 heartbeat IPC: 3.95992 cumulative IPC: 3.7664 (Simulation time: 0 hr 19 min 51 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 13275289 cumulative IPC: 3.7664 (Simulation time: 0 hr 19 min 51 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 13275289 (Simulation time: 0 hr 19 min 51 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.7664 instructions: 50000000 cycles: 13275289
CPU 0 Branch Prediction Accuracy: 99.6324% MPKI: 0.497501 Average ROB Occupancy at Mispredict: 114.526
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0121201
BRANCH_INDIRECT: 0.378961
BRANCH_CONDITIONAL: 0.103961
BRANCH_DIRECT_CALL: 0.00112001
BRANCH_INDIRECT_CALL: 0.000220001
BRANCH_RETURN: 0.00112001

LLC TOTAL       ACCESS:       2654  HIT:          1  MISS:       2653
LLC LOAD         ACCESS:       2422  HIT:          0  MISS:       2422
LLC RFO          ACCESS:         70  HIT:          0  MISS:         70
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          1  HIT:          1  MISS:          0
LLC TRANSLATION  ACCESS:        161  HIT:          0  MISS:        161
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 207.448 cycles
cpu0_DTLB TOTAL       ACCESS:   13420253  HIT:   13401552  MISS:      18701
cpu0_DTLB LOAD         ACCESS:   13420253  HIT:   13401552  MISS:      18701
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.046 cycles
cpu0_ITLB TOTAL       ACCESS:      85938  HIT:      85404  MISS:        534
cpu0_ITLB LOAD         ACCESS:      85938  HIT:      85404  MISS:        534
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.5 cycles
cpu0_L1D TOTAL       ACCESS:   16841509  HIT:   16834917  MISS:       6592
cpu0_L1D LOAD         ACCESS:    5663302  HIT:    5657328  MISS:       5974
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   11177886  HIT:   11177539  MISS:        347
cpu0_L1D TRANSLATION  ACCESS:        321  HIT:         50  MISS:        271
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 91.7437 cycles
cpu0_L1I TOTAL       ACCESS:      93514  HIT:      91770  MISS:       1744
cpu0_L1I LOAD         ACCESS:      93514  HIT:      91770  MISS:       1744
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 25.2168 cycles
cpu0_L2C TOTAL       ACCESS:       4199  HIT:       1546  MISS:       2653
cpu0_L2C LOAD         ACCESS:       3604  HIT:       1182  MISS:       2422
cpu0_L2C RFO          ACCESS:        101  HIT:         31  MISS:         70
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        224  HIT:        224  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        270  HIT:        109  MISS:        161
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 228.448 cycles
cpu0_STLB TOTAL       ACCESS:      12226  HIT:      11930  MISS:        296
cpu0_STLB LOAD         ACCESS:      12226  HIT:      11930  MISS:        296
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 376.176 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        988
  ROW_BUFFER_MISS:       1665
 AVG DBUS CONGESTED CYCLE:    3.82859
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

