

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Thu Mar 10 13:30:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.585 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |        ?|        ?|  2 ~ 65544|          -|          -|     ?|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv2225_loc = alloca i64 1"   --->   Operation 10 'alloca' 'conv2225_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_1, i16 %input_s, i16 %input_r"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_2, i16 %weights_s, i16 %weights"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_3, i16 %bias_s, i16 %bias"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.01>
ST_2 : Operation 14 [1/1] (1.00ns)   --->   "%numOfOutNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutNeurons"   --->   Operation 14 'read' 'numOfOutNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 15 [1/1] (1.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons"   --->   Operation 15 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_s, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_s"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_s, i64 666, i64 207, i64 1"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_s"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias_s, i64 666, i64 207, i64 1"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_s"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutNeurons"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_1, i16 %input_s, i16 %input_r"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_2, i16 %weights_s, i16 %weights"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_3, i16 %bias_s, i16 %bias"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (2.42ns)   --->   "%icmp_ln40 = icmp_eq  i16 %numOfOutNeurons_read, i16 0" [Neuron_1/neural_layer.cpp:40]   --->   Operation 46 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.lr.ph22.preheader, void %._crit_edge17" [Neuron_1/neural_layer.cpp:40]   --->   Operation 47 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%inc28714 = alloca i32 1"   --->   Operation 48 'alloca' 'inc28714' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv2726 = alloca i32 1"   --->   Operation 49 'alloca' 'conv2726' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i16 %numOfOutNeurons_read, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:44]   --->   Operation 50 'mul' 'mul_ln44' <Predicate = (!icmp_ln40)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln44 = store i16 0, i16 %inc28714" [Neuron_1/neural_layer.cpp:44]   --->   Operation 51 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 52 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_40_1, i16 %numOfOutNeurons_read, i16 %output_r, i16 %bias"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i16 %numOfOutNeurons_read, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:44]   --->   Operation 53 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_40_1, i16 %numOfOutNeurons_read, i16 %output_r, i16 %bias"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%weightIndexAdded_load = load i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:51]   --->   Operation 55 'load' 'weightIndexAdded_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/3] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i16 %numOfOutNeurons_read, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:44]   --->   Operation 56 'mul' 'mul_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i16 %weightIndexAdded_load, i16 %mul_ln44" [Neuron_1/neural_layer.cpp:44]   --->   Operation 57 'add' 'add_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln44 = store i16 %weightIndexAdded_load, i16 %conv2726" [Neuron_1/neural_layer.cpp:44]   --->   Operation 58 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 59 [1/1] (2.42ns)   --->   "%cmp910 = icmp_eq  i16 %numOfInNeurons_read, i16 0"   --->   Operation 59 'icmp' 'cmp910' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i16 %weightIndexAdded_load, i16 %mul_ln44" [Neuron_1/neural_layer.cpp:44]   --->   Operation 60 'add' 'add_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln44 = br void" [Neuron_1/neural_layer.cpp:44]   --->   Operation 61 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%inc28714_load = load i16 %inc28714" [Neuron_1/neural_layer.cpp:44]   --->   Operation 62 'load' 'inc28714_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.42ns)   --->   "%icmp_ln44 = icmp_eq  i16 %inc28714_load, i16 %numOfOutNeurons_read" [Neuron_1/neural_layer.cpp:44]   --->   Operation 63 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (2.07ns)   --->   "%add_ln44_1 = add i16 %inc28714_load, i16 1" [Neuron_1/neural_layer.cpp:44]   --->   Operation 64 'add' 'add_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split3, void %._crit_edge17.loopexit" [Neuron_1/neural_layer.cpp:44]   --->   Operation 65 'br' 'br_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Neuron_1/neural_layer.cpp:46]   --->   Operation 66 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln40 & !icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%idxprom18 = zext i16 %inc28714_load" [Neuron_1/neural_layer.cpp:44]   --->   Operation 67 'zext' 'idxprom18' <Predicate = (!icmp_ln40 & !icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %cmp910, void %.lr.ph, void %._crit_edge" [Neuron_1/neural_layer.cpp:46]   --->   Operation 68 'br' 'br_ln46' <Predicate = (!icmp_ln40 & !icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %idxprom18" [Neuron_1/neural_layer.cpp:49]   --->   Operation 69 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln40 & !icmp_ln44 & !cmp910)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 70 'load' 'output_r_load' <Predicate = (!icmp_ln40 & !icmp_ln44 & !cmp910)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln51 = store i16 %add_ln44, i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:51]   --->   Operation 71 'store' 'store_ln51' <Predicate = (!icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln44 = br void %._crit_edge17" [Neuron_1/neural_layer.cpp:44]   --->   Operation 72 'br' 'br_ln44' <Predicate = (!icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [Neuron_1/neural_layer.cpp:57]   --->   Operation 73 'ret' 'ret_ln57' <Predicate = (icmp_ln44) | (icmp_ln40)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.58>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%conv2726_load_1 = load i16 %conv2726"   --->   Operation 74 'load' 'conv2726_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 75 'load' 'output_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 76 [2/2] (5.33ns)   --->   "%call_ln49 = call void @nnlayer_Pipeline_VITIS_LOOP_46_3, i16 %output_r_load, i16 %numOfInNeurons_read, i16 %conv2726_load_1, i16 %conv2225_loc, i16 %weights, i16 %input_r" [Neuron_1/neural_layer.cpp:49]   --->   Operation 76 'call' 'call_ln49' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln49 = call void @nnlayer_Pipeline_VITIS_LOOP_46_3, i16 %output_r_load, i16 %numOfInNeurons_read, i16 %conv2726_load_1, i16 %conv2225_loc, i16 %weights, i16 %input_r" [Neuron_1/neural_layer.cpp:49]   --->   Operation 77 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.66>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%conv2225_loc_load = load i16 %conv2225_loc"   --->   Operation 78 'load' 'conv2225_loc_load' <Predicate = (!cmp910)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %conv2225_loc_load, i8 %output_r_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 79 'store' 'store_ln49' <Predicate = (!cmp910)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln51 = br void %._crit_edge" [Neuron_1/neural_layer.cpp:51]   --->   Operation 80 'br' 'br_ln51' <Predicate = (!cmp910)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%conv2726_load = load i16 %conv2726" [Neuron_1/neural_layer.cpp:51]   --->   Operation 81 'load' 'conv2726_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (2.07ns)   --->   "%add_ln51 = add i16 %conv2726_load, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:51]   --->   Operation 82 'add' 'add_ln51' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln51 = store i16 %add_ln51, i16 %conv2726" [Neuron_1/neural_layer.cpp:51]   --->   Operation 83 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln44 = store i16 %add_ln44_1, i16 %inc28714" [Neuron_1/neural_layer.cpp:44]   --->   Operation 84 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 5.02ns
The critical path consists of the following:
	s_axi read operation ('numOfOutNeurons') on port 'numOfOutNeurons' [12]  (1 ns)
	'icmp' operation ('icmp_ln40', Neuron_1/neural_layer.cpp:40) [45]  (2.43 ns)
	blocking operation 1.59 ns on control path)

 <State 3>: 4.02ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'nnlayer_Pipeline_VITIS_LOOP_40_1' [50]  (4.02 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'load' operation ('weightIndexAdded_load', Neuron_1/neural_layer.cpp:51) on static variable 'weightIndexAdded' [52]  (0 ns)
	'add' operation of DSP[54] ('add_ln44', Neuron_1/neural_layer.cpp:44) [54]  (2.1 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('cmp910') [51]  (2.43 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('inc28714_load', Neuron_1/neural_layer.cpp:44) on local variable 'inc28714' [59]  (0 ns)
	'getelementptr' operation ('output_r_addr', Neuron_1/neural_layer.cpp:49) [69]  (0 ns)
	'load' operation ('output_r_load', Neuron_1/neural_layer.cpp:49) on array 'output_r' [70]  (3.25 ns)

 <State 7>: 8.58ns
The critical path consists of the following:
	'load' operation ('output_r_load', Neuron_1/neural_layer.cpp:49) on array 'output_r' [70]  (3.25 ns)
	'call' operation ('call_ln49', Neuron_1/neural_layer.cpp:49) to 'nnlayer_Pipeline_VITIS_LOOP_46_3' [71]  (5.33 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.67ns
The critical path consists of the following:
	'load' operation ('conv2726_load', Neuron_1/neural_layer.cpp:51) on local variable 'conv2726' [76]  (0 ns)
	'add' operation ('add_ln51', Neuron_1/neural_layer.cpp:51) [77]  (2.08 ns)
	'store' operation ('store_ln51', Neuron_1/neural_layer.cpp:51) of variable 'add_ln51', Neuron_1/neural_layer.cpp:51 on local variable 'conv2726' [78]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
