<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='944' type='int llvm::SIInstrInfo::pseudoToMCOpcode(int Opcode) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='941'>/// \brief Return a target-specific opcode if Opcode is a pseudo instruction.
  /// Return -1 if the target-specific opcode for the pseudo instruction does
  /// not exist. If Opcode is not a pseudo instruction, this is identity.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='622' u='c' c='_ZNK4llvm11SIInstrInfo13commuteOpcodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='628' u='c' c='_ZNK4llvm11SIInstrInfo13commuteOpcodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2114' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2199' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2426' u='c' c='_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_12M10665416'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2680' u='c' c='_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5857' ll='5896' type='int llvm::SIInstrInfo::pseudoToMCOpcode(int Opcode) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='978' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA19isConvertibleToSDWAERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
