<profile>

<section name = "Vitis HLS Report for 'cnn_accelerator'" level="0">
<item name = "Date">Sat Feb 14 12:50:41 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">cnn_accl</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4138, 4138, 41.380 us, 41.380 us, 4083, 4083, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="read_input_U0">read_input, 785, 785, 7.850 us, 7.850 us, 784, 784, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="conv_and_pool_U0">conv_and_pool, 2203, 2203, 22.030 us, 22.030 us, 2203, 2203, no</column>
<column name="dense_and_write_U0">dense_and_write, 4082, 4082, 40.820 us, 40.820 us, 4082, 4082, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, 198, 134, -</column>
<column name="Instance">270, 131, 17567, 16982, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">43, 7, 3, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="conv_and_pool_U0">conv_and_pool, 270, 120, 15963, 15238, 0</column>
<column name="ctrl_s_axi_U">ctrl_s_axi, 0, 0, 36, 40, 0</column>
<column name="dense_and_write_U0">dense_and_write, 0, 11, 1555, 1614, 0</column>
<column name="read_input_U0">read_input, 0, 0, 13, 90, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="img_stream_U">0, 99, 0, -, 2, 32, 64</column>
<column name="pool_stream_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_AWADDR">in, 4, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_ARADDR">in, 4, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, cnn_accelerator, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cnn_accelerator, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, cnn_accelerator, return value</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, in_stream_V_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 1, axis, in_stream_V_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TID">in, 1, axis, in_stream_V_id_V, pointer</column>
<column name="in_stream_TDEST">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, out_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 1, axis, out_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 1, axis, out_stream_V_id_V, pointer</column>
<column name="out_stream_TDEST">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
