<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/arm64/cortex_r/arm_mpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.0-rc3</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('4_2cortex__r_2arm__mpu_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">arm_mpu.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="4_2cortex__r_2arm__mpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structarm__mpu__region.html">arm_mpu_region</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structarm__mpu__config.html">arm_mpu_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a734d7c223353e973a104581b6e87d227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a734d7c223353e973a104581b6e87d227">MPU_IR_REGION_Msk</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:a734d7c223353e973a104581b6e87d227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73dbc6dcdf74ba9a411bc2670c17b7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</a>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:a73dbc6dcdf74ba9a411bc2670c17b7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f2217a12342e8e43c7ad6949a9a65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</a>&#160;&#160;&#160;(0x3FFFFFFFFFFFFFFUL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</a>)</td></tr>
<tr class="separator:a57f2217a12342e8e43c7ad6949a9a65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3150317eff21434c7ca4b24516603615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:a3150317eff21434c7ca4b24516603615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa014b1c92266313a3c1dc06e37e39aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>)</td></tr>
<tr class="separator:aa014b1c92266313a3c1dc06e37e39aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33723f1259fdb840b50a6e34786755aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:a33723f1259fdb840b50a6e34786755aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c759e3484530af0b2806ecf0018f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>)</td></tr>
<tr class="separator:a76c759e3484530af0b2806ecf0018f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db81ec93c662cb563f18ef61e4df669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:a6db81ec93c662cb563f18ef61e4df669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae960690ad7849b21e6cd0c414075de1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</a>)</td></tr>
<tr class="separator:ae960690ad7849b21e6cd0c414075de1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e827ab46bc85f283867819889865a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</a>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:a6e827ab46bc85f283867819889865a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9612abff664c827b36844fe42d8ee5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</a>&#160;&#160;&#160;(0x3FFFFFFFFFFFFFFUL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</a>)</td></tr>
<tr class="separator:a9612abff664c827b36844fe42d8ee5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467ebe320762d7d1067ffec939119bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:a467ebe320762d7d1067ffec939119bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ac20d186a58cc39a8d02a554d0868d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</a>)</td></tr>
<tr class="separator:ab5ac20d186a58cc39a8d02a554d0868d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1da1b8c76ac4a21ee44dbe8268073dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#af1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:af1da1b8c76ac4a21ee44dbe8268073dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c8c1c16d8d613d7b32d5fe9bd5d08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a74c8c1c16d8d613d7b32d5fe9bd5d08d">NOT_EXEC</a>&#160;&#160;&#160;<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</a> /* PRBAR_EL1 */</td></tr>
<tr class="separator:a74c8c1c16d8d613d7b32d5fe9bd5d08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6632f2c0eba4d5aee046a86258100215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6632f2c0eba4d5aee046a86258100215">P_RW_U_NA</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="separator:a6632f2c0eba4d5aee046a86258100215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5805b5b1a6ca5cf5f59b2874ec68d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8a5805b5b1a6ca5cf5f59b2874ec68d7">P_RW_U_NA_Msk</a>&#160;&#160;&#160;((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6632f2c0eba4d5aee046a86258100215">P_RW_U_NA</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>)</td></tr>
<tr class="separator:a8a5805b5b1a6ca5cf5f59b2874ec68d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faee650ae8cc79e1d3605f251c3df34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8faee650ae8cc79e1d3605f251c3df34">P_RW_U_RW</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:a8faee650ae8cc79e1d3605f251c3df34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc9ba826d1bf9a013724b7a24e9535db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#adc9ba826d1bf9a013724b7a24e9535db">P_RW_U_RW_Msk</a>&#160;&#160;&#160;((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8faee650ae8cc79e1d3605f251c3df34">P_RW_U_RW</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>)</td></tr>
<tr class="separator:adc9ba826d1bf9a013724b7a24e9535db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3012e82dde223bbe84c9e4d7c46e7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ad3012e82dde223bbe84c9e4d7c46e7fd">P_RO_U_NA</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:ad3012e82dde223bbe84c9e4d7c46e7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec24407a5fffaf967a841a26ccf46ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aeec24407a5fffaf967a841a26ccf46ed">P_RO_U_NA_Msk</a>&#160;&#160;&#160;((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ad3012e82dde223bbe84c9e4d7c46e7fd">P_RO_U_NA</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>)</td></tr>
<tr class="separator:aeec24407a5fffaf967a841a26ccf46ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75fd88fb93da28e84017d4ba6fcb4211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a75fd88fb93da28e84017d4ba6fcb4211">P_RO_U_RO</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="separator:a75fd88fb93da28e84017d4ba6fcb4211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec38b9015a95b2aafca5e9aa35f1f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">P_RO_U_RO_Msk</a>&#160;&#160;&#160;((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a75fd88fb93da28e84017d4ba6fcb4211">P_RO_U_RO</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>)</td></tr>
<tr class="separator:a4ec38b9015a95b2aafca5e9aa35f1f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2047a4b8dae13c488a331b1691000b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ad2047a4b8dae13c488a331b1691000b5">NON_SHAREABLE</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="separator:ad2047a4b8dae13c488a331b1691000b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c302dfed348f344a036701d4b9c7ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a5c302dfed348f344a036701d4b9c7ec8">NON_SHAREABLE_Msk</a>&#160;&#160;&#160;	((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ad2047a4b8dae13c488a331b1691000b5">NON_SHAREABLE</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</a>)</td></tr>
<tr class="separator:a5c302dfed348f344a036701d4b9c7ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d48175f63f47fcbe1fedbbdfcd56a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6d48175f63f47fcbe1fedbbdfcd56a85">OUTER_SHAREABLE</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:a6d48175f63f47fcbe1fedbbdfcd56a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f924c424fc141ffa32a9b5c1180d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aa4f924c424fc141ffa32a9b5c1180d56">OUTER_SHAREABLE_Msk</a>&#160;&#160;&#160;	((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6d48175f63f47fcbe1fedbbdfcd56a85">OUTER_SHAREABLE</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</a>)</td></tr>
<tr class="separator:aa4f924c424fc141ffa32a9b5c1180d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c245b5c485b439790459255fc645131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8c245b5c485b439790459255fc645131">INNER_SHAREABLE</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="separator:a8c245b5c485b439790459255fc645131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d195350222b02d2d83ecd94a9ca395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ab0d195350222b02d2d83ecd94a9ca395">INNER_SHAREABLE_Msk</a>&#160;&#160;&#160;	((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8c245b5c485b439790459255fc645131">INNER_SHAREABLE</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</a>)</td></tr>
<tr class="separator:ab0d195350222b02d2d83ecd94a9ca395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8d641f98b092387124bd1ecf2fdb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a7e8d641f98b092387124bd1ecf2fdb53">DEVICE_nGnRnE</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="separator:a7e8d641f98b092387124bd1ecf2fdb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb228a36a14d8679f6d038c47f5f2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a1fb228a36a14d8679f6d038c47f5f2e1">DEVICE_nGnRE</a>&#160;&#160;&#160;0x4U</td></tr>
<tr class="separator:a1fb228a36a14d8679f6d038c47f5f2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d2ee15f01cc5379a74d23efd969051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a50d2ee15f01cc5379a74d23efd969051">DEVICE_nGRE</a>&#160;&#160;&#160;0x8U</td></tr>
<tr class="separator:a50d2ee15f01cc5379a74d23efd969051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0243c563668b7358ce29d54f7f1afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3d0243c563668b7358ce29d54f7f1afa">DEVICE_GRE</a>&#160;&#160;&#160;0xCU</td></tr>
<tr class="separator:a3d0243c563668b7358ce29d54f7f1afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1160c997a66c9fd58dbc3dcfd65982a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a1160c997a66c9fd58dbc3dcfd65982a8">R_NON_W_NON</a>&#160;&#160;&#160;0x0U	/* Do not allocate Read/Write */</td></tr>
<tr class="separator:a1160c997a66c9fd58dbc3dcfd65982a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0696dfbe29563622fe76970f9d146ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a0696dfbe29563622fe76970f9d146ff5">R_NON_W_ALLOC</a>&#160;&#160;&#160;0x1U	/* Do not allocate Read, Allocate Write */</td></tr>
<tr class="separator:a0696dfbe29563622fe76970f9d146ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8476bb45227afc0236bc9f427793d6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8476bb45227afc0236bc9f427793d6a9">R_ALLOC_W_NON</a>&#160;&#160;&#160;0x2U	/* Allocate Read, Do not allocate Write */</td></tr>
<tr class="separator:a8476bb45227afc0236bc9f427793d6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1815e3622467845af3b3083fa76f3314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a1815e3622467845af3b3083fa76f3314">R_ALLOC_W_ALLOC</a>&#160;&#160;&#160;0x3U	/* Allocate Read/Write */</td></tr>
<tr class="separator:a1815e3622467845af3b3083fa76f3314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4720c776e51ea52fc8cfa2c1dc935d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a4720c776e51ea52fc8cfa2c1dc935d47">NORMAL_O_WT_NT</a>&#160;&#160;&#160;0x80U	/* Normal, Outer Write-through non-transient */</td></tr>
<tr class="separator:a4720c776e51ea52fc8cfa2c1dc935d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d87ec111ffd79cddb9ce9f23e9f20d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a7d87ec111ffd79cddb9ce9f23e9f20d9">NORMAL_O_WB_NT</a>&#160;&#160;&#160;0xC0U	/* Normal, Outer Write-back non-transient */</td></tr>
<tr class="separator:a7d87ec111ffd79cddb9ce9f23e9f20d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36bc21dc922e88f8d5d4ff0657d80b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ae36bc21dc922e88f8d5d4ff0657d80b6">NORMAL_O_NON_C</a>&#160;&#160;&#160;0x40U	/* Normal, Outer Non-Cacheable	*/</td></tr>
<tr class="separator:ae36bc21dc922e88f8d5d4ff0657d80b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d60ab7f15ac71d451a73758315eff07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a2d60ab7f15ac71d451a73758315eff07">NORMAL_I_WT_NT</a>&#160;&#160;&#160;0x08U	/* Normal, Inner Write-through non-transient */</td></tr>
<tr class="separator:a2d60ab7f15ac71d451a73758315eff07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f31a1e2a47e2cafa7f41260780fd5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a28f31a1e2a47e2cafa7f41260780fd5f">NORMAL_I_WB_NT</a>&#160;&#160;&#160;0x0CU	/* Normal, Inner Write-back non-transient */</td></tr>
<tr class="separator:a28f31a1e2a47e2cafa7f41260780fd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dda4d3d5f372f8ef3070fb492448992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8dda4d3d5f372f8ef3070fb492448992">NORMAL_I_NON_C</a>&#160;&#160;&#160;0x04U	/* Normal, Inner Non-Cacheable	*/</td></tr>
<tr class="separator:a8dda4d3d5f372f8ef3070fb492448992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae855ff0c11d85dc72a1c45edaa7f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6ae855ff0c11d85dc72a1c45edaa7f75">MPU_MAIR_INDEX_DEVICE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a6ae855ff0c11d85dc72a1c45edaa7f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdb4baf0d7ec48fdc77e8e2973a1487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#acfdb4baf0d7ec48fdc77e8e2973a1487">MPU_MAIR_ATTR_DEVICE</a>&#160;&#160;&#160;(<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a7e8d641f98b092387124bd1ecf2fdb53">DEVICE_nGnRnE</a>)</td></tr>
<tr class="separator:acfdb4baf0d7ec48fdc77e8e2973a1487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1521fd2deea0bd6b88c73aed7159f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ab1521fd2deea0bd6b88c73aed7159f8a">MPU_MAIR_INDEX_FLASH</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ab1521fd2deea0bd6b88c73aed7159f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad384c906ae7e1f4841c8ea98754acc1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ad384c906ae7e1f4841c8ea98754acc1c">MPU_MAIR_ATTR_FLASH</a></td></tr>
<tr class="separator:ad384c906ae7e1f4841c8ea98754acc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386bbcc650a8313774651212bda40d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:a386bbcc650a8313774651212bda40d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca50d2bc85d65c0ad231ecd7deb40c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aca50d2bc85d65c0ad231ecd7deb40c50">MPU_MAIR_ATTR_SRAM</a></td></tr>
<tr class="separator:aca50d2bc85d65c0ad231ecd7deb40c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e37d7769647008655338fe8359d946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a03e37d7769647008655338fe8359d946">MPU_MAIR_INDEX_SRAM_NOCACHE</a>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:a03e37d7769647008655338fe8359d946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bce12dbd72d216cbb6bc748d801ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ab6bce12dbd72d216cbb6bc748d801ce0">MPU_MAIR_ATTR_SRAM_NOCACHE</a></td></tr>
<tr class="separator:ab6bce12dbd72d216cbb6bc748d801ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497d0db2bf062be1a466a1c7cab6a260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a497d0db2bf062be1a466a1c7cab6a260">MPU_MAIR_ATTRS</a></td></tr>
<tr class="separator:a497d0db2bf062be1a466a1c7cab6a260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab017e163458f515c9637399b5388c2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ab017e163458f515c9637399b5388c2f7">REGION_DEVICE_ATTR</a></td></tr>
<tr class="separator:ab017e163458f515c9637399b5388c2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859d811feecb32c788b16a413e1b4781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a859d811feecb32c788b16a413e1b4781">REGION_RAM_ATTR</a></td></tr>
<tr class="separator:a859d811feecb32c788b16a413e1b4781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00fb6882c3ff5d043e319be2ac04ea01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a00fb6882c3ff5d043e319be2ac04ea01">REGION_RAM_TEXT_ATTR</a></td></tr>
<tr class="separator:a00fb6882c3ff5d043e319be2ac04ea01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677d1642d4a105f9d5f81404e58b2cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a677d1642d4a105f9d5f81404e58b2cf4">REGION_RAM_RO_ATTR</a></td></tr>
<tr class="separator:a677d1642d4a105f9d5f81404e58b2cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef333777108782979d84344af4bc51d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aef333777108782979d84344af4bc51d6">REGION_FLASH_ATTR</a></td></tr>
<tr class="separator:aef333777108782979d84344af4bc51d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f77a35978ad9b60c8ba099d9a915f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a05f77a35978ad9b60c8ba099d9a915f0">MPU_REGION_ENTRY</a>(_name,  _base,  _limit,  _attr)</td></tr>
<tr class="separator:a05f77a35978ad9b60c8ba099d9a915f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7cc3c51f518517031d76807470aa10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a9b7cc3c51f518517031d76807470aa10">K_MEM_PARTITION_P_RW_U_RW</a></td></tr>
<tr class="separator:a9b7cc3c51f518517031d76807470aa10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c52d13e42a66beb72d088ac56388951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3c52d13e42a66beb72d088ac56388951">K_MEM_PARTITION_P_RW_U_NA</a></td></tr>
<tr class="separator:a3c52d13e42a66beb72d088ac56388951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708338371e91b5a3f2d44f9ae48849db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a708338371e91b5a3f2d44f9ae48849db">K_MEM_PARTITION_P_RO_U_RO</a></td></tr>
<tr class="separator:a708338371e91b5a3f2d44f9ae48849db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706eaa9c515f1cc859d97ef8455b2f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a706eaa9c515f1cc859d97ef8455b2f2f">K_MEM_PARTITION_P_RO_U_NA</a></td></tr>
<tr class="separator:a706eaa9c515f1cc859d97ef8455b2f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a6b3c416482c4d01cc12db5269886bb05"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6b3c416482c4d01cc12db5269886bb05">k_mem_partition_attr_t</a></td></tr>
<tr class="separator:a6b3c416482c4d01cc12db5269886bb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ab4f9746862097dfdc048d75c9c08b795"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structarm__mpu__config.html">arm_mpu_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ab4f9746862097dfdc048d75c9c08b795">mpu_config</a></td></tr>
<tr class="separator:ab4f9746862097dfdc048d75c9c08b795"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3d0243c563668b7358ce29d54f7f1afa" name="a3d0243c563668b7358ce29d54f7f1afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0243c563668b7358ce29d54f7f1afa">&#9670;&nbsp;</a></span>DEVICE_GRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_GRE&#160;&#160;&#160;0xCU</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fb228a36a14d8679f6d038c47f5f2e1" name="a1fb228a36a14d8679f6d038c47f5f2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb228a36a14d8679f6d038c47f5f2e1">&#9670;&nbsp;</a></span>DEVICE_nGnRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_nGnRE&#160;&#160;&#160;0x4U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e8d641f98b092387124bd1ecf2fdb53" name="a7e8d641f98b092387124bd1ecf2fdb53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8d641f98b092387124bd1ecf2fdb53">&#9670;&nbsp;</a></span>DEVICE_nGnRnE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_nGnRnE&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50d2ee15f01cc5379a74d23efd969051" name="a50d2ee15f01cc5379a74d23efd969051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d2ee15f01cc5379a74d23efd969051">&#9670;&nbsp;</a></span>DEVICE_nGRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_nGRE&#160;&#160;&#160;0x8U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c245b5c485b439790459255fc645131" name="a8c245b5c485b439790459255fc645131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c245b5c485b439790459255fc645131">&#9670;&nbsp;</a></span>INNER_SHAREABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INNER_SHAREABLE&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0d195350222b02d2d83ecd94a9ca395" name="ab0d195350222b02d2d83ecd94a9ca395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d195350222b02d2d83ecd94a9ca395">&#9670;&nbsp;</a></span>INNER_SHAREABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INNER_SHAREABLE_Msk&#160;&#160;&#160;	((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8c245b5c485b439790459255fc645131">INNER_SHAREABLE</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a706eaa9c515f1cc859d97ef8455b2f2f" name="a706eaa9c515f1cc859d97ef8455b2f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706eaa9c515f1cc859d97ef8455b2f2f">&#9670;&nbsp;</a></span>K_MEM_PARTITION_P_RO_U_NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define K_MEM_PARTITION_P_RO_U_NA</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((<a class="code hl_typedef" href="4_2cortex__r_2arm__mpu_8h.html#a6b3c416482c4d01cc12db5269886bb05">k_mem_partition_attr_t</a>) \</div>
<div class="line">        {(<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#aeec24407a5fffaf967a841a26ccf46ed">P_RO_U_NA_Msk</a>), <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a>})</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a386bbcc650a8313774651212bda40d03"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a></div><div class="ttdeci">#define MPU_MAIR_INDEX_SRAM</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:112</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a6b3c416482c4d01cc12db5269886bb05"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a6b3c416482c4d01cc12db5269886bb05">k_mem_partition_attr_t</a></div><div class="ttdeci">struct arm_mpu_region_attr k_mem_partition_attr_t</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:231</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_aeec24407a5fffaf967a841a26ccf46ed"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#aeec24407a5fffaf967a841a26ccf46ed">P_RO_U_NA_Msk</a></div><div class="ttdeci">#define P_RO_U_NA_Msk</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:47</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a708338371e91b5a3f2d44f9ae48849db" name="a708338371e91b5a3f2d44f9ae48849db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708338371e91b5a3f2d44f9ae48849db">&#9670;&nbsp;</a></span>K_MEM_PARTITION_P_RO_U_RO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define K_MEM_PARTITION_P_RO_U_RO</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((<a class="code hl_typedef" href="4_2cortex__r_2arm__mpu_8h.html#a6b3c416482c4d01cc12db5269886bb05">k_mem_partition_attr_t</a>) \</div>
<div class="line">        {(<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">P_RO_U_RO_Msk</a>), <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a>})</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a4ec38b9015a95b2aafca5e9aa35f1f46"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">P_RO_U_RO_Msk</a></div><div class="ttdeci">#define P_RO_U_RO_Msk</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:50</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3c52d13e42a66beb72d088ac56388951" name="a3c52d13e42a66beb72d088ac56388951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c52d13e42a66beb72d088ac56388951">&#9670;&nbsp;</a></span>K_MEM_PARTITION_P_RW_U_NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define K_MEM_PARTITION_P_RW_U_NA</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((<a class="code hl_typedef" href="4_2cortex__r_2arm__mpu_8h.html#a6b3c416482c4d01cc12db5269886bb05">k_mem_partition_attr_t</a>) \</div>
<div class="line">        {(<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a8a5805b5b1a6ca5cf5f59b2874ec68d7">P_RW_U_NA_Msk</a>), <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a>})</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a8a5805b5b1a6ca5cf5f59b2874ec68d7"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a8a5805b5b1a6ca5cf5f59b2874ec68d7">P_RW_U_NA_Msk</a></div><div class="ttdeci">#define P_RW_U_NA_Msk</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:41</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a9b7cc3c51f518517031d76807470aa10" name="a9b7cc3c51f518517031d76807470aa10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7cc3c51f518517031d76807470aa10">&#9670;&nbsp;</a></span>K_MEM_PARTITION_P_RW_U_RW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define K_MEM_PARTITION_P_RW_U_RW</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((<a class="code hl_typedef" href="4_2cortex__r_2arm__mpu_8h.html#a6b3c416482c4d01cc12db5269886bb05">k_mem_partition_attr_t</a>) \</div>
<div class="line">        {(<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#adc9ba826d1bf9a013724b7a24e9535db">P_RW_U_RW_Msk</a>), <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a>})</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_adc9ba826d1bf9a013724b7a24e9535db"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#adc9ba826d1bf9a013724b7a24e9535db">P_RW_U_RW_Msk</a></div><div class="ttdeci">#define P_RW_U_RW_Msk</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:44</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a734d7c223353e973a104581b6e87d227" name="a734d7c223353e973a104581b6e87d227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734d7c223353e973a104581b6e87d227">&#9670;&nbsp;</a></span>MPU_IR_REGION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_IR_REGION_Msk&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfdb4baf0d7ec48fdc77e8e2973a1487" name="acfdb4baf0d7ec48fdc77e8e2973a1487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdb4baf0d7ec48fdc77e8e2973a1487">&#9670;&nbsp;</a></span>MPU_MAIR_ATTR_DEVICE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_ATTR_DEVICE&#160;&#160;&#160;(<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a7e8d641f98b092387124bd1ecf2fdb53">DEVICE_nGnRnE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad384c906ae7e1f4841c8ea98754acc1c" name="ad384c906ae7e1f4841c8ea98754acc1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad384c906ae7e1f4841c8ea98754acc1c">&#9670;&nbsp;</a></span>MPU_MAIR_ATTR_FLASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_ATTR_FLASH</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a4720c776e51ea52fc8cfa2c1dc935d47">NORMAL_O_WT_NT</a> | (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a8476bb45227afc0236bc9f427793d6a9">R_ALLOC_W_NON</a> &lt;&lt; 4)) |      \</div>
<div class="line">         (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a2d60ab7f15ac71d451a73758315eff07">NORMAL_I_WT_NT</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a8476bb45227afc0236bc9f427793d6a9">R_ALLOC_W_NON</a>))</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a2d60ab7f15ac71d451a73758315eff07"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a2d60ab7f15ac71d451a73758315eff07">NORMAL_I_WT_NT</a></div><div class="ttdeci">#define NORMAL_I_WT_NT</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:99</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a4720c776e51ea52fc8cfa2c1dc935d47"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a4720c776e51ea52fc8cfa2c1dc935d47">NORMAL_O_WT_NT</a></div><div class="ttdeci">#define NORMAL_O_WT_NT</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:95</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a8476bb45227afc0236bc9f427793d6a9"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a8476bb45227afc0236bc9f427793d6a9">R_ALLOC_W_NON</a></div><div class="ttdeci">#define R_ALLOC_W_NON</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:91</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aca50d2bc85d65c0ad231ecd7deb40c50" name="aca50d2bc85d65c0ad231ecd7deb40c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca50d2bc85d65c0ad231ecd7deb40c50">&#9670;&nbsp;</a></span>MPU_MAIR_ATTR_SRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_ATTR_SRAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a7d87ec111ffd79cddb9ce9f23e9f20d9">NORMAL_O_WB_NT</a> | (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a1815e3622467845af3b3083fa76f3314">R_ALLOC_W_ALLOC</a> &lt;&lt; 4)) |    \</div>
<div class="line">         (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a28f31a1e2a47e2cafa7f41260780fd5f">NORMAL_I_WB_NT</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a1815e3622467845af3b3083fa76f3314">R_ALLOC_W_ALLOC</a>))</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a1815e3622467845af3b3083fa76f3314"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a1815e3622467845af3b3083fa76f3314">R_ALLOC_W_ALLOC</a></div><div class="ttdeci">#define R_ALLOC_W_ALLOC</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:92</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a28f31a1e2a47e2cafa7f41260780fd5f"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a28f31a1e2a47e2cafa7f41260780fd5f">NORMAL_I_WB_NT</a></div><div class="ttdeci">#define NORMAL_I_WB_NT</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:100</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a7d87ec111ffd79cddb9ce9f23e9f20d9"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a7d87ec111ffd79cddb9ce9f23e9f20d9">NORMAL_O_WB_NT</a></div><div class="ttdeci">#define NORMAL_O_WB_NT</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:96</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab6bce12dbd72d216cbb6bc748d801ce0" name="ab6bce12dbd72d216cbb6bc748d801ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6bce12dbd72d216cbb6bc748d801ce0">&#9670;&nbsp;</a></span>MPU_MAIR_ATTR_SRAM_NOCACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_ATTR_SRAM_NOCACHE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#ae36bc21dc922e88f8d5d4ff0657d80b6">NORMAL_O_NON_C</a> | (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a1160c997a66c9fd58dbc3dcfd65982a8">R_NON_W_NON</a> &lt;&lt; 4)) |        \</div>
<div class="line">         (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a8dda4d3d5f372f8ef3070fb492448992">NORMAL_I_NON_C</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a1160c997a66c9fd58dbc3dcfd65982a8">R_NON_W_NON</a>))</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a1160c997a66c9fd58dbc3dcfd65982a8"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a1160c997a66c9fd58dbc3dcfd65982a8">R_NON_W_NON</a></div><div class="ttdeci">#define R_NON_W_NON</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:89</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a8dda4d3d5f372f8ef3070fb492448992"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a8dda4d3d5f372f8ef3070fb492448992">NORMAL_I_NON_C</a></div><div class="ttdeci">#define NORMAL_I_NON_C</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:101</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_ae36bc21dc922e88f8d5d4ff0657d80b6"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#ae36bc21dc922e88f8d5d4ff0657d80b6">NORMAL_O_NON_C</a></div><div class="ttdeci">#define NORMAL_O_NON_C</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:97</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a497d0db2bf062be1a466a1c7cab6a260" name="a497d0db2bf062be1a466a1c7cab6a260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497d0db2bf062be1a466a1c7cab6a260">&#9670;&nbsp;</a></span>MPU_MAIR_ATTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_ATTRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#acfdb4baf0d7ec48fdc77e8e2973a1487">MPU_MAIR_ATTR_DEVICE</a> &lt;&lt; (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a6ae855ff0c11d85dc72a1c45edaa7f75">MPU_MAIR_INDEX_DEVICE</a> * 8)) | \</div>
<div class="line">         (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#ad384c906ae7e1f4841c8ea98754acc1c">MPU_MAIR_ATTR_FLASH</a> &lt;&lt; (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#ab1521fd2deea0bd6b88c73aed7159f8a">MPU_MAIR_INDEX_FLASH</a> * 8)) |   \</div>
<div class="line">         (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#aca50d2bc85d65c0ad231ecd7deb40c50">MPU_MAIR_ATTR_SRAM</a> &lt;&lt; (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a> * 8)) |     \</div>
<div class="line">         (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#ab6bce12dbd72d216cbb6bc748d801ce0">MPU_MAIR_ATTR_SRAM_NOCACHE</a> &lt;&lt; (<a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a03e37d7769647008655338fe8359d946">MPU_MAIR_INDEX_SRAM_NOCACHE</a> * 8)))</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a03e37d7769647008655338fe8359d946"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a03e37d7769647008655338fe8359d946">MPU_MAIR_INDEX_SRAM_NOCACHE</a></div><div class="ttdeci">#define MPU_MAIR_INDEX_SRAM_NOCACHE</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:117</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a6ae855ff0c11d85dc72a1c45edaa7f75"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a6ae855ff0c11d85dc72a1c45edaa7f75">MPU_MAIR_INDEX_DEVICE</a></div><div class="ttdeci">#define MPU_MAIR_INDEX_DEVICE</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:104</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_ab1521fd2deea0bd6b88c73aed7159f8a"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#ab1521fd2deea0bd6b88c73aed7159f8a">MPU_MAIR_INDEX_FLASH</a></div><div class="ttdeci">#define MPU_MAIR_INDEX_FLASH</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:107</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_ab6bce12dbd72d216cbb6bc748d801ce0"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#ab6bce12dbd72d216cbb6bc748d801ce0">MPU_MAIR_ATTR_SRAM_NOCACHE</a></div><div class="ttdeci">#define MPU_MAIR_ATTR_SRAM_NOCACHE</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:118</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_aca50d2bc85d65c0ad231ecd7deb40c50"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#aca50d2bc85d65c0ad231ecd7deb40c50">MPU_MAIR_ATTR_SRAM</a></div><div class="ttdeci">#define MPU_MAIR_ATTR_SRAM</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:113</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_acfdb4baf0d7ec48fdc77e8e2973a1487"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#acfdb4baf0d7ec48fdc77e8e2973a1487">MPU_MAIR_ATTR_DEVICE</a></div><div class="ttdeci">#define MPU_MAIR_ATTR_DEVICE</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:105</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_ad384c906ae7e1f4841c8ea98754acc1c"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#ad384c906ae7e1f4841c8ea98754acc1c">MPU_MAIR_ATTR_FLASH</a></div><div class="ttdeci">#define MPU_MAIR_ATTR_FLASH</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:108</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a6ae855ff0c11d85dc72a1c45edaa7f75" name="a6ae855ff0c11d85dc72a1c45edaa7f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae855ff0c11d85dc72a1c45edaa7f75">&#9670;&nbsp;</a></span>MPU_MAIR_INDEX_DEVICE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_INDEX_DEVICE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1521fd2deea0bd6b88c73aed7159f8a" name="ab1521fd2deea0bd6b88c73aed7159f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1521fd2deea0bd6b88c73aed7159f8a">&#9670;&nbsp;</a></span>MPU_MAIR_INDEX_FLASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_INDEX_FLASH&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a386bbcc650a8313774651212bda40d03" name="a386bbcc650a8313774651212bda40d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386bbcc650a8313774651212bda40d03">&#9670;&nbsp;</a></span>MPU_MAIR_INDEX_SRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_INDEX_SRAM&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e37d7769647008655338fe8359d946" name="a03e37d7769647008655338fe8359d946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e37d7769647008655338fe8359d946">&#9670;&nbsp;</a></span>MPU_MAIR_INDEX_SRAM_NOCACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_MAIR_INDEX_SRAM_NOCACHE&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76c759e3484530af0b2806ecf0018f75" name="a76c759e3484530af0b2806ecf0018f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c759e3484530af0b2806ecf0018f75">&#9670;&nbsp;</a></span>MPU_RBAR_AP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33723f1259fdb840b50a6e34786755aa" name="a33723f1259fdb840b50a6e34786755aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33723f1259fdb840b50a6e34786755aa">&#9670;&nbsp;</a></span>MPU_RBAR_AP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_AP_Pos&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57f2217a12342e8e43c7ad6949a9a65b" name="a57f2217a12342e8e43c7ad6949a9a65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f2217a12342e8e43c7ad6949a9a65b">&#9670;&nbsp;</a></span>MPU_RBAR_BASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x3FFFFFFFFFFFFFFUL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73dbc6dcdf74ba9a411bc2670c17b7d0" name="a73dbc6dcdf74ba9a411bc2670c17b7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73dbc6dcdf74ba9a411bc2670c17b7d0">&#9670;&nbsp;</a></span>MPU_RBAR_BASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;6U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa014b1c92266313a3c1dc06e37e39aef" name="aa014b1c92266313a3c1dc06e37e39aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa014b1c92266313a3c1dc06e37e39aef">&#9670;&nbsp;</a></span>MPU_RBAR_SH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3150317eff21434c7ca4b24516603615" name="a3150317eff21434c7ca4b24516603615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3150317eff21434c7ca4b24516603615">&#9670;&nbsp;</a></span>MPU_RBAR_SH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_SH_Pos&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae960690ad7849b21e6cd0c414075de1b" name="ae960690ad7849b21e6cd0c414075de1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae960690ad7849b21e6cd0c414075de1b">&#9670;&nbsp;</a></span>MPU_RBAR_XN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6db81ec93c662cb563f18ef61e4df669" name="a6db81ec93c662cb563f18ef61e4df669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db81ec93c662cb563f18ef61e4df669">&#9670;&nbsp;</a></span>MPU_RBAR_XN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_XN_Pos&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05f77a35978ad9b60c8ba099d9a915f0" name="a05f77a35978ad9b60c8ba099d9a915f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f77a35978ad9b60c8ba099d9a915f0">&#9670;&nbsp;</a></span>MPU_REGION_ENTRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_REGION_ENTRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_limit, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_attr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        {                                             \</div>
<div class="line">                .name = _name,                        \</div>
<div class="line">                .base = _base,                        \</div>
<div class="line">                .limit = _limit,                      \</div>
<div class="line">                .attr = _attr,                        \</div>
<div class="line">        }</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab5ac20d186a58cc39a8d02a554d0868d" name="ab5ac20d186a58cc39a8d02a554d0868d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ac20d186a58cc39a8d02a554d0868d">&#9670;&nbsp;</a></span>MPU_RLAR_AttrIndx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a467ebe320762d7d1067ffec939119bcd" name="a467ebe320762d7d1067ffec939119bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467ebe320762d7d1067ffec939119bcd">&#9670;&nbsp;</a></span>MPU_RLAR_AttrIndx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1da1b8c76ac4a21ee44dbe8268073dd" name="af1da1b8c76ac4a21ee44dbe8268073dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1da1b8c76ac4a21ee44dbe8268073dd">&#9670;&nbsp;</a></span>MPU_RLAR_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9612abff664c827b36844fe42d8ee5cb" name="a9612abff664c827b36844fe42d8ee5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9612abff664c827b36844fe42d8ee5cb">&#9670;&nbsp;</a></span>MPU_RLAR_LIMIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x3FFFFFFFFFFFFFFUL &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e827ab46bc85f283867819889865a23" name="a6e827ab46bc85f283867819889865a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e827ab46bc85f283867819889865a23">&#9670;&nbsp;</a></span>MPU_RLAR_LIMIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;6U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2047a4b8dae13c488a331b1691000b5" name="ad2047a4b8dae13c488a331b1691000b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2047a4b8dae13c488a331b1691000b5">&#9670;&nbsp;</a></span>NON_SHAREABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NON_SHAREABLE&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c302dfed348f344a036701d4b9c7ec8" name="a5c302dfed348f344a036701d4b9c7ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c302dfed348f344a036701d4b9c7ec8">&#9670;&nbsp;</a></span>NON_SHAREABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NON_SHAREABLE_Msk&#160;&#160;&#160;	((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ad2047a4b8dae13c488a331b1691000b5">NON_SHAREABLE</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dda4d3d5f372f8ef3070fb492448992" name="a8dda4d3d5f372f8ef3070fb492448992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dda4d3d5f372f8ef3070fb492448992">&#9670;&nbsp;</a></span>NORMAL_I_NON_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NORMAL_I_NON_C&#160;&#160;&#160;0x04U	/* Normal, Inner Non-Cacheable	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28f31a1e2a47e2cafa7f41260780fd5f" name="a28f31a1e2a47e2cafa7f41260780fd5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f31a1e2a47e2cafa7f41260780fd5f">&#9670;&nbsp;</a></span>NORMAL_I_WB_NT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NORMAL_I_WB_NT&#160;&#160;&#160;0x0CU	/* Normal, Inner Write-back non-transient */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d60ab7f15ac71d451a73758315eff07" name="a2d60ab7f15ac71d451a73758315eff07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d60ab7f15ac71d451a73758315eff07">&#9670;&nbsp;</a></span>NORMAL_I_WT_NT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NORMAL_I_WT_NT&#160;&#160;&#160;0x08U	/* Normal, Inner Write-through non-transient */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae36bc21dc922e88f8d5d4ff0657d80b6" name="ae36bc21dc922e88f8d5d4ff0657d80b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36bc21dc922e88f8d5d4ff0657d80b6">&#9670;&nbsp;</a></span>NORMAL_O_NON_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NORMAL_O_NON_C&#160;&#160;&#160;0x40U	/* Normal, Outer Non-Cacheable	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d87ec111ffd79cddb9ce9f23e9f20d9" name="a7d87ec111ffd79cddb9ce9f23e9f20d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d87ec111ffd79cddb9ce9f23e9f20d9">&#9670;&nbsp;</a></span>NORMAL_O_WB_NT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NORMAL_O_WB_NT&#160;&#160;&#160;0xC0U	/* Normal, Outer Write-back non-transient */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4720c776e51ea52fc8cfa2c1dc935d47" name="a4720c776e51ea52fc8cfa2c1dc935d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4720c776e51ea52fc8cfa2c1dc935d47">&#9670;&nbsp;</a></span>NORMAL_O_WT_NT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NORMAL_O_WT_NT&#160;&#160;&#160;0x80U	/* Normal, Outer Write-through non-transient */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74c8c1c16d8d613d7b32d5fe9bd5d08d" name="a74c8c1c16d8d613d7b32d5fe9bd5d08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c8c1c16d8d613d7b32d5fe9bd5d08d">&#9670;&nbsp;</a></span>NOT_EXEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NOT_EXEC&#160;&#160;&#160;<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</a> /* PRBAR_EL1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d48175f63f47fcbe1fedbbdfcd56a85" name="a6d48175f63f47fcbe1fedbbdfcd56a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d48175f63f47fcbe1fedbbdfcd56a85">&#9670;&nbsp;</a></span>OUTER_SHAREABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTER_SHAREABLE&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4f924c424fc141ffa32a9b5c1180d56" name="aa4f924c424fc141ffa32a9b5c1180d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f924c424fc141ffa32a9b5c1180d56">&#9670;&nbsp;</a></span>OUTER_SHAREABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTER_SHAREABLE_Msk&#160;&#160;&#160;	((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6d48175f63f47fcbe1fedbbdfcd56a85">OUTER_SHAREABLE</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#aa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3012e82dde223bbe84c9e4d7c46e7fd" name="ad3012e82dde223bbe84c9e4d7c46e7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3012e82dde223bbe84c9e4d7c46e7fd">&#9670;&nbsp;</a></span>P_RO_U_NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_RO_U_NA&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeec24407a5fffaf967a841a26ccf46ed" name="aeec24407a5fffaf967a841a26ccf46ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec24407a5fffaf967a841a26ccf46ed">&#9670;&nbsp;</a></span>P_RO_U_NA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_RO_U_NA_Msk&#160;&#160;&#160;((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#ad3012e82dde223bbe84c9e4d7c46e7fd">P_RO_U_NA</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75fd88fb93da28e84017d4ba6fcb4211" name="a75fd88fb93da28e84017d4ba6fcb4211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75fd88fb93da28e84017d4ba6fcb4211">&#9670;&nbsp;</a></span>P_RO_U_RO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_RO_U_RO&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ec38b9015a95b2aafca5e9aa35f1f46" name="a4ec38b9015a95b2aafca5e9aa35f1f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec38b9015a95b2aafca5e9aa35f1f46">&#9670;&nbsp;</a></span>P_RO_U_RO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_RO_U_RO_Msk&#160;&#160;&#160;((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a75fd88fb93da28e84017d4ba6fcb4211">P_RO_U_RO</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6632f2c0eba4d5aee046a86258100215" name="a6632f2c0eba4d5aee046a86258100215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6632f2c0eba4d5aee046a86258100215">&#9670;&nbsp;</a></span>P_RW_U_NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_RW_U_NA&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a5805b5b1a6ca5cf5f59b2874ec68d7" name="a8a5805b5b1a6ca5cf5f59b2874ec68d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5805b5b1a6ca5cf5f59b2874ec68d7">&#9670;&nbsp;</a></span>P_RW_U_NA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_RW_U_NA_Msk&#160;&#160;&#160;((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a6632f2c0eba4d5aee046a86258100215">P_RW_U_NA</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8faee650ae8cc79e1d3605f251c3df34" name="a8faee650ae8cc79e1d3605f251c3df34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8faee650ae8cc79e1d3605f251c3df34">&#9670;&nbsp;</a></span>P_RW_U_RW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_RW_U_RW&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc9ba826d1bf9a013724b7a24e9535db" name="adc9ba826d1bf9a013724b7a24e9535db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc9ba826d1bf9a013724b7a24e9535db">&#9670;&nbsp;</a></span>P_RW_U_RW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_RW_U_RW_Msk&#160;&#160;&#160;((<a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a8faee650ae8cc79e1d3605f251c3df34">P_RW_U_RW</a> &lt;&lt; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</a>) &amp; <a class="el" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1815e3622467845af3b3083fa76f3314" name="a1815e3622467845af3b3083fa76f3314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1815e3622467845af3b3083fa76f3314">&#9670;&nbsp;</a></span>R_ALLOC_W_ALLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_ALLOC_W_ALLOC&#160;&#160;&#160;0x3U	/* Allocate Read/Write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8476bb45227afc0236bc9f427793d6a9" name="a8476bb45227afc0236bc9f427793d6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8476bb45227afc0236bc9f427793d6a9">&#9670;&nbsp;</a></span>R_ALLOC_W_NON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_ALLOC_W_NON&#160;&#160;&#160;0x2U	/* Allocate Read, Do not allocate Write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0696dfbe29563622fe76970f9d146ff5" name="a0696dfbe29563622fe76970f9d146ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0696dfbe29563622fe76970f9d146ff5">&#9670;&nbsp;</a></span>R_NON_W_ALLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_NON_W_ALLOC&#160;&#160;&#160;0x1U	/* Do not allocate Read, Allocate Write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1160c997a66c9fd58dbc3dcfd65982a8" name="a1160c997a66c9fd58dbc3dcfd65982a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1160c997a66c9fd58dbc3dcfd65982a8">&#9670;&nbsp;</a></span>R_NON_W_NON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_NON_W_NON&#160;&#160;&#160;0x0U	/* Do not allocate Read/Write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab017e163458f515c9637399b5388c2f7" name="ab017e163458f515c9637399b5388c2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab017e163458f515c9637399b5388c2f7">&#9670;&nbsp;</a></span>REGION_DEVICE_ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REGION_DEVICE_ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        {                                                             \</div>
<div class="line">                <span class="comment">/* AP, XN, SH */</span>                                      \</div>
<div class="line">                .rbar = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a74c8c1c16d8d613d7b32d5fe9bd5d08d">NOT_EXEC</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a8a5805b5b1a6ca5cf5f59b2874ec68d7">P_RW_U_NA_Msk</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a5c302dfed348f344a036701d4b9c7ec8">NON_SHAREABLE_Msk</a>, \</div>
<div class="line">                <span class="comment">/* Cache-ability */</span>                                   \</div>
<div class="line">                .mair_idx = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a6ae855ff0c11d85dc72a1c45edaa7f75">MPU_MAIR_INDEX_DEVICE</a>,                    \</div>
<div class="line">        }</div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a5c302dfed348f344a036701d4b9c7ec8"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a5c302dfed348f344a036701d4b9c7ec8">NON_SHAREABLE_Msk</a></div><div class="ttdeci">#define NON_SHAREABLE_Msk</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:54</div></div>
<div class="ttc" id="a4_2cortex__r_2arm__mpu_8h_html_a74c8c1c16d8d613d7b32d5fe9bd5d08d"><div class="ttname"><a href="4_2cortex__r_2arm__mpu_8h.html#a74c8c1c16d8d613d7b32d5fe9bd5d08d">NOT_EXEC</a></div><div class="ttdeci">#define NOT_EXEC</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:36</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aef333777108782979d84344af4bc51d6" name="aef333777108782979d84344af4bc51d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef333777108782979d84344af4bc51d6">&#9670;&nbsp;</a></span>REGION_FLASH_ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REGION_FLASH_ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        {                                                                   \</div>
<div class="line">                .rbar = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">P_RO_U_RO_Msk</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a5c302dfed348f344a036701d4b9c7ec8">NON_SHAREABLE_Msk</a>, <span class="comment">/* AP, XN, SH */</span> \</div>
<div class="line">                <span class="comment">/* Cache-ability */</span>                                         \</div>
<div class="line">                .mair_idx = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#ab1521fd2deea0bd6b88c73aed7159f8a">MPU_MAIR_INDEX_FLASH</a>,                           \</div>
<div class="line">        }</div>
</div><!-- fragment -->
</div>
</div>
<a id="a859d811feecb32c788b16a413e1b4781" name="a859d811feecb32c788b16a413e1b4781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859d811feecb32c788b16a413e1b4781">&#9670;&nbsp;</a></span>REGION_RAM_ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REGION_RAM_ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        {                                                             \</div>
<div class="line">                <span class="comment">/* AP, XN, SH */</span>                                      \</div>
<div class="line">                .rbar = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a74c8c1c16d8d613d7b32d5fe9bd5d08d">NOT_EXEC</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a8a5805b5b1a6ca5cf5f59b2874ec68d7">P_RW_U_NA_Msk</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a5c302dfed348f344a036701d4b9c7ec8">NON_SHAREABLE_Msk</a>, \</div>
<div class="line">                <span class="comment">/* Cache-ability */</span>                                   \</div>
<div class="line">                .mair_idx = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a>,                      \</div>
<div class="line">        }</div>
</div><!-- fragment -->
</div>
</div>
<a id="a677d1642d4a105f9d5f81404e58b2cf4" name="a677d1642d4a105f9d5f81404e58b2cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677d1642d4a105f9d5f81404e58b2cf4">&#9670;&nbsp;</a></span>REGION_RAM_RO_ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REGION_RAM_RO_ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        {                                                             \</div>
<div class="line">                <span class="comment">/* AP, XN, SH */</span>                                      \</div>
<div class="line">                .rbar = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a74c8c1c16d8d613d7b32d5fe9bd5d08d">NOT_EXEC</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">P_RO_U_RO_Msk</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a5c302dfed348f344a036701d4b9c7ec8">NON_SHAREABLE_Msk</a>, \</div>
<div class="line">                <span class="comment">/* Cache-ability */</span>                                   \</div>
<div class="line">                .mair_idx = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a>,                      \</div>
<div class="line">        }</div>
</div><!-- fragment -->
</div>
</div>
<a id="a00fb6882c3ff5d043e319be2ac04ea01" name="a00fb6882c3ff5d043e319be2ac04ea01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00fb6882c3ff5d043e319be2ac04ea01">&#9670;&nbsp;</a></span>REGION_RAM_TEXT_ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REGION_RAM_TEXT_ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        {                                                  \</div>
<div class="line">                <span class="comment">/* AP, XN, SH */</span>                           \</div>
<div class="line">                .rbar = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">P_RO_U_RO_Msk</a> | <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a5c302dfed348f344a036701d4b9c7ec8">NON_SHAREABLE_Msk</a>, \</div>
<div class="line">                <span class="comment">/* Cache-ability */</span>                        \</div>
<div class="line">                .mair_idx = <a class="code hl_define" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">MPU_MAIR_INDEX_SRAM</a>,           \</div>
<div class="line">        }</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a6b3c416482c4d01cc12db5269886bb05" name="a6b3c416482c4d01cc12db5269886bb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3c416482c4d01cc12db5269886bb05">&#9670;&nbsp;</a></span>k_mem_partition_attr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a> <a class="el" href="structk__mem__partition__attr__t.html">k_mem_partition_attr_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ab4f9746862097dfdc048d75c9c08b795" name="ab4f9746862097dfdc048d75c9c08b795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4f9746862097dfdc048d75c9c08b795">&#9670;&nbsp;</a></span>mpu_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structarm__mpu__config.html">arm_mpu_config</a> mpu_config</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_898dd7f84f315be1194b604515599c1b.html">arm64</a></li><li class="navelem"><a class="el" href="dir_976d27e19eca8aaa2e29f27d3454d265.html">cortex_r</a></li><li class="navelem"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html">arm_mpu.h</a></li>
    <li class="footer">Generated on Mon Feb 21 2022 04:59:39 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
