-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
-- Date        : Tue Nov 30 09:55:07 2021
-- Host        : DESKTOP-UNKKMEU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/final_lab/final_lab.gen/sources_1/bd/block_design/ip/block_design_accelerator_0_0/block_design_accelerator_0_0_sim_netlist.vhdl
-- Design      : block_design_accelerator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    output_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_reg[0]_0\ : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work : entity is "DRAM_ADDR_GEN";
end block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[14]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair2";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_wr_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_wr_addr_OBUF(0)
    );
\dram_wr_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_wr_addr_OBUF(10)
    );
\dram_wr_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_wr_addr_OBUF(11)
    );
\dram_wr_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_wr_addr_OBUF(12)
    );
\dram_wr_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_wr_addr_OBUF(13)
    );
\dram_wr_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_wr_addr_OBUF(14)
    );
\dram_wr_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_wr_addr_OBUF(1)
    );
\dram_wr_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_wr_addr_OBUF(2)
    );
\dram_wr_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_wr_addr_OBUF(3)
    );
\dram_wr_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_wr_addr_OBUF(4)
    );
\dram_wr_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_wr_addr_OBUF(5)
    );
\dram_wr_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_wr_addr_OBUF(6)
    );
\dram_wr_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_wr_addr_OBUF(7)
    );
\dram_wr_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_wr_addr_OBUF(8)
    );
\dram_wr_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_wr_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => \output_reg[0]_0\,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\ is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    state : out STD_LOGIC;
    take_it_tg_ff_reg : in STD_LOGIC;
    take_it_tg_ff_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\ is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[0]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair4";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_rd_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_rd_addr_OBUF(0)
    );
\dram_rd_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_rd_addr_OBUF(10)
    );
\dram_rd_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_rd_addr_OBUF(11)
    );
\dram_rd_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_rd_addr_OBUF(12)
    );
\dram_rd_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_rd_addr_OBUF(13)
    );
\dram_rd_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_rd_addr_OBUF(14)
    );
\dram_rd_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_rd_addr_OBUF(1)
    );
\dram_rd_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_rd_addr_OBUF(2)
    );
\dram_rd_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_rd_addr_OBUF(3)
    );
\dram_rd_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_rd_addr_OBUF(4)
    );
\dram_rd_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_rd_addr_OBUF(5)
    );
\dram_rd_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_rd_addr_OBUF(6)
    );
\dram_rd_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_rd_addr_OBUF(7)
    );
\dram_rd_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_rd_addr_OBUF(8)
    );
\dram_rd_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_rd_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg_ff_reg_0,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\ is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    output_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_reg[0]_0\ : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\ is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[14]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair2";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_wr_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_wr_addr_OBUF(0)
    );
\dram_wr_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_wr_addr_OBUF(10)
    );
\dram_wr_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_wr_addr_OBUF(11)
    );
\dram_wr_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_wr_addr_OBUF(12)
    );
\dram_wr_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_wr_addr_OBUF(13)
    );
\dram_wr_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_wr_addr_OBUF(14)
    );
\dram_wr_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_wr_addr_OBUF(1)
    );
\dram_wr_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_wr_addr_OBUF(2)
    );
\dram_wr_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_wr_addr_OBUF(3)
    );
\dram_wr_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_wr_addr_OBUF(4)
    );
\dram_wr_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_wr_addr_OBUF(5)
    );
\dram_wr_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_wr_addr_OBUF(6)
    );
\dram_wr_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_wr_addr_OBUF(7)
    );
\dram_wr_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_wr_addr_OBUF(8)
    );
\dram_wr_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_wr_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => \output_reg[0]_0\,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_address_gen_custom is
  port (
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    fclk1 : in STD_LOGIC;
    \count_reg[16]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    prog_full : in STD_LOGIC;
    dram0_rd_flush : in STD_LOGIC;
    \start_addr_reg_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_address_gen_custom : entity is "address_gen_custom";
end block_design_accelerator_0_0_address_gen_custom;

architecture STRUCTURE of block_design_accelerator_0_0_address_gen_custom is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \next_state0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_state0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_state0_carry__0_n_3\ : STD_LOGIC;
  signal next_state0_carry_i_1_n_0 : STD_LOGIC;
  signal next_state0_carry_i_2_n_0 : STD_LOGIC;
  signal next_state0_carry_i_3_n_0 : STD_LOGIC;
  signal next_state0_carry_i_4_n_0 : STD_LOGIC;
  signal next_state0_carry_n_0 : STD_LOGIC;
  signal next_state0_carry_n_1 : STD_LOGIC;
  signal next_state0_carry_n_2 : STD_LOGIC;
  signal next_state0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rd_addr_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_1\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_3\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_1\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_3\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__2_n_3\ : STD_LOGIC;
  signal rd_addr_carry_i_1_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_2_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_3_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_4_n_0 : STD_LOGIC;
  signal rd_addr_carry_n_0 : STD_LOGIC;
  signal rd_addr_carry_n_1 : STD_LOGIC;
  signal rd_addr_carry_n_2 : STD_LOGIC;
  signal rd_addr_carry_n_3 : STD_LOGIC;
  signal start_addr_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \start_addr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_next_state0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_state0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_next_state0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rd_addr_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rd_addr_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair16";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of rd_addr_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__2\ : label is 35;
begin
  \FSM_sequential_state_reg[0]_0\ <= \^fsm_sequential_state_reg[0]_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F02F0020"
    )
        port map (
      I0 => p_1_in,
      I1 => prog_full,
      I2 => state(1),
      I3 => state(0),
      I4 => dram0_rd_flush,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => dram0_rd_flush,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \count_reg[16]_0\,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \count_reg[16]_0\,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => prog_full,
      O => \^fsm_sequential_state_reg[0]_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \count[0]_i_3_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => \count[0]_i_3_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => count_reg(16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
next_state0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_state0_carry_n_0,
      CO(2) => next_state0_carry_n_1,
      CO(1) => next_state0_carry_n_2,
      CO(0) => next_state0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_next_state0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => next_state0_carry_i_1_n_0,
      S(2) => next_state0_carry_i_2_n_0,
      S(1) => next_state0_carry_i_3_n_0,
      S(0) => next_state0_carry_i_4_n_0
    );
\next_state0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => next_state0_carry_n_0,
      CO(3 downto 2) => \NLW_next_state0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \next_state0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_state0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \next_state0_carry__0_i_1_n_0\,
      S(0) => \next_state0_carry__0_i_2_n_0\
    );
\next_state0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(16),
      I3 => Q(16),
      O => \next_state0_carry__0_i_1_n_0\
    );
\next_state0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => count_reg(14),
      I4 => Q(13),
      I5 => count_reg(13),
      O => \next_state0_carry__0_i_2_n_0\
    );
next_state0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => count_reg(11),
      I4 => Q(10),
      I5 => count_reg(10),
      O => next_state0_carry_i_1_n_0
    );
next_state0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => count_reg(8),
      I4 => Q(7),
      I5 => count_reg(7),
      O => next_state0_carry_i_2_n_0
    );
next_state0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => count_reg(5),
      I4 => Q(4),
      I5 => count_reg(4),
      O => next_state0_carry_i_3_n_0
    );
next_state0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => count_reg(2),
      I4 => Q(1),
      I5 => count_reg(1),
      O => next_state0_carry_i_4_n_0
    );
rd_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_addr_carry_n_0,
      CO(2) => rd_addr_carry_n_1,
      CO(1) => rd_addr_carry_n_2,
      CO(0) => rd_addr_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(3 downto 0),
      O(3 downto 0) => rd_addr(3 downto 0),
      S(3) => rd_addr_carry_i_1_n_0,
      S(2) => rd_addr_carry_i_2_n_0,
      S(1) => rd_addr_carry_i_3_n_0,
      S(0) => rd_addr_carry_i_4_n_0
    );
\rd_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_addr_carry_n_0,
      CO(3) => \rd_addr_carry__0_n_0\,
      CO(2) => \rd_addr_carry__0_n_1\,
      CO(1) => \rd_addr_carry__0_n_2\,
      CO(0) => \rd_addr_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(7 downto 4),
      O(3 downto 0) => rd_addr(7 downto 4),
      S(3) => \rd_addr_carry__0_i_1_n_0\,
      S(2) => \rd_addr_carry__0_i_2_n_0\,
      S(1) => \rd_addr_carry__0_i_3_n_0\,
      S(0) => \rd_addr_carry__0_i_4_n_0\
    );
\rd_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(7),
      I1 => start_addr_reg(7),
      O => \rd_addr_carry__0_i_1_n_0\
    );
\rd_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(6),
      I1 => start_addr_reg(6),
      O => \rd_addr_carry__0_i_2_n_0\
    );
\rd_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(5),
      I1 => start_addr_reg(5),
      O => \rd_addr_carry__0_i_3_n_0\
    );
\rd_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(4),
      I1 => start_addr_reg(4),
      O => \rd_addr_carry__0_i_4_n_0\
    );
\rd_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_addr_carry__0_n_0\,
      CO(3) => \rd_addr_carry__1_n_0\,
      CO(2) => \rd_addr_carry__1_n_1\,
      CO(1) => \rd_addr_carry__1_n_2\,
      CO(0) => \rd_addr_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(11 downto 8),
      O(3 downto 0) => rd_addr(11 downto 8),
      S(3) => \rd_addr_carry__1_i_1_n_0\,
      S(2) => \rd_addr_carry__1_i_2_n_0\,
      S(1) => \rd_addr_carry__1_i_3_n_0\,
      S(0) => \rd_addr_carry__1_i_4_n_0\
    );
\rd_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(11),
      I1 => start_addr_reg(11),
      O => \rd_addr_carry__1_i_1_n_0\
    );
\rd_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(10),
      I1 => start_addr_reg(10),
      O => \rd_addr_carry__1_i_2_n_0\
    );
\rd_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(9),
      I1 => start_addr_reg(9),
      O => \rd_addr_carry__1_i_3_n_0\
    );
\rd_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(8),
      I1 => start_addr_reg(8),
      O => \rd_addr_carry__1_i_4_n_0\
    );
\rd_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_addr_carry__1_n_0\,
      CO(3 downto 2) => \NLW_rd_addr_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rd_addr_carry__2_n_2\,
      CO(0) => \rd_addr_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => count_reg(13 downto 12),
      O(3) => \NLW_rd_addr_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => rd_addr(14 downto 12),
      S(3) => '0',
      S(2) => \rd_addr_carry__2_i_1_n_0\,
      S(1) => \rd_addr_carry__2_i_2_n_0\,
      S(0) => \rd_addr_carry__2_i_3_n_0\
    );
\rd_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(14),
      I1 => start_addr_reg(14),
      O => \rd_addr_carry__2_i_1_n_0\
    );
\rd_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(13),
      I1 => start_addr_reg(13),
      O => \rd_addr_carry__2_i_2_n_0\
    );
\rd_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(12),
      I1 => start_addr_reg(12),
      O => \rd_addr_carry__2_i_3_n_0\
    );
rd_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(3),
      I1 => start_addr_reg(3),
      O => rd_addr_carry_i_1_n_0
    );
rd_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(2),
      I1 => start_addr_reg(2),
      O => rd_addr_carry_i_2_n_0
    );
rd_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(1),
      I1 => start_addr_reg(1),
      O => rd_addr_carry_i_3_n_0
    );
rd_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(0),
      I1 => start_addr_reg(0),
      O => rd_addr_carry_i_4_n_0
    );
\start_addr_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \start_addr_reg[14]_i_1_n_0\
    );
\start_addr_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(0),
      Q => start_addr_reg(0)
    );
\start_addr_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(10),
      Q => start_addr_reg(10)
    );
\start_addr_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(11),
      Q => start_addr_reg(11)
    );
\start_addr_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(12),
      Q => start_addr_reg(12)
    );
\start_addr_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(13),
      Q => start_addr_reg(13)
    );
\start_addr_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(14),
      Q => start_addr_reg(14)
    );
\start_addr_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(1),
      Q => start_addr_reg(1)
    );
\start_addr_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(2),
      Q => start_addr_reg(2)
    );
\start_addr_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(3),
      Q => start_addr_reg(3)
    );
\start_addr_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(4),
      Q => start_addr_reg(4)
    );
\start_addr_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(5),
      Q => start_addr_reg(5)
    );
\start_addr_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(6),
      Q => start_addr_reg(6)
    );
\start_addr_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(7),
      Q => start_addr_reg(7)
    );
\start_addr_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(8),
      Q => start_addr_reg(8)
    );
\start_addr_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(9),
      Q => start_addr_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_ctrl is
  port (
    CLK : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    done_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    fclk0 : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    \output_reg[14]\ : in STD_LOGIC;
    done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_ctrl : entity is "ctrl";
end block_design_accelerator_0_0_ctrl;

architecture STRUCTURE of block_design_accelerator_0_0_ctrl is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal done_s : STD_LOGIC;
  signal done_s_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair31";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
begin
  \FSM_onehot_state_reg[0]_0\ <= \^fsm_onehot_state_reg[0]_0\;
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0EAE0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABF80AA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA3010"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => fclk0,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      PRE => \FSM_onehot_state_reg[0]_1\,
      Q => \^fsm_onehot_state_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[1]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
U_DRAM1_WR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \output_reg[14]\,
      O => CLK
    );
done_s_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFFFA0A0A0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \output_reg[14]\,
      I2 => \^fsm_onehot_state_reg[1]_0\,
      I3 => done,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => done_s,
      O => done_s_i_1_n_0
    );
done_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => done_s_i_1_n_0,
      Q => done_s
    );
\rd_data[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8CCC8C8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done_s,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => done_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_done_counter_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_done_counter_lib_work : entity is "done_counter";
end block_design_accelerator_0_0_done_counter_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_done_counter_lib_work is
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[16]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal done_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_20_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_21_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_22_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_done_OBUF_inst_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_done_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(16),
      I1 => clear_IBUF,
      O => \count[16]_i_2_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count[16]_i_2_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
done_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => count_reg(8),
      I3 => Q(8),
      O => done_OBUF_inst_i_10_n_0
    );
done_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => count_reg(15),
      I2 => Q(14),
      I3 => count_reg(14),
      O => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => count_reg(13),
      I2 => Q(12),
      I3 => count_reg(12),
      O => done_OBUF_inst_i_12_n_0
    );
done_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => count_reg(11),
      I2 => Q(10),
      I3 => count_reg(10),
      O => done_OBUF_inst_i_13_n_0
    );
done_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => count_reg(9),
      I2 => Q(8),
      I3 => count_reg(8),
      O => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => done_OBUF_inst_i_15_n_0
    );
done_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(5),
      I1 => Q(5),
      I2 => count_reg(4),
      I3 => Q(4),
      O => done_OBUF_inst_i_16_n_0
    );
done_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => count_reg(2),
      I3 => Q(2),
      O => done_OBUF_inst_i_17_n_0
    );
done_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(1),
      I1 => Q(1),
      I2 => count_reg(0),
      I3 => Q(0),
      O => done_OBUF_inst_i_18_n_0
    );
done_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => count_reg(7),
      I2 => Q(6),
      I3 => count_reg(6),
      O => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_3_n_0,
      CO(3 downto 1) => NLW_done_OBUF_inst_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => done_OBUF_inst_i_4_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => count_reg(5),
      I2 => Q(4),
      I3 => count_reg(4),
      O => done_OBUF_inst_i_20_n_0
    );
done_OBUF_inst_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => count_reg(3),
      I2 => Q(2),
      I3 => count_reg(2),
      O => done_OBUF_inst_i_21_n_0
    );
done_OBUF_inst_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => count_reg(1),
      I2 => Q(0),
      I3 => count_reg(0),
      O => done_OBUF_inst_i_22_n_0
    );
done_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_6_n_0,
      CO(3) => done_OBUF_inst_i_3_n_0,
      CO(2) => done_OBUF_inst_i_3_n_1,
      CO(1) => done_OBUF_inst_i_3_n_2,
      CO(0) => done_OBUF_inst_i_3_n_3,
      CYINIT => '0',
      DI(3) => done_OBUF_inst_i_7_n_0,
      DI(2) => done_OBUF_inst_i_8_n_0,
      DI(1) => done_OBUF_inst_i_9_n_0,
      DI(0) => done_OBUF_inst_i_10_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_11_n_0,
      S(2) => done_OBUF_inst_i_12_n_0,
      S(1) => done_OBUF_inst_i_13_n_0,
      S(0) => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(16),
      I1 => Q(16),
      O => done_OBUF_inst_i_4_n_0
    );
done_OBUF_inst_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => count_reg(16),
      O => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => done_OBUF_inst_i_6_n_0,
      CO(2) => done_OBUF_inst_i_6_n_1,
      CO(1) => done_OBUF_inst_i_6_n_2,
      CO(0) => done_OBUF_inst_i_6_n_3,
      CYINIT => '1',
      DI(3) => done_OBUF_inst_i_15_n_0,
      DI(2) => done_OBUF_inst_i_16_n_0,
      DI(1) => done_OBUF_inst_i_17_n_0,
      DI(0) => done_OBUF_inst_i_18_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_19_n_0,
      S(2) => done_OBUF_inst_i_20_n_0,
      S(1) => done_OBUF_inst_i_21_n_0,
      S(0) => done_OBUF_inst_i_22_n_0
    );
done_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(14),
      I3 => Q(14),
      O => done_OBUF_inst_i_7_n_0
    );
done_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(13),
      I1 => Q(13),
      I2 => count_reg(12),
      I3 => Q(12),
      O => done_OBUF_inst_i_8_n_0
    );
done_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(11),
      I1 => Q(11),
      I2 => count_reg(10),
      I3 => Q(10),
      O => done_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_done_counter_lib_work_file_dram_rd_ram1.edn\ is
  port (
    busy : in STD_LOGIC;
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go_reg : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    update_count0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end \block_design_accelerator_0_0_done_counter_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_done_counter_lib_work_file_dram_rd_ram1.edn\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal valid_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_1 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_2 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_3 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal valid_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_valid_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_valid_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of done_OBUF_inst_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of handshake_go_i_1 : label is "soft_lutpair7";
begin
  CO(0) <= \^co\(0);
\count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCCC"
    )
        port map (
      I0 => \^co\(0),
      I1 => clear_IBUF,
      I2 => rd_en_IBUF,
      I3 => update_count0,
      O => \count[0]_i_1__0_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^co\(0),
      I1 => busy,
      I2 => go_IBUF,
      O => done_OBUF
    );
handshake_go_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => go_IBUF,
      I1 => state_reg(1),
      I2 => \^co\(0),
      I3 => state_reg(0),
      O => handshake_go_reg
    );
valid_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(10),
      I1 => Q(10),
      I2 => count_reg(11),
      I3 => Q(11),
      O => valid_OBUF_inst_i_10_n_0
    );
valid_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(8),
      I1 => Q(8),
      I2 => count_reg(9),
      I3 => Q(9),
      O => valid_OBUF_inst_i_11_n_0
    );
valid_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => valid_OBUF_inst_i_12_n_0
    );
valid_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => count_reg(5),
      O => valid_OBUF_inst_i_13_n_0
    );
valid_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => count_reg(3),
      O => valid_OBUF_inst_i_14_n_0
    );
valid_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => count_reg(1),
      O => valid_OBUF_inst_i_15_n_0
    );
valid_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(6),
      I1 => Q(6),
      I2 => count_reg(7),
      I3 => Q(7),
      O => valid_OBUF_inst_i_16_n_0
    );
valid_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(4),
      I1 => Q(4),
      I2 => count_reg(5),
      I3 => Q(5),
      O => valid_OBUF_inst_i_17_n_0
    );
valid_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(2),
      I1 => Q(2),
      I2 => count_reg(3),
      I3 => Q(3),
      O => valid_OBUF_inst_i_18_n_0
    );
valid_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => count_reg(1),
      I3 => Q(1),
      O => valid_OBUF_inst_i_19_n_0
    );
valid_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => valid_OBUF_inst_i_3_n_0,
      CO(3) => \^co\(0),
      CO(2) => valid_OBUF_inst_i_2_n_1,
      CO(1) => valid_OBUF_inst_i_2_n_2,
      CO(0) => valid_OBUF_inst_i_2_n_3,
      CYINIT => '0',
      DI(3) => valid_OBUF_inst_i_4_n_0,
      DI(2) => valid_OBUF_inst_i_5_n_0,
      DI(1) => valid_OBUF_inst_i_6_n_0,
      DI(0) => valid_OBUF_inst_i_7_n_0,
      O(3 downto 0) => NLW_valid_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => valid_OBUF_inst_i_8_n_0,
      S(2) => valid_OBUF_inst_i_9_n_0,
      S(1) => valid_OBUF_inst_i_10_n_0,
      S(0) => valid_OBUF_inst_i_11_n_0
    );
valid_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => valid_OBUF_inst_i_3_n_0,
      CO(2) => valid_OBUF_inst_i_3_n_1,
      CO(1) => valid_OBUF_inst_i_3_n_2,
      CO(0) => valid_OBUF_inst_i_3_n_3,
      CYINIT => '1',
      DI(3) => valid_OBUF_inst_i_12_n_0,
      DI(2) => valid_OBUF_inst_i_13_n_0,
      DI(1) => valid_OBUF_inst_i_14_n_0,
      DI(0) => valid_OBUF_inst_i_15_n_0,
      O(3 downto 0) => NLW_valid_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => valid_OBUF_inst_i_16_n_0,
      S(2) => valid_OBUF_inst_i_17_n_0,
      S(1) => valid_OBUF_inst_i_18_n_0,
      S(0) => valid_OBUF_inst_i_19_n_0
    );
valid_OBUF_inst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(14),
      I1 => Q(14),
      I2 => Q(15),
      I3 => count_reg(15),
      O => valid_OBUF_inst_i_4_n_0
    );
valid_OBUF_inst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => count_reg(13),
      O => valid_OBUF_inst_i_5_n_0
    );
valid_OBUF_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => count_reg(11),
      O => valid_OBUF_inst_i_6_n_0
    );
valid_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => count_reg(9),
      O => valid_OBUF_inst_i_7_n_0
    );
valid_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(14),
      I1 => Q(14),
      I2 => count_reg(15),
      I3 => Q(15),
      O => valid_OBUF_inst_i_8_n_0
    );
valid_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => count_reg(13),
      I3 => Q(13),
      O => valid_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_done_counter_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    clear_IBUF : in STD_LOGIC;
    count : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    full : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end \block_design_accelerator_0_0_done_counter_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_done_counter_lib_work_file_dram_wr_ram0.edn\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal done_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_done_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
\count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDDDCCCC"
    )
        port map (
      I0 => \^co\(0),
      I1 => clear_IBUF,
      I2 => count,
      I3 => full,
      I4 => wr_en_IBUF,
      O => \count[0]_i_1__0_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
\data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1D0C"
    )
        port map (
      I0 => \^co\(0),
      I1 => count,
      I2 => full,
      I3 => wr_en_IBUF,
      O => E(0)
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^co\(0),
      I1 => actually_empty,
      I2 => busy,
      I3 => dram_wr_pending_IBUF,
      I4 => go_IBUF,
      O => done_OBUF
    );
done_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => count_reg(11),
      I2 => Q(10),
      I3 => count_reg(10),
      O => done_OBUF_inst_i_10_n_0
    );
done_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => count_reg(9),
      I2 => Q(8),
      I3 => count_reg(8),
      O => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => done_OBUF_inst_i_12_n_0
    );
done_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(5),
      I1 => Q(5),
      I2 => count_reg(4),
      I3 => Q(4),
      O => done_OBUF_inst_i_13_n_0
    );
done_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => count_reg(2),
      I3 => Q(2),
      O => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(1),
      I1 => Q(1),
      I2 => count_reg(0),
      I3 => Q(0),
      O => done_OBUF_inst_i_15_n_0
    );
done_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => count_reg(7),
      I2 => Q(6),
      I3 => count_reg(6),
      O => done_OBUF_inst_i_16_n_0
    );
done_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => count_reg(5),
      I2 => Q(4),
      I3 => count_reg(4),
      O => done_OBUF_inst_i_17_n_0
    );
done_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => count_reg(3),
      I2 => Q(2),
      I3 => count_reg(2),
      O => done_OBUF_inst_i_18_n_0
    );
done_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => count_reg(1),
      I2 => Q(0),
      I3 => count_reg(0),
      O => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_3_n_0,
      CO(3) => \^co\(0),
      CO(2) => done_OBUF_inst_i_2_n_1,
      CO(1) => done_OBUF_inst_i_2_n_2,
      CO(0) => done_OBUF_inst_i_2_n_3,
      CYINIT => '0',
      DI(3) => done_OBUF_inst_i_4_n_0,
      DI(2) => done_OBUF_inst_i_5_n_0,
      DI(1) => done_OBUF_inst_i_6_n_0,
      DI(0) => done_OBUF_inst_i_7_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_8_n_0,
      S(2) => done_OBUF_inst_i_9_n_0,
      S(1) => done_OBUF_inst_i_10_n_0,
      S(0) => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => done_OBUF_inst_i_3_n_0,
      CO(2) => done_OBUF_inst_i_3_n_1,
      CO(1) => done_OBUF_inst_i_3_n_2,
      CO(0) => done_OBUF_inst_i_3_n_3,
      CYINIT => '1',
      DI(3) => done_OBUF_inst_i_12_n_0,
      DI(2) => done_OBUF_inst_i_13_n_0,
      DI(1) => done_OBUF_inst_i_14_n_0,
      DI(0) => done_OBUF_inst_i_15_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_16_n_0,
      S(2) => done_OBUF_inst_i_17_n_0,
      S(1) => done_OBUF_inst_i_18_n_0,
      S(0) => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(14),
      I3 => Q(14),
      O => done_OBUF_inst_i_4_n_0
    );
done_OBUF_inst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(13),
      I1 => Q(13),
      I2 => count_reg(12),
      I3 => Q(12),
      O => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(11),
      I1 => Q(11),
      I2 => count_reg(10),
      I3 => Q(10),
      O => done_OBUF_inst_i_6_n_0
    );
done_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => count_reg(8),
      I3 => Q(8),
      O => done_OBUF_inst_i_7_n_0
    );
done_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => count_reg(15),
      I2 => Q(14),
      I3 => count_reg(14),
      O => done_OBUF_inst_i_8_n_0
    );
done_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => count_reg(13),
      I2 => Q(12),
      I3 => count_reg(12),
      O => done_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_expander_fifo is
  port (
    clear_IBUF : in STD_LOGIC;
    count_reg : out STD_LOGIC_VECTOR ( 16 to 16 );
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_expander_fifo : entity is "expander_fifo";
end block_design_accelerator_0_0_expander_fifo;

architecture STRUCTURE of block_design_accelerator_0_0_expander_fifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal count_v11_out : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ready_OBUF_inst_i_1 : label is "soft_lutpair11";
begin
  AR(0) <= \^ar\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  din(31 downto 0) <= \^din\(31 downto 0);
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clear_IBUF,
      I1 => rst,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => full,
      O => wr_en2_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F104F144"
    )
        port map (
      I0 => CO(0),
      I1 => wr_en_IBUF,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => full,
      O => \count[0]_i_1_n_0\
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCDDDDDCCCCCCCC"
    )
        port map (
      I0 => CO(0),
      I1 => clear_IBUF,
      I2 => full,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => wr_en_IBUF,
      O => count_reg(16)
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0FE00"
    )
        port map (
      I0 => CO(0),
      I1 => wr_en_IBUF,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => full,
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\data[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FC0C"
    )
        port map (
      I0 => full,
      I1 => wr_en_IBUF,
      I2 => CO(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => count_v11_out
    );
\data_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(0),
      Q => \^din\(16)
    );
\data_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(10),
      Q => \^din\(26)
    );
\data_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(11),
      Q => \^din\(27)
    );
\data_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(12),
      Q => \^din\(28)
    );
\data_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(13),
      Q => \^din\(29)
    );
\data_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(14),
      Q => \^din\(30)
    );
\data_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(15),
      Q => \^din\(31)
    );
\data_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(1),
      Q => \^din\(17)
    );
\data_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(2),
      Q => \^din\(18)
    );
\data_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(3),
      Q => \^din\(19)
    );
\data_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(4),
      Q => \^din\(20)
    );
\data_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(5),
      Q => \^din\(21)
    );
\data_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(6),
      Q => \^din\(22)
    );
\data_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(7),
      Q => \^din\(23)
    );
\data_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(8),
      Q => \^din\(24)
    );
\data_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(9),
      Q => \^din\(25)
    );
\data_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(16),
      Q => \^din\(0)
    );
\data_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(26),
      Q => \^din\(10)
    );
\data_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(27),
      Q => \^din\(11)
    );
\data_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(28),
      Q => \^din\(12)
    );
\data_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(29),
      Q => \^din\(13)
    );
\data_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(30),
      Q => \^din\(14)
    );
\data_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(31),
      Q => \^din\(15)
    );
\data_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(17),
      Q => \^din\(1)
    );
\data_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(18),
      Q => \^din\(2)
    );
\data_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(19),
      Q => \^din\(3)
    );
\data_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(20),
      Q => \^din\(4)
    );
\data_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(21),
      Q => \^din\(5)
    );
\data_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(22),
      Q => \^din\(6)
    );
\data_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(23),
      Q => \^din\(7)
    );
\data_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(24),
      Q => \^din\(8)
    );
\data_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(25),
      Q => \^din\(9)
    );
ready_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => full,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => ready_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work : entity is "blk_mem_gen_prim_wrapper";
end block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 5) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 5) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_prim_wrapper";
end \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 5) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 5) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr is
  port (
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr : entity is "rd_bin_cntr";
end block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair7";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(3),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \plusOp__0\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(1)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(5),
      Q => \^q\(2)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \wr_pntr_bin_reg[3]\(0),
      I2 => ram_empty_fb_i_i_2_n_0,
      I3 => \gc0.count_d1_reg[4]_0\,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \wr_pntr_bin_reg[3]\(2),
      I2 => rd_pntr_plus1(1),
      I3 => \wr_pntr_bin_reg[3]\(1),
      I4 => \gpregsm1.curr_fwft_state_reg\(1),
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_i_2_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft : entity is "rd_fwft";
end block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFBF"
    )
        port map (
      I0 => Q(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      I4 => p_18_out,
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => p_18_out,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => \goreg_bm.dout_i_reg[31]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I3 => p_18_out,
      O => \gpregsm1.curr_fwft_state[1]_i_1_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => \gpregsm1.curr_fwft_state[1]_i_1_n_0\,
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F70000000000F7"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => p_18_out,
      I4 => \wr_pntr_bin_reg[5]\(0),
      I5 => \gc0.count_reg[5]\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as is
  port (
    \gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as : entity is "rd_status_flags_as";
end block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gc0.count_reg\(0),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff : entity is "synchronizer_ff";
end block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= Q_reg(5 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0 is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0 : entity is "synchronizer_ff";
end block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= Q_reg(5 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1 is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1 : entity is "synchronizer_ff";
end block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  \out\(0) <= Q_reg(5);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(5),
      I4 => Q_reg(3),
      I5 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(1),
      I2 => Q_reg(2),
      I3 => Q_reg(5),
      I4 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(5),
      I3 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \wr_pntr_bin_reg[4]\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \wr_pntr_bin_reg[4]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2 is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2 : entity is "synchronizer_ff";
end block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  \out\(0) <= Q_reg(5);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(5),
      I4 => Q_reg(3),
      I5 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(1),
      I2 => Q_reg(2),
      I3 => Q_reg(5),
      I4 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(5),
      I3 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \rd_pntr_bin_reg[4]\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \rd_pntr_bin_reg[4]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr is
  port (
    \gic0.gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.diff_pntr_pad_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr : entity is "wr_bin_cntr";
end block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_3_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\gdiff.diff_pntr_pad[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \rd_pntr_bin_reg[5]\(5),
      O => \gdiff.diff_pntr_pad_reg[6]\(2)
    );
\gdiff.diff_pntr_pad[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \rd_pntr_bin_reg[5]\(4),
      O => \gdiff.diff_pntr_pad_reg[6]\(1)
    );
\gdiff.diff_pntr_pad[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rd_pntr_bin_reg[5]\(3),
      O => \gdiff.diff_pntr_pad_reg[6]\(0)
    );
\gdiff.diff_pntr_pad[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rd_pntr_bin_reg[5]\(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rd_pntr_bin_reg[5]\(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rd_pntr_bin_reg[5]\(0),
      O => S(0)
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(2),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => wr_pntr_plus2(2),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(1),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(4),
      Q => wr_pntr_plus2(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(5),
      Q => wr_pntr_plus2(5)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000004055555555"
    )
        port map (
      I0 => rst_full_gen_i,
      I1 => ram_full_i_i_2_n_0,
      I2 => ram_full_i_i_3_n_0,
      I3 => \rd_pntr_bin_reg[5]\(0),
      I4 => wr_pntr_plus2(0),
      I5 => \gic0.gc0.count_d1_reg[4]_0\,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000090"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => \rd_pntr_bin_reg[5]\(5),
      I2 => wr_en,
      I3 => p_1_out,
      I4 => \rd_pntr_bin_reg[5]\(4),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \rd_pntr_bin_reg[5]\(2),
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[5]\(3),
      I4 => \rd_pntr_bin_reg[5]\(1),
      I5 => wr_pntr_plus2(1),
      O => ram_full_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as is
  port (
    p_1_out : in STD_LOGIC;
    prog_full : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as : entity is "wr_pf_as";
end block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as is
  signal diff_pntr : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \gdiff.diff_pntr_pad_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => plusOp(5),
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => plusOp(6),
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gdiff.diff_pntr_pad_reg[6]_i_1_n_2\,
      CO(0) => \gdiff.diff_pntr_pad_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => wr_pntr_plus1_pad(5 downto 4),
      O(3) => \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => \gic0.gc0.count_d1_reg[5]\(2 downto 0)
    );
\gdiff.diff_pntr_pad_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\,
      CO(2) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_1\,
      CO(1) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_2\,
      CO(0) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F080008"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => rst_full_gen_i,
      I3 => p_1_out,
      I4 => \^prog_full\,
      O => \gpf1.prog_full_i_i_1_n_0\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gpf1.prog_full_i_i_1_n_0\,
      PRE => rst_full_ff_i,
      Q => \^prog_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ : in STD_LOGIC;
    p_1_out : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as : entity is "wr_status_flags_as";
end block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as is
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => E(0)
    );
\gdiff.diff_pntr_pad[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => wr_pntr_plus1_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\,
      PRE => rst_full_ff_i,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work is
  port (
    \gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work : entity is "rd_bin_cntr";
end block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_4 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair5";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4 downto 0);
  Q(0) <= \^q\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800880088008"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gc0.count_reg[0]_0\,
      I2 => \wr_pntr_bin_reg[4]\(3),
      I3 => rd_pntr_plus1(4),
      I4 => ram_empty_fb_i_i_4_n_0,
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \wr_pntr_bin_reg[4]\(1),
      I2 => \wr_pntr_bin_reg[4]\(0),
      I3 => rd_pntr_plus1(1),
      I4 => \wr_pntr_bin_reg[4]\(2),
      I5 => rd_pntr_plus1(3),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \wr_pntr_bin_reg[4]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I3 => \wr_pntr_bin_reg[4]\(3),
      O => ram_empty_fb_i_i_4_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    \gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_bin_cntr";
end \block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_4 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair5";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4 downto 0);
  Q(0) <= \^q\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800880088008"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gc0.count_reg[0]_0\,
      I2 => \wr_pntr_bin_reg[4]\(3),
      I3 => rd_pntr_plus1(4),
      I4 => ram_empty_fb_i_i_4_n_0,
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \wr_pntr_bin_reg[4]\(1),
      I2 => \wr_pntr_bin_reg[4]\(0),
      I3 => rd_pntr_plus1(1),
      I4 => \wr_pntr_bin_reg[4]\(2),
      I5 => rd_pntr_plus1(3),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \wr_pntr_bin_reg[4]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I3 => \wr_pntr_bin_reg[4]\(3),
      O => ram_empty_fb_i_i_4_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work : entity is "rd_fwft";
end block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5155"
    )
        port map (
      I0 => p_18_out,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I4 => Q(0),
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F540"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => \gc0.count_d1_reg[4]\(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909000909090909"
    )
        port map (
      I0 => \gc0.count_reg[0]\(0),
      I1 => \wr_pntr_bin_reg[0]\(0),
      I2 => p_18_out,
      I3 => curr_fwft_state(0),
      I4 => rd_en,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_fwft";
end \block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5155"
    )
        port map (
      I0 => p_18_out,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I4 => Q(0),
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F540"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => \gc0.count_d1_reg[4]\(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909000909090909"
    )
        port map (
      I0 => \gc0.count_reg[0]\(0),
      I1 => \wr_pntr_bin_reg[0]\(0),
      I2 => p_18_out,
      I3 => curr_fwft_state(0),
      I4 => rd_en,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work is
  port (
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 4 to 4 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work : entity is "rd_status_flags_as";
end block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_pntr_bin_reg(4),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  port (
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 4 to 4 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_status_flags_as";
end \block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_pntr_bin_reg(4),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work : entity is "reset_blk_ramfifo";
end block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ : entity is "reset_blk_ramfifo";
end \block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work : entity is "synchronizer_ff";
end block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work : entity is "synchronizer_ff";
end block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work : entity is "synchronizer_ff";
end block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work : entity is "synchronizer_ff";
end block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work is
  port (
    \gic0.gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work : entity is "wr_bin_cntr";
end block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => p_8_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => p_8_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => p_8_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => p_8_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => p_8_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1001"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => \gic0.gc0.count_reg[0]_0\,
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_4_n_0,
      I5 => rst_full_gen_i,
      O => ram_full_i
    );
ram_full_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => p_8_out(4),
      I1 => \rd_pntr_bin_reg[4]\(4),
      I2 => p_8_out(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_6_n_0,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_8_out(1),
      I1 => \rd_pntr_bin_reg[4]\(1),
      I2 => p_8_out(0),
      I3 => \rd_pntr_bin_reg[4]\(0),
      I4 => \rd_pntr_bin_reg[4]\(2),
      I5 => p_8_out(2),
      O => ram_full_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    \gic0.gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_bin_cntr";
end \block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => p_8_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => p_8_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => p_8_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => p_8_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => p_8_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1001"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => \gic0.gc0.count_reg[0]_0\,
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_4_n_0,
      I5 => rst_full_gen_i,
      O => ram_full_i
    );
ram_full_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => p_8_out(4),
      I1 => \rd_pntr_bin_reg[4]\(4),
      I2 => p_8_out(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_6_n_0,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_8_out(1),
      I1 => \rd_pntr_bin_reg[4]\(1),
      I2 => p_8_out(0),
      I3 => \rd_pntr_bin_reg[4]\(0),
      I4 => \rd_pntr_bin_reg[4]\(2),
      I5 => p_8_out(2),
      O => ram_full_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work is
  port (
    full : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work : entity is "wr_status_flags_as";
end block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work is
  signal p_0_out : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => p_0_out,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => p_0_out
    );
ram_full_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_out,
      I1 => wr_en,
      O => ram_full_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  port (
    full : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_status_flags_as";
end \block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  signal p_0_out : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => p_0_out,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => p_0_out
    );
ram_full_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_out,
      I1 => wr_en,
      O => ram_full_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_handshake_custom is
  port (
    dram0_rd_flush : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    rcv_reg_0 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    go : in STD_LOGIC;
    temp_signal_go_side_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_handshake_custom : entity is "handshake_custom";
end block_design_accelerator_0_0_handshake_custom;

architecture STRUCTURE of block_design_accelerator_0_0_handshake_custom is
  signal \FSM_sequential_state_dest[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_dest[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_src[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_src[1]_i_1_n_0\ : STD_LOGIC;
  signal ack_s_i_1_n_0 : STD_LOGIC;
  signal ack_s_reg_n_0 : STD_LOGIC;
  signal rcv_n_0 : STD_LOGIC;
  signal send_s_i_1_n_0 : STD_LOGIC;
  signal send_s_reg_n_0 : STD_LOGIC;
  signal state_dest : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_src : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal temp_signal_ack_side : STD_LOGIC;
  signal temp_signal_ack_side_i_1_n_0 : STD_LOGIC;
  signal temp_signal_go_side : STD_LOGIC;
  signal temp_signal_go_side_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_dest[1]_i_1\ : label is "soft_lutpair30";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_dest_reg[0]\ : label is "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_dest_reg[1]\ : label is "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute SOFT_HLUTNM of \FSM_sequential_state_src[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_sequential_state_src[1]_i_1\ : label is "soft_lutpair28";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_src_reg[0]\ : label is "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_src_reg[1]\ : label is "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute SOFT_HLUTNM of ack_s_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of rcv : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of temp_signal_ack_side_i_1 : label is "soft_lutpair29";
begin
\FSM_sequential_state_dest[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s_reg_n_0,
      O => \FSM_sequential_state_dest[0]_i_1_n_0\
    );
\FSM_sequential_state_dest[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s_reg_n_0,
      O => \FSM_sequential_state_dest[1]_i_1_n_0\
    );
\FSM_sequential_state_dest_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_dest[0]_i_1_n_0\,
      Q => state_dest(0)
    );
\FSM_sequential_state_dest_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_dest[1]_i_1_n_0\,
      Q => state_dest(1)
    );
\FSM_sequential_state_src[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A7A2A2A2"
    )
        port map (
      I0 => state_src(0),
      I1 => ack_s_reg_n_0,
      I2 => state_src(1),
      I3 => temp_signal_go_side_reg_0,
      I4 => go,
      O => \FSM_sequential_state_src[0]_i_1_n_0\
    );
\FSM_sequential_state_src[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => state_src(0),
      I1 => ack_s_reg_n_0,
      I2 => state_src(1),
      O => \FSM_sequential_state_src[1]_i_1_n_0\
    );
\FSM_sequential_state_src_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_src[0]_i_1_n_0\,
      Q => state_src(0)
    );
\FSM_sequential_state_src_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_src[1]_i_1_n_0\,
      Q => state_src(1)
    );
ack_s_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ack_s_reg_n_0,
      I1 => state_dest(0),
      I2 => temp_signal_ack_side,
      O => ack_s_i_1_n_0
    );
ack_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => ack_s_i_1_n_0,
      Q => ack_s_reg_n_0
    );
rcv: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => send_s_reg_n_0,
      I1 => state_dest(0),
      I2 => state_dest(1),
      O => rcv_n_0
    );
rcv_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => rcv_n_0,
      Q => dram0_rd_flush
    );
send_s_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => temp_signal_go_side,
      I1 => state_src(0),
      I2 => state_src(1),
      I3 => send_s_reg_n_0,
      O => send_s_i_1_n_0
    );
send_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => send_s_i_1_n_0,
      Q => send_s_reg_n_0
    );
temp_signal_ack_side_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB22"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s_reg_n_0,
      I3 => temp_signal_ack_side,
      O => temp_signal_ack_side_i_1_n_0
    );
temp_signal_ack_side_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => temp_signal_ack_side_i_1_n_0,
      Q => temp_signal_ack_side
    );
temp_signal_go_side_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF00000808"
    )
        port map (
      I0 => go,
      I1 => temp_signal_go_side_reg_0,
      I2 => state_src(0),
      I3 => ack_s_reg_n_0,
      I4 => state_src(1),
      I5 => temp_signal_go_side,
      O => temp_signal_go_side_i_1_n_0
    );
temp_signal_go_side_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => temp_signal_go_side_i_1_n_0,
      Q => temp_signal_go_side
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_memory_map is
  port (
    go_0 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    go : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    ram1_rd_clear_reg_0 : out STD_LOGIC;
    ram1_rd_go_reg_0 : out STD_LOGIC;
    reg_rst_reg_0 : out STD_LOGIC;
    \reg_size_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_ram1_wr_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_ram0_rd_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    flush_s : out STD_LOGIC;
    flush_s_1 : out STD_LOGIC;
    \ram0_wr_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram0_wr_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram0_wr_size_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram1_rd_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram1_rd_size_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    \prev_addr_reg[15]_1\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    done_0 : in STD_LOGIC;
    dram0_rd_flush : in STD_LOGIC;
    dram_rd_flush : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_memory_map : entity is "memory_map";
end block_design_accelerator_0_0_memory_map;

architecture STRUCTURE of block_design_accelerator_0_0_memory_map is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clear\ : STD_LOGIC;
  signal \^go_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prev_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prev_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_5_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_6_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_7_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_8_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_9_n_0\ : STD_LOGIC;
  signal ram0_wr_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram0_wr_addr_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_clear_i_1_n_0 : STD_LOGIC;
  signal \ram0_wr_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram0_wr_size_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_valid_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram1_rd_addr_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram1_rd_clear_i_1_n_0 : STD_LOGIC;
  signal \^ram1_rd_clear_reg_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en0__2\ : STD_LOGIC;
  signal ram1_rd_rd_en1 : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_n_3\ : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_2_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_3_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_4_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_1 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_2 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_3 : STD_LOGIC;
  signal ram1_rd_rd_en_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram1_rd_size_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_2_n_0\ : STD_LOGIC;
  signal reg_go2_out : STD_LOGIC;
  signal reg_ram0_rd_addr : STD_LOGIC;
  signal \^reg_ram0_rd_addr_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal reg_ram1_wr_addr : STD_LOGIC;
  signal \^reg_ram1_wr_addr_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal reg_rst0_out : STD_LOGIC;
  signal reg_size : STD_LOGIC;
  signal \^reg_size_reg[16]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal sw_rst : STD_LOGIC;
  signal NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_c_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \prev_addr[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prev_addr[10]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prev_addr[11]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prev_addr[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prev_addr[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prev_addr[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prev_addr[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prev_addr[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prev_addr[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prev_addr[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prev_addr[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prev_addr[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prev_addr[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \prev_addr[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of ram0_wr_clear_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ram0_wr_data[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ram0_wr_valid_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ram1_rd_clear_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rd_data[14]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rd_data[14]_i_4\ : label is "soft_lutpair41";
begin
  AR(0) <= \^ar\(0);
  clear <= \^clear\;
  go_0 <= \^go_0\;
  ram1_rd_clear_reg_0 <= \^ram1_rd_clear_reg_0\;
  \reg_ram0_rd_addr_reg[14]_0\(14 downto 0) <= \^reg_ram0_rd_addr_reg[14]_0\(14 downto 0);
  \reg_ram1_wr_addr_reg[14]_0\(14 downto 0) <= \^reg_ram1_wr_addr_reg[14]_0\(14 downto 0);
  \reg_size_reg[16]_0\(16 downto 0) <= \^reg_size_reg[16]_0\(16 downto 0);
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sw_rst,
      I1 => s00_axi_aresetn,
      O => reg_rst_reg_0
    );
\U_CYCLES_GT_0.regs[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => sw_rst,
      I2 => dram_rd_flush,
      O => flush_s_1
    );
\U_CYCLES_GT_0.regs_c_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => sw_rst,
      I2 => dram0_rd_flush,
      O => flush_s
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\prev_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(0)
    );
\prev_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(10),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(10)
    );
\prev_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(11),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(11)
    );
\prev_addr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(12),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(12)
    );
\prev_addr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(13),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(13)
    );
\prev_addr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(14),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(14)
    );
\prev_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \ram1_rd_rd_en0__2\,
      I1 => s00_axi_arvalid,
      I2 => \slv_reg_wren__0\,
      I3 => \prev_addr[15]_i_5_n_0\,
      I4 => Q(1),
      I5 => \prev_addr[15]_i_6_n_0\,
      O => \prev_addr[15]_i_1_n_0\
    );
\prev_addr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF00000000"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => s00_axi_araddr(16),
      I2 => s00_axi_araddr(17),
      I3 => ram1_rd_rd_en1,
      I4 => s00_axi_arvalid,
      I5 => \slv_reg_wren__0\,
      O => p_1_in(15)
    );
\prev_addr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => s00_axi_araddr(16),
      I2 => s00_axi_araddr(17),
      I3 => ram1_rd_rd_en1,
      O => \ram1_rd_rd_en0__2\
    );
\prev_addr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \prev_addr_reg[15]_0\,
      I1 => \prev_addr_reg[15]_1\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      O => \slv_reg_wren__0\
    );
\prev_addr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \prev_addr[15]_i_7_n_0\,
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      I4 => \prev_addr[15]_i_8_n_0\,
      I5 => \prev_addr[15]_i_9_n_0\,
      O => \prev_addr[15]_i_5_n_0\
    );
\prev_addr[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \prev_addr[15]_i_6_n_0\
    );
\prev_addr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(12),
      O => \prev_addr[15]_i_7_n_0\
    );
\prev_addr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(4),
      O => \prev_addr[15]_i_8_n_0\
    );
\prev_addr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      O => \prev_addr[15]_i_9_n_0\
    );
\prev_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(1)
    );
\prev_addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(2)
    );
\prev_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(3)
    );
\prev_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(4),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(4)
    );
\prev_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(5),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(5)
    );
\prev_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(6),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(6)
    );
\prev_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(7),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(7)
    );
\prev_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(8),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(8)
    );
\prev_addr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(9)
    );
\prev_addr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(0),
      PRE => \^ar\(0),
      Q => prev_addr(0)
    );
\prev_addr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(10),
      PRE => \^ar\(0),
      Q => prev_addr(10)
    );
\prev_addr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(11),
      PRE => \^ar\(0),
      Q => prev_addr(11)
    );
\prev_addr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(12),
      PRE => \^ar\(0),
      Q => prev_addr(12)
    );
\prev_addr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(13),
      PRE => \^ar\(0),
      Q => prev_addr(13)
    );
\prev_addr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(14),
      PRE => \^ar\(0),
      Q => prev_addr(14)
    );
\prev_addr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(15),
      PRE => \^ar\(0),
      Q => prev_addr(15)
    );
\prev_addr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(1),
      PRE => \^ar\(0),
      Q => prev_addr(1)
    );
\prev_addr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(2),
      PRE => \^ar\(0),
      Q => prev_addr(2)
    );
\prev_addr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(3),
      PRE => \^ar\(0),
      Q => prev_addr(3)
    );
\prev_addr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(4),
      PRE => \^ar\(0),
      Q => prev_addr(4)
    );
\prev_addr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(5),
      PRE => \^ar\(0),
      Q => prev_addr(5)
    );
\prev_addr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(6),
      PRE => \^ar\(0),
      Q => prev_addr(6)
    );
\prev_addr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(7),
      PRE => \^ar\(0),
      Q => prev_addr(7)
    );
\prev_addr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(8),
      PRE => \^ar\(0),
      Q => prev_addr(8)
    );
\prev_addr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(9),
      PRE => \^ar\(0),
      Q => prev_addr(9)
    );
\ram0_wr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(0),
      Q => \ram0_wr_addr_reg[14]_0\(0)
    );
\ram0_wr_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(10),
      Q => \ram0_wr_addr_reg[14]_0\(10)
    );
\ram0_wr_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(11),
      Q => \ram0_wr_addr_reg[14]_0\(11)
    );
\ram0_wr_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(12),
      Q => \ram0_wr_addr_reg[14]_0\(12)
    );
\ram0_wr_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(13),
      Q => \ram0_wr_addr_reg[14]_0\(13)
    );
\ram0_wr_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(14),
      Q => \ram0_wr_addr_reg[14]_0\(14)
    );
\ram0_wr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(1),
      Q => \ram0_wr_addr_reg[14]_0\(1)
    );
\ram0_wr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(2),
      Q => \ram0_wr_addr_reg[14]_0\(2)
    );
\ram0_wr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(3),
      Q => \ram0_wr_addr_reg[14]_0\(3)
    );
\ram0_wr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(4),
      Q => \ram0_wr_addr_reg[14]_0\(4)
    );
\ram0_wr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(5),
      Q => \ram0_wr_addr_reg[14]_0\(5)
    );
\ram0_wr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(6),
      Q => \ram0_wr_addr_reg[14]_0\(6)
    );
\ram0_wr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(7),
      Q => \ram0_wr_addr_reg[14]_0\(7)
    );
\ram0_wr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(8),
      Q => \ram0_wr_addr_reg[14]_0\(8)
    );
\ram0_wr_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(9),
      Q => \ram0_wr_addr_reg[14]_0\(9)
    );
\ram0_wr_addr_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(0),
      O => \ram0_wr_addr_s[0]_i_1_n_0\
    );
\ram0_wr_addr_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(10),
      O => \ram0_wr_addr_s[10]_i_1_n_0\
    );
\ram0_wr_addr_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(11),
      O => \ram0_wr_addr_s[11]_i_1_n_0\
    );
\ram0_wr_addr_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(12),
      O => \ram0_wr_addr_s[12]_i_1_n_0\
    );
\ram0_wr_addr_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(13),
      O => \ram0_wr_addr_s[13]_i_1_n_0\
    );
\ram0_wr_addr_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(14),
      O => \ram0_wr_addr_s[14]_i_1_n_0\
    );
\ram0_wr_addr_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(1),
      O => \ram0_wr_addr_s[1]_i_1_n_0\
    );
\ram0_wr_addr_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(2),
      O => \ram0_wr_addr_s[2]_i_1_n_0\
    );
\ram0_wr_addr_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(3),
      O => \ram0_wr_addr_s[3]_i_1_n_0\
    );
\ram0_wr_addr_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(4),
      O => \ram0_wr_addr_s[4]_i_1_n_0\
    );
\ram0_wr_addr_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(5),
      O => \ram0_wr_addr_s[5]_i_1_n_0\
    );
\ram0_wr_addr_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(6),
      O => \ram0_wr_addr_s[6]_i_1_n_0\
    );
\ram0_wr_addr_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(7),
      O => \ram0_wr_addr_s[7]_i_1_n_0\
    );
\ram0_wr_addr_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(8),
      O => \ram0_wr_addr_s[8]_i_1_n_0\
    );
\ram0_wr_addr_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(9),
      O => \ram0_wr_addr_s[9]_i_1_n_0\
    );
\ram0_wr_addr_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[0]_i_1_n_0\,
      Q => ram0_wr_addr_s(0)
    );
\ram0_wr_addr_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[10]_i_1_n_0\,
      Q => ram0_wr_addr_s(10)
    );
\ram0_wr_addr_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[11]_i_1_n_0\,
      Q => ram0_wr_addr_s(11)
    );
\ram0_wr_addr_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[12]_i_1_n_0\,
      Q => ram0_wr_addr_s(12)
    );
\ram0_wr_addr_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[13]_i_1_n_0\,
      Q => ram0_wr_addr_s(13)
    );
\ram0_wr_addr_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[14]_i_1_n_0\,
      Q => ram0_wr_addr_s(14)
    );
\ram0_wr_addr_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[1]_i_1_n_0\,
      Q => ram0_wr_addr_s(1)
    );
\ram0_wr_addr_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[2]_i_1_n_0\,
      Q => ram0_wr_addr_s(2)
    );
\ram0_wr_addr_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[3]_i_1_n_0\,
      Q => ram0_wr_addr_s(3)
    );
\ram0_wr_addr_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[4]_i_1_n_0\,
      Q => ram0_wr_addr_s(4)
    );
\ram0_wr_addr_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[5]_i_1_n_0\,
      Q => ram0_wr_addr_s(5)
    );
\ram0_wr_addr_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[6]_i_1_n_0\,
      Q => ram0_wr_addr_s(6)
    );
\ram0_wr_addr_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[7]_i_1_n_0\,
      Q => ram0_wr_addr_s(7)
    );
\ram0_wr_addr_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[8]_i_1_n_0\,
      Q => ram0_wr_addr_s(8)
    );
\ram0_wr_addr_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[9]_i_1_n_0\,
      Q => ram0_wr_addr_s(9)
    );
ram0_wr_clear_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => ram0_wr_clear_i_1_n_0
    );
ram0_wr_clear_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_clear_i_1_n_0,
      Q => \^clear\
    );
\ram0_wr_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(0),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[0]_i_1_n_0\
    );
\ram0_wr_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(10),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[10]_i_1_n_0\
    );
\ram0_wr_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(11),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[11]_i_1_n_0\
    );
\ram0_wr_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(12),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[12]_i_1_n_0\
    );
\ram0_wr_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(13),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[13]_i_1_n_0\
    );
\ram0_wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(14),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[14]_i_1_n_0\
    );
\ram0_wr_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(15),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[15]_i_1_n_0\
    );
\ram0_wr_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(16),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[16]_i_1_n_0\
    );
\ram0_wr_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(17),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[17]_i_1_n_0\
    );
\ram0_wr_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(18),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[18]_i_1_n_0\
    );
\ram0_wr_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(19),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[19]_i_1_n_0\
    );
\ram0_wr_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(1),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[1]_i_1_n_0\
    );
\ram0_wr_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(20),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[20]_i_1_n_0\
    );
\ram0_wr_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(21),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[21]_i_1_n_0\
    );
\ram0_wr_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(22),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[22]_i_1_n_0\
    );
\ram0_wr_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(23),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[23]_i_1_n_0\
    );
\ram0_wr_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(24),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[24]_i_1_n_0\
    );
\ram0_wr_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(25),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[25]_i_1_n_0\
    );
\ram0_wr_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(26),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[26]_i_1_n_0\
    );
\ram0_wr_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(27),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[27]_i_1_n_0\
    );
\ram0_wr_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(28),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[28]_i_1_n_0\
    );
\ram0_wr_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(29),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[29]_i_1_n_0\
    );
\ram0_wr_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(2),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[2]_i_1_n_0\
    );
\ram0_wr_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(30),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[30]_i_1_n_0\
    );
\ram0_wr_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(31),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[31]_i_1_n_0\
    );
\ram0_wr_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(3),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[3]_i_1_n_0\
    );
\ram0_wr_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(4),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[4]_i_1_n_0\
    );
\ram0_wr_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(5),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[5]_i_1_n_0\
    );
\ram0_wr_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(6),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[6]_i_1_n_0\
    );
\ram0_wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(7),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[7]_i_1_n_0\
    );
\ram0_wr_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(8),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[8]_i_1_n_0\
    );
\ram0_wr_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(9),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[9]_i_1_n_0\
    );
\ram0_wr_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[0]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(0)
    );
\ram0_wr_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[10]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(10)
    );
\ram0_wr_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[11]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(11)
    );
\ram0_wr_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[12]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(12)
    );
\ram0_wr_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[13]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(13)
    );
\ram0_wr_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[14]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(14)
    );
\ram0_wr_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[15]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(15)
    );
\ram0_wr_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[16]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(16)
    );
\ram0_wr_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[17]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(17)
    );
\ram0_wr_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[18]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(18)
    );
\ram0_wr_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[19]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(19)
    );
\ram0_wr_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[1]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(1)
    );
\ram0_wr_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[20]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(20)
    );
\ram0_wr_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[21]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(21)
    );
\ram0_wr_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[22]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(22)
    );
\ram0_wr_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[23]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(23)
    );
\ram0_wr_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[24]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(24)
    );
\ram0_wr_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[25]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(25)
    );
\ram0_wr_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[26]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(26)
    );
\ram0_wr_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[27]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(27)
    );
\ram0_wr_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[28]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(28)
    );
\ram0_wr_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[29]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(29)
    );
\ram0_wr_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[2]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(2)
    );
\ram0_wr_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[30]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(30)
    );
\ram0_wr_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[31]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(31)
    );
\ram0_wr_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[3]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(3)
    );
\ram0_wr_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[4]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(4)
    );
\ram0_wr_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[5]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(5)
    );
\ram0_wr_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[6]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(6)
    );
\ram0_wr_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[7]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(7)
    );
\ram0_wr_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[8]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(8)
    );
\ram0_wr_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[9]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(9)
    );
ram0_wr_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \^clear\,
      Q => go
    );
\ram0_wr_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(0),
      Q => \ram0_wr_size_reg[15]_0\(0)
    );
\ram0_wr_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(10),
      Q => \ram0_wr_size_reg[15]_0\(10)
    );
\ram0_wr_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(11),
      Q => \ram0_wr_size_reg[15]_0\(11)
    );
\ram0_wr_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(12),
      Q => \ram0_wr_size_reg[15]_0\(12)
    );
\ram0_wr_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(13),
      Q => \ram0_wr_size_reg[15]_0\(13)
    );
\ram0_wr_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(14),
      Q => \ram0_wr_size_reg[15]_0\(14)
    );
\ram0_wr_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(15),
      Q => \ram0_wr_size_reg[15]_0\(15)
    );
\ram0_wr_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(1),
      Q => \ram0_wr_size_reg[15]_0\(1)
    );
\ram0_wr_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(2),
      Q => \ram0_wr_size_reg[15]_0\(2)
    );
\ram0_wr_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(3),
      Q => \ram0_wr_size_reg[15]_0\(3)
    );
\ram0_wr_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(4),
      Q => \ram0_wr_size_reg[15]_0\(4)
    );
\ram0_wr_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(5),
      Q => \ram0_wr_size_reg[15]_0\(5)
    );
\ram0_wr_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(6),
      Q => \ram0_wr_size_reg[15]_0\(6)
    );
\ram0_wr_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(7),
      Q => \ram0_wr_size_reg[15]_0\(7)
    );
\ram0_wr_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(8),
      Q => \ram0_wr_size_reg[15]_0\(8)
    );
\ram0_wr_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(9),
      Q => \ram0_wr_size_reg[15]_0\(9)
    );
\ram0_wr_size_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(15),
      O => \ram0_wr_size_s[0]_i_1_n_0\
    );
\ram0_wr_size_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(25),
      O => \ram0_wr_size_s[10]_i_1_n_0\
    );
\ram0_wr_size_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(26),
      O => \ram0_wr_size_s[11]_i_1_n_0\
    );
\ram0_wr_size_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(27),
      O => \ram0_wr_size_s[12]_i_1_n_0\
    );
\ram0_wr_size_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(28),
      O => \ram0_wr_size_s[13]_i_1_n_0\
    );
\ram0_wr_size_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(29),
      O => \ram0_wr_size_s[14]_i_1_n_0\
    );
\ram0_wr_size_s[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(30),
      O => \ram0_wr_size_s[15]_i_1_n_0\
    );
\ram0_wr_size_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(16),
      O => \ram0_wr_size_s[1]_i_1_n_0\
    );
\ram0_wr_size_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(17),
      O => \ram0_wr_size_s[2]_i_1_n_0\
    );
\ram0_wr_size_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(18),
      O => \ram0_wr_size_s[3]_i_1_n_0\
    );
\ram0_wr_size_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(19),
      O => \ram0_wr_size_s[4]_i_1_n_0\
    );
\ram0_wr_size_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(20),
      O => \ram0_wr_size_s[5]_i_1_n_0\
    );
\ram0_wr_size_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(21),
      O => \ram0_wr_size_s[6]_i_1_n_0\
    );
\ram0_wr_size_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(22),
      O => \ram0_wr_size_s[7]_i_1_n_0\
    );
\ram0_wr_size_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(23),
      O => \ram0_wr_size_s[8]_i_1_n_0\
    );
\ram0_wr_size_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(24),
      O => \ram0_wr_size_s[9]_i_1_n_0\
    );
\ram0_wr_size_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[0]_i_1_n_0\,
      Q => ram0_wr_size_s(0)
    );
\ram0_wr_size_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[10]_i_1_n_0\,
      Q => ram0_wr_size_s(10)
    );
\ram0_wr_size_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[11]_i_1_n_0\,
      Q => ram0_wr_size_s(11)
    );
\ram0_wr_size_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[12]_i_1_n_0\,
      Q => ram0_wr_size_s(12)
    );
\ram0_wr_size_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[13]_i_1_n_0\,
      Q => ram0_wr_size_s(13)
    );
\ram0_wr_size_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[14]_i_1_n_0\,
      Q => ram0_wr_size_s(14)
    );
\ram0_wr_size_s_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[15]_i_1_n_0\,
      Q => ram0_wr_size_s(15)
    );
\ram0_wr_size_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[1]_i_1_n_0\,
      Q => ram0_wr_size_s(1)
    );
\ram0_wr_size_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[2]_i_1_n_0\,
      Q => ram0_wr_size_s(2)
    );
\ram0_wr_size_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[3]_i_1_n_0\,
      Q => ram0_wr_size_s(3)
    );
\ram0_wr_size_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[4]_i_1_n_0\,
      Q => ram0_wr_size_s(4)
    );
\ram0_wr_size_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[5]_i_1_n_0\,
      Q => ram0_wr_size_s(5)
    );
\ram0_wr_size_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[6]_i_1_n_0\,
      Q => ram0_wr_size_s(6)
    );
\ram0_wr_size_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[7]_i_1_n_0\,
      Q => ram0_wr_size_s(7)
    );
\ram0_wr_size_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[8]_i_1_n_0\,
      Q => ram0_wr_size_s(8)
    );
\ram0_wr_size_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[9]_i_1_n_0\,
      Q => ram0_wr_size_s(9)
    );
ram0_wr_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      O => ram0_wr_valid_i_1_n_0
    );
ram0_wr_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_valid_i_1_n_0,
      Q => wr_en
    );
\ram1_rd_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(0),
      Q => \ram1_rd_addr_reg[14]_0\(0)
    );
\ram1_rd_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(10),
      Q => \ram1_rd_addr_reg[14]_0\(10)
    );
\ram1_rd_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(11),
      Q => \ram1_rd_addr_reg[14]_0\(11)
    );
\ram1_rd_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(12),
      Q => \ram1_rd_addr_reg[14]_0\(12)
    );
\ram1_rd_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(13),
      Q => \ram1_rd_addr_reg[14]_0\(13)
    );
\ram1_rd_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(14),
      Q => \ram1_rd_addr_reg[14]_0\(14)
    );
\ram1_rd_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(1),
      Q => \ram1_rd_addr_reg[14]_0\(1)
    );
\ram1_rd_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(2),
      Q => \ram1_rd_addr_reg[14]_0\(2)
    );
\ram1_rd_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(3),
      Q => \ram1_rd_addr_reg[14]_0\(3)
    );
\ram1_rd_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(4),
      Q => \ram1_rd_addr_reg[14]_0\(4)
    );
\ram1_rd_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(5),
      Q => \ram1_rd_addr_reg[14]_0\(5)
    );
\ram1_rd_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(6),
      Q => \ram1_rd_addr_reg[14]_0\(6)
    );
\ram1_rd_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(7),
      Q => \ram1_rd_addr_reg[14]_0\(7)
    );
\ram1_rd_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(8),
      Q => \ram1_rd_addr_reg[14]_0\(8)
    );
\ram1_rd_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(9),
      Q => \ram1_rd_addr_reg[14]_0\(9)
    );
\ram1_rd_addr_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(0),
      O => \ram1_rd_addr_s[0]_i_1_n_0\
    );
\ram1_rd_addr_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(10),
      O => \ram1_rd_addr_s[10]_i_1_n_0\
    );
\ram1_rd_addr_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(11),
      O => \ram1_rd_addr_s[11]_i_1_n_0\
    );
\ram1_rd_addr_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(12),
      O => \ram1_rd_addr_s[12]_i_1_n_0\
    );
\ram1_rd_addr_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(13),
      O => \ram1_rd_addr_s[13]_i_1_n_0\
    );
\ram1_rd_addr_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(14),
      O => \ram1_rd_addr_s[14]_i_1_n_0\
    );
\ram1_rd_addr_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(1),
      O => \ram1_rd_addr_s[1]_i_1_n_0\
    );
\ram1_rd_addr_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(2),
      O => \ram1_rd_addr_s[2]_i_1_n_0\
    );
\ram1_rd_addr_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(3),
      O => \ram1_rd_addr_s[3]_i_1_n_0\
    );
\ram1_rd_addr_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(4),
      O => \ram1_rd_addr_s[4]_i_1_n_0\
    );
\ram1_rd_addr_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(5),
      O => \ram1_rd_addr_s[5]_i_1_n_0\
    );
\ram1_rd_addr_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(6),
      O => \ram1_rd_addr_s[6]_i_1_n_0\
    );
\ram1_rd_addr_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(7),
      O => \ram1_rd_addr_s[7]_i_1_n_0\
    );
\ram1_rd_addr_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(8),
      O => \ram1_rd_addr_s[8]_i_1_n_0\
    );
\ram1_rd_addr_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(9),
      O => \ram1_rd_addr_s[9]_i_1_n_0\
    );
\ram1_rd_addr_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[0]_i_1_n_0\,
      Q => ram1_rd_addr_s(0)
    );
\ram1_rd_addr_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[10]_i_1_n_0\,
      Q => ram1_rd_addr_s(10)
    );
\ram1_rd_addr_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[11]_i_1_n_0\,
      Q => ram1_rd_addr_s(11)
    );
\ram1_rd_addr_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[12]_i_1_n_0\,
      Q => ram1_rd_addr_s(12)
    );
\ram1_rd_addr_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[13]_i_1_n_0\,
      Q => ram1_rd_addr_s(13)
    );
\ram1_rd_addr_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[14]_i_1_n_0\,
      Q => ram1_rd_addr_s(14)
    );
\ram1_rd_addr_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[1]_i_1_n_0\,
      Q => ram1_rd_addr_s(1)
    );
\ram1_rd_addr_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[2]_i_1_n_0\,
      Q => ram1_rd_addr_s(2)
    );
\ram1_rd_addr_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[3]_i_1_n_0\,
      Q => ram1_rd_addr_s(3)
    );
\ram1_rd_addr_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[4]_i_1_n_0\,
      Q => ram1_rd_addr_s(4)
    );
\ram1_rd_addr_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[5]_i_1_n_0\,
      Q => ram1_rd_addr_s(5)
    );
\ram1_rd_addr_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[6]_i_1_n_0\,
      Q => ram1_rd_addr_s(6)
    );
\ram1_rd_addr_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[7]_i_1_n_0\,
      Q => ram1_rd_addr_s(7)
    );
\ram1_rd_addr_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[8]_i_1_n_0\,
      Q => ram1_rd_addr_s(8)
    );
\ram1_rd_addr_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[9]_i_1_n_0\,
      Q => ram1_rd_addr_s(9)
    );
ram1_rd_clear_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      O => ram1_rd_clear_i_1_n_0
    );
ram1_rd_clear_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_clear_i_1_n_0,
      Q => \^ram1_rd_clear_reg_0\
    );
ram1_rd_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \^ram1_rd_clear_reg_0\,
      Q => ram1_rd_go_reg_0
    );
ram1_rd_rd_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram1_rd_rd_en1_carry_n_0,
      CO(2) => ram1_rd_rd_en1_carry_n_1,
      CO(1) => ram1_rd_rd_en1_carry_n_2,
      CO(0) => ram1_rd_rd_en1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ram1_rd_rd_en1_carry_i_1_n_0,
      S(2) => ram1_rd_rd_en1_carry_i_2_n_0,
      S(1) => ram1_rd_rd_en1_carry_i_3_n_0,
      S(0) => ram1_rd_rd_en1_carry_i_4_n_0
    );
\ram1_rd_rd_en1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram1_rd_rd_en1_carry_n_0,
      CO(3 downto 2) => \NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ram1_rd_rd_en1,
      CO(0) => \ram1_rd_rd_en1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram1_rd_rd_en1_carry__0_i_1_n_0\,
      S(0) => \ram1_rd_rd_en1_carry__0_i_2_n_0\
    );
\ram1_rd_rd_en1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => prev_addr(15),
      I2 => prev_addr(15),
      I3 => s00_axi_araddr(17),
      I4 => prev_addr(15),
      I5 => s00_axi_araddr(16),
      O => \ram1_rd_rd_en1_carry__0_i_1_n_0\
    );
\ram1_rd_rd_en1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(12),
      I1 => prev_addr(12),
      I2 => prev_addr(14),
      I3 => s00_axi_araddr(14),
      I4 => prev_addr(13),
      I5 => s00_axi_araddr(13),
      O => \ram1_rd_rd_en1_carry__0_i_2_n_0\
    );
ram1_rd_rd_en1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => prev_addr(9),
      I2 => prev_addr(11),
      I3 => s00_axi_araddr(11),
      I4 => prev_addr(10),
      I5 => s00_axi_araddr(10),
      O => ram1_rd_rd_en1_carry_i_1_n_0
    );
ram1_rd_rd_en1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(6),
      I1 => prev_addr(6),
      I2 => prev_addr(8),
      I3 => s00_axi_araddr(8),
      I4 => prev_addr(7),
      I5 => s00_axi_araddr(7),
      O => ram1_rd_rd_en1_carry_i_2_n_0
    );
ram1_rd_rd_en1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => prev_addr(3),
      I2 => prev_addr(5),
      I3 => s00_axi_araddr(5),
      I4 => prev_addr(4),
      I5 => s00_axi_araddr(4),
      O => ram1_rd_rd_en1_carry_i_3_n_0
    );
ram1_rd_rd_en1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => prev_addr(0),
      I2 => prev_addr(2),
      I3 => s00_axi_araddr(2),
      I4 => prev_addr(1),
      I5 => s00_axi_araddr(1),
      O => ram1_rd_rd_en1_carry_i_4_n_0
    );
ram1_rd_rd_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => ram1_rd_rd_en1,
      I2 => s00_axi_araddr(17),
      I3 => s00_axi_araddr(16),
      I4 => s00_axi_araddr(15),
      O => ram1_rd_rd_en_i_1_n_0
    );
ram1_rd_rd_en_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_rd_en_i_1_n_0,
      Q => rd_en
    );
\ram1_rd_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(0),
      Q => \ram1_rd_size_reg[15]_0\(0)
    );
\ram1_rd_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(10),
      Q => \ram1_rd_size_reg[15]_0\(10)
    );
\ram1_rd_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(11),
      Q => \ram1_rd_size_reg[15]_0\(11)
    );
\ram1_rd_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(12),
      Q => \ram1_rd_size_reg[15]_0\(12)
    );
\ram1_rd_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(13),
      Q => \ram1_rd_size_reg[15]_0\(13)
    );
\ram1_rd_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(14),
      Q => \ram1_rd_size_reg[15]_0\(14)
    );
\ram1_rd_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(15),
      Q => \ram1_rd_size_reg[15]_0\(15)
    );
\ram1_rd_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(1),
      Q => \ram1_rd_size_reg[15]_0\(1)
    );
\ram1_rd_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(2),
      Q => \ram1_rd_size_reg[15]_0\(2)
    );
\ram1_rd_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(3),
      Q => \ram1_rd_size_reg[15]_0\(3)
    );
\ram1_rd_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(4),
      Q => \ram1_rd_size_reg[15]_0\(4)
    );
\ram1_rd_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(5),
      Q => \ram1_rd_size_reg[15]_0\(5)
    );
\ram1_rd_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(6),
      Q => \ram1_rd_size_reg[15]_0\(6)
    );
\ram1_rd_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(7),
      Q => \ram1_rd_size_reg[15]_0\(7)
    );
\ram1_rd_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(8),
      Q => \ram1_rd_size_reg[15]_0\(8)
    );
\ram1_rd_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(9),
      Q => \ram1_rd_size_reg[15]_0\(9)
    );
\ram1_rd_size_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(15),
      O => \ram1_rd_size_s[0]_i_1_n_0\
    );
\ram1_rd_size_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(25),
      O => \ram1_rd_size_s[10]_i_1_n_0\
    );
\ram1_rd_size_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(26),
      O => \ram1_rd_size_s[11]_i_1_n_0\
    );
\ram1_rd_size_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(27),
      O => \ram1_rd_size_s[12]_i_1_n_0\
    );
\ram1_rd_size_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(28),
      O => \ram1_rd_size_s[13]_i_1_n_0\
    );
\ram1_rd_size_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(29),
      O => \ram1_rd_size_s[14]_i_1_n_0\
    );
\ram1_rd_size_s[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(30),
      O => \ram1_rd_size_s[15]_i_1_n_0\
    );
\ram1_rd_size_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(16),
      O => \ram1_rd_size_s[1]_i_1_n_0\
    );
\ram1_rd_size_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(17),
      O => \ram1_rd_size_s[2]_i_1_n_0\
    );
\ram1_rd_size_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(18),
      O => \ram1_rd_size_s[3]_i_1_n_0\
    );
\ram1_rd_size_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(19),
      O => \ram1_rd_size_s[4]_i_1_n_0\
    );
\ram1_rd_size_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(20),
      O => \ram1_rd_size_s[5]_i_1_n_0\
    );
\ram1_rd_size_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(21),
      O => \ram1_rd_size_s[6]_i_1_n_0\
    );
\ram1_rd_size_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(22),
      O => \ram1_rd_size_s[7]_i_1_n_0\
    );
\ram1_rd_size_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(23),
      O => \ram1_rd_size_s[8]_i_1_n_0\
    );
\ram1_rd_size_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(24),
      O => \ram1_rd_size_s[9]_i_1_n_0\
    );
\ram1_rd_size_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[0]_i_1_n_0\,
      Q => ram1_rd_size_s(0)
    );
\ram1_rd_size_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[10]_i_1_n_0\,
      Q => ram1_rd_size_s(10)
    );
\ram1_rd_size_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[11]_i_1_n_0\,
      Q => ram1_rd_size_s(11)
    );
\ram1_rd_size_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[12]_i_1_n_0\,
      Q => ram1_rd_size_s(12)
    );
\ram1_rd_size_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[13]_i_1_n_0\,
      Q => ram1_rd_size_s(13)
    );
\ram1_rd_size_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[14]_i_1_n_0\,
      Q => ram1_rd_size_s(14)
    );
\ram1_rd_size_s_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[15]_i_1_n_0\,
      Q => ram1_rd_size_s(15)
    );
\ram1_rd_size_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[1]_i_1_n_0\,
      Q => ram1_rd_size_s(1)
    );
\ram1_rd_size_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[2]_i_1_n_0\,
      Q => ram1_rd_size_s(2)
    );
\ram1_rd_size_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[3]_i_1_n_0\,
      Q => ram1_rd_size_s(3)
    );
\ram1_rd_size_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[4]_i_1_n_0\,
      Q => ram1_rd_size_s(4)
    );
\ram1_rd_size_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[5]_i_1_n_0\,
      Q => ram1_rd_size_s(5)
    );
\ram1_rd_size_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[6]_i_1_n_0\,
      Q => ram1_rd_size_s(6)
    );
\ram1_rd_size_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[7]_i_1_n_0\,
      Q => ram1_rd_size_s(7)
    );
\ram1_rd_size_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[8]_i_1_n_0\,
      Q => ram1_rd_size_s(8)
    );
\ram1_rd_size_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[9]_i_1_n_0\,
      Q => ram1_rd_size_s(9)
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B8FFB800"
    )
        port map (
      I0 => \rd_data[0]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => \^go_0\,
      I3 => \rd_data[14]_i_4_n_0\,
      I4 => \rd_data[0]_i_3_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[0]_i_1_n_0\
    );
\rd_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => done_0,
      I1 => \^reg_size_reg[16]_0\(0),
      I2 => s00_axi_araddr(1),
      I3 => \^reg_ram1_wr_addr_reg[14]_0\(0),
      I4 => s00_axi_araddr(0),
      I5 => \^reg_ram0_rd_addr_reg[14]_0\(0),
      O => \rd_data[0]_i_2_n_0\
    );
\rd_data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(0),
      O => \rd_data[0]_i_3_n_0\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[10]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(10),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[10]_i_1_n_0\
    );
\rd_data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(10),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(10),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(10),
      O => \rd_data[10]_i_2_n_0\
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[11]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(11),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[11]_i_1_n_0\
    );
\rd_data[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(11),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(11),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(11),
      O => \rd_data[11]_i_2_n_0\
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[12]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(12),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[12]_i_1_n_0\
    );
\rd_data[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(12),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(12),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(12),
      O => \rd_data[12]_i_2_n_0\
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[13]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(13),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[13]_i_1_n_0\
    );
\rd_data[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(13),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(13),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(13),
      O => \rd_data[13]_i_2_n_0\
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[14]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(14),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[14]_i_1_n_0\
    );
\rd_data[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(14),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(14),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(14),
      O => \rd_data[14]_i_2_n_0\
    );
\rd_data[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_araddr(1),
      O => \rd_data[14]_i_3_n_0\
    );
\rd_data[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_araddr(1),
      I2 => s00_axi_araddr(0),
      O => \rd_data[14]_i_4_n_0\
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000300B380"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(15),
      I1 => s00_axi_araddr(2),
      I2 => s00_axi_araddr(1),
      I3 => \rd_data[15]_i_2_n_0\,
      I4 => s00_axi_araddr(0),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[15]_i_1_n_0\
    );
\rd_data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(15),
      O => \rd_data[15]_i_2_n_0\
    );
\rd_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000300B380"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(16),
      I1 => s00_axi_araddr(2),
      I2 => s00_axi_araddr(1),
      I3 => \rd_data[16]_i_2_n_0\,
      I4 => s00_axi_araddr(0),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[16]_i_1_n_0\
    );
\rd_data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(16),
      O => \rd_data[16]_i_2_n_0\
    );
\rd_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(17),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[17]_i_1_n_0\
    );
\rd_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(18),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[18]_i_1_n_0\
    );
\rd_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(19),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[19]_i_1_n_0\
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[1]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(1),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[1]_i_1_n_0\
    );
\rd_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(1),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(1),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(1),
      O => \rd_data[1]_i_2_n_0\
    );
\rd_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(20),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[20]_i_1_n_0\
    );
\rd_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(21),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[21]_i_1_n_0\
    );
\rd_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(22),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[22]_i_1_n_0\
    );
\rd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(23),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[23]_i_1_n_0\
    );
\rd_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(24),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[24]_i_1_n_0\
    );
\rd_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(25),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[25]_i_1_n_0\
    );
\rd_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(26),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[26]_i_1_n_0\
    );
\rd_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(27),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[27]_i_1_n_0\
    );
\rd_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(28),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[28]_i_1_n_0\
    );
\rd_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(29),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[29]_i_1_n_0\
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[2]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(2),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[2]_i_1_n_0\
    );
\rd_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(2),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(2),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(2),
      O => \rd_data[2]_i_2_n_0\
    );
\rd_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(30),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[30]_i_1_n_0\
    );
\rd_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(31),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[31]_i_1_n_0\
    );
\rd_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \rd_data[31]_i_3_n_0\,
      I1 => s00_axi_araddr(15),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(17),
      I4 => \rd_data[31]_i_4_n_0\,
      I5 => \rd_data[31]_i_5_n_0\,
      O => \rd_data[31]_i_2_n_0\
    );
\rd_data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(13),
      I1 => s00_axi_araddr(14),
      I2 => s00_axi_araddr(11),
      I3 => s00_axi_araddr(12),
      O => \rd_data[31]_i_3_n_0\
    );
\rd_data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(5),
      I1 => s00_axi_araddr(6),
      I2 => s00_axi_araddr(3),
      I3 => s00_axi_araddr(4),
      O => \rd_data[31]_i_4_n_0\
    );
\rd_data[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => s00_axi_araddr(10),
      I2 => s00_axi_araddr(7),
      I3 => s00_axi_araddr(8),
      O => \rd_data[31]_i_5_n_0\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[3]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(3),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[3]_i_1_n_0\
    );
\rd_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(3),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(3),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(3),
      O => \rd_data[3]_i_2_n_0\
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[4]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(4),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[4]_i_1_n_0\
    );
\rd_data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(4),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(4),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(4),
      O => \rd_data[4]_i_2_n_0\
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[5]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(5),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[5]_i_1_n_0\
    );
\rd_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(5),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(5),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(5),
      O => \rd_data[5]_i_2_n_0\
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[6]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(6),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[6]_i_1_n_0\
    );
\rd_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(6),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(6),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(6),
      O => \rd_data[6]_i_2_n_0\
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[7]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(7),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[7]_i_1_n_0\
    );
\rd_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(7),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(7),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(7),
      O => \rd_data[7]_i_2_n_0\
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[8]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(8),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[8]_i_1_n_0\
    );
\rd_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(8),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(8),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(8),
      O => \rd_data[8]_i_2_n_0\
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[9]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(9),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[9]_i_1_n_0\
    );
\rd_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(9),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(9),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(9),
      O => \rd_data[9]_i_2_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[0]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(0)
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[10]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(10)
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[11]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(11)
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[12]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(12)
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[13]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(13)
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[14]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(14)
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[15]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(15)
    );
\rd_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[16]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(16)
    );
\rd_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[17]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(17)
    );
\rd_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[18]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(18)
    );
\rd_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[19]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(19)
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[1]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(1)
    );
\rd_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[20]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(20)
    );
\rd_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[21]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(21)
    );
\rd_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[22]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(22)
    );
\rd_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[23]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(23)
    );
\rd_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[24]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(24)
    );
\rd_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[25]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(25)
    );
\rd_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[26]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(26)
    );
\rd_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[27]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(27)
    );
\rd_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[28]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(28)
    );
\rd_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[29]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(29)
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[2]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(2)
    );
\rd_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[30]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(30)
    );
\rd_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[31]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(31)
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[3]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(3)
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[4]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(4)
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[5]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(5)
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[6]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(6)
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[7]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(7)
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[8]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(8)
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[9]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(9)
    );
reg_go_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => s00_axi_wdata(0),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => reg_go2_out
    );
reg_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => reg_go2_out,
      Q => \^go_0\
    );
\reg_ram0_rd_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => reg_ram0_rd_addr
    );
\reg_ram0_rd_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(0)
    );
\reg_ram0_rd_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(10)
    );
\reg_ram0_rd_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(11)
    );
\reg_ram0_rd_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(12)
    );
\reg_ram0_rd_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(13)
    );
\reg_ram0_rd_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(14)
    );
\reg_ram0_rd_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(1)
    );
\reg_ram0_rd_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(2)
    );
\reg_ram0_rd_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(3)
    );
\reg_ram0_rd_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(4)
    );
\reg_ram0_rd_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(5)
    );
\reg_ram0_rd_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(6)
    );
\reg_ram0_rd_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(7)
    );
\reg_ram0_rd_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(8)
    );
\reg_ram0_rd_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(9)
    );
\reg_ram1_wr_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => reg_ram1_wr_addr
    );
\reg_ram1_wr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(0)
    );
\reg_ram1_wr_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(10)
    );
\reg_ram1_wr_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(11)
    );
\reg_ram1_wr_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(12)
    );
\reg_ram1_wr_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(13)
    );
\reg_ram1_wr_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(14)
    );
\reg_ram1_wr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(1)
    );
\reg_ram1_wr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(2)
    );
\reg_ram1_wr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(3)
    );
\reg_ram1_wr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(4)
    );
\reg_ram1_wr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(5)
    );
\reg_ram1_wr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(6)
    );
\reg_ram1_wr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(7)
    );
\reg_ram1_wr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(8)
    );
\reg_ram1_wr_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(9)
    );
reg_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s00_axi_wdata(0),
      I5 => Q(1),
      O => reg_rst0_out
    );
reg_rst_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => reg_rst0_out,
      Q => sw_rst
    );
\reg_size[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => reg_size
    );
\reg_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_size_reg[16]_0\(0)
    );
\reg_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_size_reg[16]_0\(10)
    );
\reg_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_size_reg[16]_0\(11)
    );
\reg_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_size_reg[16]_0\(12)
    );
\reg_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_size_reg[16]_0\(13)
    );
\reg_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_size_reg[16]_0\(14)
    );
\reg_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(15),
      Q => \^reg_size_reg[16]_0\(15)
    );
\reg_size_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(16),
      Q => \^reg_size_reg[16]_0\(16)
    );
\reg_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_size_reg[16]_0\(1)
    );
\reg_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_size_reg[16]_0\(2)
    );
\reg_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_size_reg[16]_0\(3)
    );
\reg_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_size_reg[16]_0\(4)
    );
\reg_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_size_reg[16]_0\(5)
    );
\reg_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_size_reg[16]_0\(6)
    );
\reg_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_size_reg[16]_0\(7)
    );
\reg_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_size_reg[16]_0\(8)
    );
\reg_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_size_reg[16]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_ram_sync_read is
  port (
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_ram_sync_read : entity is "ram_sync_read";
end block_design_accelerator_0_0_ram_sync_read;

architecture STRUCTURE of block_design_accelerator_0_0_ram_sync_read is
  signal NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of memory_reg_0_0 : label is 1048576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of memory_reg_0_0 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of memory_reg_0_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of memory_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of memory_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of memory_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of memory_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of memory_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_1 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_1 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_1 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_1 : label is 0;
  attribute ram_addr_end of memory_reg_0_1 : label is 32767;
  attribute ram_offset of memory_reg_0_1 : label is 0;
  attribute ram_slice_begin of memory_reg_0_1 : label is 1;
  attribute ram_slice_end of memory_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_10 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_10 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_10 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_10 : label is 0;
  attribute ram_addr_end of memory_reg_0_10 : label is 32767;
  attribute ram_offset of memory_reg_0_10 : label is 0;
  attribute ram_slice_begin of memory_reg_0_10 : label is 10;
  attribute ram_slice_end of memory_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_11 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_11 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_11 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_11 : label is 0;
  attribute ram_addr_end of memory_reg_0_11 : label is 32767;
  attribute ram_offset of memory_reg_0_11 : label is 0;
  attribute ram_slice_begin of memory_reg_0_11 : label is 11;
  attribute ram_slice_end of memory_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_12 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_12 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_12 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_12 : label is 0;
  attribute ram_addr_end of memory_reg_0_12 : label is 32767;
  attribute ram_offset of memory_reg_0_12 : label is 0;
  attribute ram_slice_begin of memory_reg_0_12 : label is 12;
  attribute ram_slice_end of memory_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_13 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_13 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_13 : label is 0;
  attribute ram_addr_end of memory_reg_0_13 : label is 32767;
  attribute ram_offset of memory_reg_0_13 : label is 0;
  attribute ram_slice_begin of memory_reg_0_13 : label is 13;
  attribute ram_slice_end of memory_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_14 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_14 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_14 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_14 : label is 0;
  attribute ram_addr_end of memory_reg_0_14 : label is 32767;
  attribute ram_offset of memory_reg_0_14 : label is 0;
  attribute ram_slice_begin of memory_reg_0_14 : label is 14;
  attribute ram_slice_end of memory_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_15 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_15 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_15 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_15 : label is 0;
  attribute ram_addr_end of memory_reg_0_15 : label is 32767;
  attribute ram_offset of memory_reg_0_15 : label is 0;
  attribute ram_slice_begin of memory_reg_0_15 : label is 15;
  attribute ram_slice_end of memory_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_16 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_16 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_16 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_16 : label is 0;
  attribute ram_addr_end of memory_reg_0_16 : label is 32767;
  attribute ram_offset of memory_reg_0_16 : label is 0;
  attribute ram_slice_begin of memory_reg_0_16 : label is 16;
  attribute ram_slice_end of memory_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_17 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_17 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_17 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_17 : label is 0;
  attribute ram_addr_end of memory_reg_0_17 : label is 32767;
  attribute ram_offset of memory_reg_0_17 : label is 0;
  attribute ram_slice_begin of memory_reg_0_17 : label is 17;
  attribute ram_slice_end of memory_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_18 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_18 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_18 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_18 : label is 0;
  attribute ram_addr_end of memory_reg_0_18 : label is 32767;
  attribute ram_offset of memory_reg_0_18 : label is 0;
  attribute ram_slice_begin of memory_reg_0_18 : label is 18;
  attribute ram_slice_end of memory_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_19 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_19 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_19 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_19 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_19 : label is 0;
  attribute ram_addr_end of memory_reg_0_19 : label is 32767;
  attribute ram_offset of memory_reg_0_19 : label is 0;
  attribute ram_slice_begin of memory_reg_0_19 : label is 19;
  attribute ram_slice_end of memory_reg_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_2 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_2 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_2 : label is 0;
  attribute ram_addr_end of memory_reg_0_2 : label is 32767;
  attribute ram_offset of memory_reg_0_2 : label is 0;
  attribute ram_slice_begin of memory_reg_0_2 : label is 2;
  attribute ram_slice_end of memory_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_20 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_20 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_20 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_20 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_20 : label is 0;
  attribute ram_addr_end of memory_reg_0_20 : label is 32767;
  attribute ram_offset of memory_reg_0_20 : label is 0;
  attribute ram_slice_begin of memory_reg_0_20 : label is 20;
  attribute ram_slice_end of memory_reg_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_21 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_21 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_21 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_21 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_21 : label is 0;
  attribute ram_addr_end of memory_reg_0_21 : label is 32767;
  attribute ram_offset of memory_reg_0_21 : label is 0;
  attribute ram_slice_begin of memory_reg_0_21 : label is 21;
  attribute ram_slice_end of memory_reg_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_22 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_22 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_22 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_22 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_22 : label is 0;
  attribute ram_addr_end of memory_reg_0_22 : label is 32767;
  attribute ram_offset of memory_reg_0_22 : label is 0;
  attribute ram_slice_begin of memory_reg_0_22 : label is 22;
  attribute ram_slice_end of memory_reg_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_23 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_23 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_23 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_23 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_23 : label is 0;
  attribute ram_addr_end of memory_reg_0_23 : label is 32767;
  attribute ram_offset of memory_reg_0_23 : label is 0;
  attribute ram_slice_begin of memory_reg_0_23 : label is 23;
  attribute ram_slice_end of memory_reg_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_24 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_24 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_24 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_24 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_24 : label is 0;
  attribute ram_addr_end of memory_reg_0_24 : label is 32767;
  attribute ram_offset of memory_reg_0_24 : label is 0;
  attribute ram_slice_begin of memory_reg_0_24 : label is 24;
  attribute ram_slice_end of memory_reg_0_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_25 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_25 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_25 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_25 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_25 : label is 0;
  attribute ram_addr_end of memory_reg_0_25 : label is 32767;
  attribute ram_offset of memory_reg_0_25 : label is 0;
  attribute ram_slice_begin of memory_reg_0_25 : label is 25;
  attribute ram_slice_end of memory_reg_0_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_26 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_26 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_26 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_26 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_26 : label is 0;
  attribute ram_addr_end of memory_reg_0_26 : label is 32767;
  attribute ram_offset of memory_reg_0_26 : label is 0;
  attribute ram_slice_begin of memory_reg_0_26 : label is 26;
  attribute ram_slice_end of memory_reg_0_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_27 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_27 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_27 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_27 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_27 : label is 0;
  attribute ram_addr_end of memory_reg_0_27 : label is 32767;
  attribute ram_offset of memory_reg_0_27 : label is 0;
  attribute ram_slice_begin of memory_reg_0_27 : label is 27;
  attribute ram_slice_end of memory_reg_0_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_28 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_28 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_28 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_28 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_28 : label is 0;
  attribute ram_addr_end of memory_reg_0_28 : label is 32767;
  attribute ram_offset of memory_reg_0_28 : label is 0;
  attribute ram_slice_begin of memory_reg_0_28 : label is 28;
  attribute ram_slice_end of memory_reg_0_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_29 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_29 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_29 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_29 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_29 : label is 0;
  attribute ram_addr_end of memory_reg_0_29 : label is 32767;
  attribute ram_offset of memory_reg_0_29 : label is 0;
  attribute ram_slice_begin of memory_reg_0_29 : label is 29;
  attribute ram_slice_end of memory_reg_0_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_3 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_3 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_3 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_3 : label is 0;
  attribute ram_addr_end of memory_reg_0_3 : label is 32767;
  attribute ram_offset of memory_reg_0_3 : label is 0;
  attribute ram_slice_begin of memory_reg_0_3 : label is 3;
  attribute ram_slice_end of memory_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_30 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_30 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_30 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_30 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_30 : label is 0;
  attribute ram_addr_end of memory_reg_0_30 : label is 32767;
  attribute ram_offset of memory_reg_0_30 : label is 0;
  attribute ram_slice_begin of memory_reg_0_30 : label is 30;
  attribute ram_slice_end of memory_reg_0_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_31 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_31 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_31 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_31 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_31 : label is 0;
  attribute ram_addr_end of memory_reg_0_31 : label is 32767;
  attribute ram_offset of memory_reg_0_31 : label is 0;
  attribute ram_slice_begin of memory_reg_0_31 : label is 31;
  attribute ram_slice_end of memory_reg_0_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_4 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_4 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_4 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_4 : label is 0;
  attribute ram_addr_end of memory_reg_0_4 : label is 32767;
  attribute ram_offset of memory_reg_0_4 : label is 0;
  attribute ram_slice_begin of memory_reg_0_4 : label is 4;
  attribute ram_slice_end of memory_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_5 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_5 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_5 : label is 0;
  attribute ram_addr_end of memory_reg_0_5 : label is 32767;
  attribute ram_offset of memory_reg_0_5 : label is 0;
  attribute ram_slice_begin of memory_reg_0_5 : label is 5;
  attribute ram_slice_end of memory_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_6 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_6 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_6 : label is 0;
  attribute ram_addr_end of memory_reg_0_6 : label is 32767;
  attribute ram_offset of memory_reg_0_6 : label is 0;
  attribute ram_slice_begin of memory_reg_0_6 : label is 6;
  attribute ram_slice_end of memory_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_7 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_7 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_7 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_7 : label is 0;
  attribute ram_addr_end of memory_reg_0_7 : label is 32767;
  attribute ram_offset of memory_reg_0_7 : label is 0;
  attribute ram_slice_begin of memory_reg_0_7 : label is 7;
  attribute ram_slice_end of memory_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_8 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_8 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_8 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_8 : label is 0;
  attribute ram_addr_end of memory_reg_0_8 : label is 32767;
  attribute ram_offset of memory_reg_0_8 : label is 0;
  attribute ram_slice_begin of memory_reg_0_8 : label is 8;
  attribute ram_slice_end of memory_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_9 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_9 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_9 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_9 : label is 0;
  attribute ram_addr_end of memory_reg_0_9 : label is 32767;
  attribute ram_offset of memory_reg_0_9 : label is 0;
  attribute ram_slice_begin of memory_reg_0_9 : label is 9;
  attribute ram_slice_end of memory_reg_0_9 : label is 9;
begin
memory_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(0),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(1),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_10_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(10),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_11_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(11),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_12_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(12),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_13_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(13),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_14_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(14),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(15),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_15_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(15),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_16_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(16),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(17),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_17_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(17),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(18),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_18_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(18),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(19),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_19_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_19_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(19),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_19_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(2),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_20_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_20_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(20),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_20_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(21),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_21_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_21_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(21),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_21_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(22),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_22_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_22_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(22),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_22_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(23),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_23_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_23_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(23),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_23_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(24),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_24_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_24_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(24),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_24_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(25),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_25_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_25_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(25),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_25_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(26),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_26_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_26_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(26),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_26_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(27),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_27_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_27_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(27),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_27_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(28),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_28_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_28_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(28),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_28_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(29),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_29_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_29_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(29),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_29_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(3),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(30),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_30_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_30_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(30),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_30_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(31),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_31_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_31_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(31),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_31_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(4),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(5),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(6),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(7),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_8_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(8),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_9_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(9),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_ram_sync_read_0 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_ram_sync_read_0 : entity is "ram_sync_read";
end block_design_accelerator_0_0_ram_sync_read_0;

architecture STRUCTURE of block_design_accelerator_0_0_ram_sync_read_0 is
  signal NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of memory_reg_0_0 : label is 1048576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of memory_reg_0_0 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of memory_reg_0_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of memory_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of memory_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of memory_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of memory_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of memory_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_1 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_1 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_1 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_1 : label is 0;
  attribute ram_addr_end of memory_reg_0_1 : label is 32767;
  attribute ram_offset of memory_reg_0_1 : label is 0;
  attribute ram_slice_begin of memory_reg_0_1 : label is 1;
  attribute ram_slice_end of memory_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_10 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_10 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_10 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_10 : label is 0;
  attribute ram_addr_end of memory_reg_0_10 : label is 32767;
  attribute ram_offset of memory_reg_0_10 : label is 0;
  attribute ram_slice_begin of memory_reg_0_10 : label is 10;
  attribute ram_slice_end of memory_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_11 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_11 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_11 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_11 : label is 0;
  attribute ram_addr_end of memory_reg_0_11 : label is 32767;
  attribute ram_offset of memory_reg_0_11 : label is 0;
  attribute ram_slice_begin of memory_reg_0_11 : label is 11;
  attribute ram_slice_end of memory_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_12 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_12 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_12 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_12 : label is 0;
  attribute ram_addr_end of memory_reg_0_12 : label is 32767;
  attribute ram_offset of memory_reg_0_12 : label is 0;
  attribute ram_slice_begin of memory_reg_0_12 : label is 12;
  attribute ram_slice_end of memory_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_13 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_13 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_13 : label is 0;
  attribute ram_addr_end of memory_reg_0_13 : label is 32767;
  attribute ram_offset of memory_reg_0_13 : label is 0;
  attribute ram_slice_begin of memory_reg_0_13 : label is 13;
  attribute ram_slice_end of memory_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_14 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_14 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_14 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_14 : label is 0;
  attribute ram_addr_end of memory_reg_0_14 : label is 32767;
  attribute ram_offset of memory_reg_0_14 : label is 0;
  attribute ram_slice_begin of memory_reg_0_14 : label is 14;
  attribute ram_slice_end of memory_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_15 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_15 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_15 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_15 : label is 0;
  attribute ram_addr_end of memory_reg_0_15 : label is 32767;
  attribute ram_offset of memory_reg_0_15 : label is 0;
  attribute ram_slice_begin of memory_reg_0_15 : label is 15;
  attribute ram_slice_end of memory_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_16 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_16 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_16 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_16 : label is 0;
  attribute ram_addr_end of memory_reg_0_16 : label is 32767;
  attribute ram_offset of memory_reg_0_16 : label is 0;
  attribute ram_slice_begin of memory_reg_0_16 : label is 16;
  attribute ram_slice_end of memory_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_17 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_17 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_17 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_17 : label is 0;
  attribute ram_addr_end of memory_reg_0_17 : label is 32767;
  attribute ram_offset of memory_reg_0_17 : label is 0;
  attribute ram_slice_begin of memory_reg_0_17 : label is 17;
  attribute ram_slice_end of memory_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_18 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_18 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_18 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_18 : label is 0;
  attribute ram_addr_end of memory_reg_0_18 : label is 32767;
  attribute ram_offset of memory_reg_0_18 : label is 0;
  attribute ram_slice_begin of memory_reg_0_18 : label is 18;
  attribute ram_slice_end of memory_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_19 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_19 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_19 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_19 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_19 : label is 0;
  attribute ram_addr_end of memory_reg_0_19 : label is 32767;
  attribute ram_offset of memory_reg_0_19 : label is 0;
  attribute ram_slice_begin of memory_reg_0_19 : label is 19;
  attribute ram_slice_end of memory_reg_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_2 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_2 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_2 : label is 0;
  attribute ram_addr_end of memory_reg_0_2 : label is 32767;
  attribute ram_offset of memory_reg_0_2 : label is 0;
  attribute ram_slice_begin of memory_reg_0_2 : label is 2;
  attribute ram_slice_end of memory_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_20 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_20 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_20 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_20 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_20 : label is 0;
  attribute ram_addr_end of memory_reg_0_20 : label is 32767;
  attribute ram_offset of memory_reg_0_20 : label is 0;
  attribute ram_slice_begin of memory_reg_0_20 : label is 20;
  attribute ram_slice_end of memory_reg_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_21 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_21 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_21 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_21 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_21 : label is 0;
  attribute ram_addr_end of memory_reg_0_21 : label is 32767;
  attribute ram_offset of memory_reg_0_21 : label is 0;
  attribute ram_slice_begin of memory_reg_0_21 : label is 21;
  attribute ram_slice_end of memory_reg_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_22 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_22 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_22 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_22 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_22 : label is 0;
  attribute ram_addr_end of memory_reg_0_22 : label is 32767;
  attribute ram_offset of memory_reg_0_22 : label is 0;
  attribute ram_slice_begin of memory_reg_0_22 : label is 22;
  attribute ram_slice_end of memory_reg_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_23 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_23 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_23 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_23 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_23 : label is 0;
  attribute ram_addr_end of memory_reg_0_23 : label is 32767;
  attribute ram_offset of memory_reg_0_23 : label is 0;
  attribute ram_slice_begin of memory_reg_0_23 : label is 23;
  attribute ram_slice_end of memory_reg_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_24 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_24 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_24 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_24 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_24 : label is 0;
  attribute ram_addr_end of memory_reg_0_24 : label is 32767;
  attribute ram_offset of memory_reg_0_24 : label is 0;
  attribute ram_slice_begin of memory_reg_0_24 : label is 24;
  attribute ram_slice_end of memory_reg_0_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_25 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_25 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_25 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_25 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_25 : label is 0;
  attribute ram_addr_end of memory_reg_0_25 : label is 32767;
  attribute ram_offset of memory_reg_0_25 : label is 0;
  attribute ram_slice_begin of memory_reg_0_25 : label is 25;
  attribute ram_slice_end of memory_reg_0_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_26 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_26 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_26 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_26 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_26 : label is 0;
  attribute ram_addr_end of memory_reg_0_26 : label is 32767;
  attribute ram_offset of memory_reg_0_26 : label is 0;
  attribute ram_slice_begin of memory_reg_0_26 : label is 26;
  attribute ram_slice_end of memory_reg_0_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_27 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_27 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_27 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_27 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_27 : label is 0;
  attribute ram_addr_end of memory_reg_0_27 : label is 32767;
  attribute ram_offset of memory_reg_0_27 : label is 0;
  attribute ram_slice_begin of memory_reg_0_27 : label is 27;
  attribute ram_slice_end of memory_reg_0_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_28 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_28 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_28 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_28 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_28 : label is 0;
  attribute ram_addr_end of memory_reg_0_28 : label is 32767;
  attribute ram_offset of memory_reg_0_28 : label is 0;
  attribute ram_slice_begin of memory_reg_0_28 : label is 28;
  attribute ram_slice_end of memory_reg_0_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_29 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_29 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_29 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_29 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_29 : label is 0;
  attribute ram_addr_end of memory_reg_0_29 : label is 32767;
  attribute ram_offset of memory_reg_0_29 : label is 0;
  attribute ram_slice_begin of memory_reg_0_29 : label is 29;
  attribute ram_slice_end of memory_reg_0_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_3 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_3 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_3 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_3 : label is 0;
  attribute ram_addr_end of memory_reg_0_3 : label is 32767;
  attribute ram_offset of memory_reg_0_3 : label is 0;
  attribute ram_slice_begin of memory_reg_0_3 : label is 3;
  attribute ram_slice_end of memory_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_30 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_30 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_30 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_30 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_30 : label is 0;
  attribute ram_addr_end of memory_reg_0_30 : label is 32767;
  attribute ram_offset of memory_reg_0_30 : label is 0;
  attribute ram_slice_begin of memory_reg_0_30 : label is 30;
  attribute ram_slice_end of memory_reg_0_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_31 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_31 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_31 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_31 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_31 : label is 0;
  attribute ram_addr_end of memory_reg_0_31 : label is 32767;
  attribute ram_offset of memory_reg_0_31 : label is 0;
  attribute ram_slice_begin of memory_reg_0_31 : label is 31;
  attribute ram_slice_end of memory_reg_0_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_4 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_4 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_4 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_4 : label is 0;
  attribute ram_addr_end of memory_reg_0_4 : label is 32767;
  attribute ram_offset of memory_reg_0_4 : label is 0;
  attribute ram_slice_begin of memory_reg_0_4 : label is 4;
  attribute ram_slice_end of memory_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_5 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_5 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_5 : label is 0;
  attribute ram_addr_end of memory_reg_0_5 : label is 32767;
  attribute ram_offset of memory_reg_0_5 : label is 0;
  attribute ram_slice_begin of memory_reg_0_5 : label is 5;
  attribute ram_slice_end of memory_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_6 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_6 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_6 : label is 0;
  attribute ram_addr_end of memory_reg_0_6 : label is 32767;
  attribute ram_offset of memory_reg_0_6 : label is 0;
  attribute ram_slice_begin of memory_reg_0_6 : label is 6;
  attribute ram_slice_end of memory_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_7 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_7 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_7 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_7 : label is 0;
  attribute ram_addr_end of memory_reg_0_7 : label is 32767;
  attribute ram_offset of memory_reg_0_7 : label is 0;
  attribute ram_slice_begin of memory_reg_0_7 : label is 7;
  attribute ram_slice_end of memory_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_8 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_8 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_8 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_8 : label is 0;
  attribute ram_addr_end of memory_reg_0_8 : label is 32767;
  attribute ram_offset of memory_reg_0_8 : label is 0;
  attribute ram_slice_begin of memory_reg_0_8 : label is 8;
  attribute ram_slice_end of memory_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_9 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_9 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_9 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_9 : label is 0;
  attribute ram_addr_end of memory_reg_0_9 : label is 32767;
  attribute ram_offset of memory_reg_0_9 : label is 0;
  attribute ram_slice_begin of memory_reg_0_9 : label is 9;
  attribute ram_slice_end of memory_reg_0_9 : label is 9;
begin
memory_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(0),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(1),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_10_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(10),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_11_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(11),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_12_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(12),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_13_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(13),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_14_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(14),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(15),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_15_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(15),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_16_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(16),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(17),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_17_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(17),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(18),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_18_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(18),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(19),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_19_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_19_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(19),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_19_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(2),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_20_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_20_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(20),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_20_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(21),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_21_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_21_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(21),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_21_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(22),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_22_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_22_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(22),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_22_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(23),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_23_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_23_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(23),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_23_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(24),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_24_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_24_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(24),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_24_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(25),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_25_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_25_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(25),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_25_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(26),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_26_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_26_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(26),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_26_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(27),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_27_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_27_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(27),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_27_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(28),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_28_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_28_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(28),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_28_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(29),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_29_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_29_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(29),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_29_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(3),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(30),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_30_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_30_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(30),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_30_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(31),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_31_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_31_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(31),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_31_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(4),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(5),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(6),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(7),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_8_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(8),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_9_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(9),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_reg_custom is
  port (
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \output_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    CLK : in STD_LOGIC;
    \output_reg[16]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_reg_custom : entity is "reg_custom";
end block_design_accelerator_0_0_reg_custom;

architecture STRUCTURE of block_design_accelerator_0_0_reg_custom is
begin
\output_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(0),
      Q => Q(0)
    );
\output_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(10),
      Q => Q(10)
    );
\output_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(11),
      Q => Q(11)
    );
\output_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(12),
      Q => Q(12)
    );
\output_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(13),
      Q => Q(13)
    );
\output_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(14),
      Q => Q(14)
    );
\output_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(15),
      Q => Q(15)
    );
\output_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(16),
      Q => Q(16)
    );
\output_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(1),
      Q => Q(1)
    );
\output_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(2),
      Q => Q(2)
    );
\output_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(3),
      Q => Q(3)
    );
\output_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(4),
      Q => Q(4)
    );
\output_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(5),
      Q => Q(5)
    );
\output_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(6),
      Q => Q(6)
    );
\output_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(7),
      Q => Q(7)
    );
\output_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(8),
      Q => Q(8)
    );
\output_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_reg_custom__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \output_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    CLK : in STD_LOGIC;
    \output_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_reg_custom__parameterized0\ : entity is "reg_custom";
end \block_design_accelerator_0_0_reg_custom__parameterized0\;

architecture STRUCTURE of \block_design_accelerator_0_0_reg_custom__parameterized0\ is
begin
\output_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(0),
      Q => Q(0)
    );
\output_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(10),
      Q => Q(10)
    );
\output_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(11),
      Q => Q(11)
    );
\output_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(12),
      Q => Q(12)
    );
\output_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(13),
      Q => Q(13)
    );
\output_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(14),
      Q => Q(14)
    );
\output_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(1),
      Q => Q(1)
    );
\output_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(2),
      Q => Q(2)
    );
\output_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(3),
      Q => Q(3)
    );
\output_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(4),
      Q => Q(4)
    );
\output_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(5),
      Q => Q(5)
    );
\output_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(6),
      Q => Q(6)
    );
\output_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(7),
      Q => Q(7)
    );
\output_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(8),
      Q => Q(8)
    );
\output_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_shrinker_fifo_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    \data_reg[0]_0\ : out STD_LOGIC;
    empty : in STD_LOGIC;
    rd_en0_in : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_shrinker_fifo_lib_work : entity is "shrinker_fifo";
end block_design_accelerator_0_0_shrinker_fifo_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_shrinker_fifo_lib_work is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[22]_i_1_n_0\ : STD_LOGIC;
  signal \data[23]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[27]_i_1_n_0\ : STD_LOGIC;
  signal \data[28]_i_1_n_0\ : STD_LOGIC;
  signal \data[29]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[30]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_2_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg[0]_0\ : STD_LOGIC;
  signal next_count : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data[16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data[18]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data[19]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data[20]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data[22]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data[23]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data[24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data[25]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data[26]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data[27]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data[28]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data[29]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data[30]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data[9]_i_1\ : label is "soft_lutpair21";
begin
  AR(0) <= \^ar\(0);
  \data_reg[0]_0\ <= \^data_reg[0]_0\;
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => clear_IBUF,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_en_IBUF,
      I1 => \^data_reg[0]_0\,
      O => rd_en0_in
    );
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => empty,
      I1 => rd_en_IBUF,
      I2 => \^data_reg[0]_0\,
      O => next_count
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => next_count,
      Q => \^data_reg[0]_0\
    );
\data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(0),
      O => \data[0]_i_1_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(10),
      O => \data[10]_i_1_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(11),
      O => \data[11]_i_1_n_0\
    );
\data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(12),
      O => \data[12]_i_1_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(13),
      O => \data[13]_i_1_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(14),
      O => \data[14]_i_1_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(15),
      O => \data[15]_i_1_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(16),
      O => \data[16]_i_1_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(17),
      O => \data[17]_i_1_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(18),
      O => \data[18]_i_1_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(19),
      O => \data[19]_i_1_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(1),
      O => \data[1]_i_1_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(20),
      O => \data[20]_i_1_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(21),
      O => \data[21]_i_1_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(22),
      O => \data[22]_i_1_n_0\
    );
\data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(23),
      O => \data[23]_i_1_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(24),
      O => \data[24]_i_1_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(25),
      O => \data[25]_i_1_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(26),
      O => \data[26]_i_1_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(27),
      O => \data[27]_i_1_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(28),
      O => \data[28]_i_1_n_0\
    );
\data[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(29),
      O => \data[29]_i_1_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(2),
      O => \data[2]_i_1_n_0\
    );
\data[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(30),
      O => \data[30]_i_1_n_0\
    );
\data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => empty,
      I1 => \^data_reg[0]_0\,
      I2 => rd_en_IBUF,
      O => \data[31]_i_1_n_0\
    );
\data[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(31),
      O => \data[31]_i_2_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(3),
      O => \data[3]_i_1_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(4),
      O => \data[4]_i_1_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(5),
      O => \data[5]_i_1_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(6),
      O => \data[6]_i_1_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(7),
      O => \data[7]_i_1_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(8),
      O => \data[8]_i_1_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(9),
      O => \data[9]_i_1_n_0\
    );
\data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[0]_i_1_n_0\,
      Q => Q(0)
    );
\data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[10]_i_1_n_0\,
      Q => Q(10)
    );
\data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[11]_i_1_n_0\,
      Q => Q(11)
    );
\data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[12]_i_1_n_0\,
      Q => Q(12)
    );
\data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[13]_i_1_n_0\,
      Q => Q(13)
    );
\data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[14]_i_1_n_0\,
      Q => Q(14)
    );
\data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[15]_i_1_n_0\,
      Q => Q(15)
    );
\data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[16]_i_1_n_0\,
      Q => Q(16)
    );
\data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[17]_i_1_n_0\,
      Q => Q(17)
    );
\data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[18]_i_1_n_0\,
      Q => Q(18)
    );
\data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[19]_i_1_n_0\,
      Q => Q(19)
    );
\data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[1]_i_1_n_0\,
      Q => Q(1)
    );
\data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[20]_i_1_n_0\,
      Q => Q(20)
    );
\data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[21]_i_1_n_0\,
      Q => Q(21)
    );
\data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[22]_i_1_n_0\,
      Q => Q(22)
    );
\data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[23]_i_1_n_0\,
      Q => Q(23)
    );
\data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[24]_i_1_n_0\,
      Q => Q(24)
    );
\data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[25]_i_1_n_0\,
      Q => Q(25)
    );
\data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[26]_i_1_n_0\,
      Q => Q(26)
    );
\data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[27]_i_1_n_0\,
      Q => Q(27)
    );
\data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[28]_i_1_n_0\,
      Q => Q(28)
    );
\data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[29]_i_1_n_0\,
      Q => Q(29)
    );
\data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[2]_i_1_n_0\,
      Q => Q(2)
    );
\data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[30]_i_1_n_0\,
      Q => Q(30)
    );
\data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[31]_i_2_n_0\,
      Q => Q(31)
    );
\data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[3]_i_1_n_0\,
      Q => Q(3)
    );
\data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[4]_i_1_n_0\,
      Q => Q(4)
    );
\data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[5]_i_1_n_0\,
      Q => Q(5)
    );
\data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[6]_i_1_n_0\,
      Q => Q(6)
    );
\data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[7]_i_1_n_0\,
      Q => Q(7)
    );
\data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[8]_i_1_n_0\,
      Q => Q(8)
    );
\data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[9]_i_1_n_0\,
      Q => Q(9)
    );
valid_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => CO(0),
      O => valid_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    \data_reg[31]_0\ : out STD_LOGIC;
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \block_design_accelerator_0_0_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[22]_i_1_n_0\ : STD_LOGIC;
  signal \data[23]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[27]_i_1_n_0\ : STD_LOGIC;
  signal \data[28]_i_1_n_0\ : STD_LOGIC;
  signal \data[29]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[30]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_2_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg[31]_0\ : STD_LOGIC;
  signal next_count : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of ready_OBUF_inst_i_1 : label is "soft_lutpair11";
begin
  AR(0) <= \^ar\(0);
  \data_reg[31]_0\ <= \^data_reg[31]_0\;
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clear_IBUF,
      I1 => rst,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_reg[31]_0\,
      I1 => full,
      O => wr_en2_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => full,
      I1 => \^data_reg[31]_0\,
      I2 => wr_en_IBUF,
      I3 => CO(0),
      O => next_count
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => next_count,
      Q => \^data_reg[31]_0\
    );
\data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(0),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[0]_i_1_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(10),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[10]_i_1_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(11),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[11]_i_1_n_0\
    );
\data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(12),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[12]_i_1_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(13),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[13]_i_1_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(14),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[14]_i_1_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(15),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[15]_i_1_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(16),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[16]_i_1_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(17),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[17]_i_1_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(18),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[18]_i_1_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(19),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[19]_i_1_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(1),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[1]_i_1_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(20),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[20]_i_1_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(21),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[21]_i_1_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(22),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[22]_i_1_n_0\
    );
\data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(23),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[23]_i_1_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(24),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[24]_i_1_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(25),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[25]_i_1_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(26),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[26]_i_1_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(27),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[27]_i_1_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(28),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[28]_i_1_n_0\
    );
\data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(29),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[29]_i_1_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(2),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[2]_i_1_n_0\
    );
\data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(30),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[30]_i_1_n_0\
    );
\data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(31),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[31]_i_2_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(3),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[3]_i_1_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(4),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[4]_i_1_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(5),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[5]_i_1_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(6),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[6]_i_1_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(7),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[7]_i_1_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(8),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[8]_i_1_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(9),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[9]_i_1_n_0\
    );
\data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[0]_i_1_n_0\,
      Q => Q(0)
    );
\data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[10]_i_1_n_0\,
      Q => Q(10)
    );
\data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[11]_i_1_n_0\,
      Q => Q(11)
    );
\data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[12]_i_1_n_0\,
      Q => Q(12)
    );
\data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[13]_i_1_n_0\,
      Q => Q(13)
    );
\data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[14]_i_1_n_0\,
      Q => Q(14)
    );
\data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[15]_i_1_n_0\,
      Q => Q(15)
    );
\data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[16]_i_1_n_0\,
      Q => Q(16)
    );
\data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[17]_i_1_n_0\,
      Q => Q(17)
    );
\data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[18]_i_1_n_0\,
      Q => Q(18)
    );
\data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[19]_i_1_n_0\,
      Q => Q(19)
    );
\data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[1]_i_1_n_0\,
      Q => Q(1)
    );
\data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[20]_i_1_n_0\,
      Q => Q(20)
    );
\data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[21]_i_1_n_0\,
      Q => Q(21)
    );
\data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[22]_i_1_n_0\,
      Q => Q(22)
    );
\data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[23]_i_1_n_0\,
      Q => Q(23)
    );
\data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[24]_i_1_n_0\,
      Q => Q(24)
    );
\data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[25]_i_1_n_0\,
      Q => Q(25)
    );
\data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[26]_i_1_n_0\,
      Q => Q(26)
    );
\data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[27]_i_1_n_0\,
      Q => Q(27)
    );
\data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[28]_i_1_n_0\,
      Q => Q(28)
    );
\data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[29]_i_1_n_0\,
      Q => Q(29)
    );
\data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[2]_i_1_n_0\,
      Q => Q(2)
    );
\data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[30]_i_1_n_0\,
      Q => Q(30)
    );
\data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[31]_i_2_n_0\,
      Q => Q(31)
    );
\data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[3]_i_1_n_0\,
      Q => Q(3)
    );
\data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[4]_i_1_n_0\,
      Q => Q(4)
    );
\data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[5]_i_1_n_0\,
      Q => Q(5)
    );
\data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[6]_i_1_n_0\,
      Q => Q(6)
    );
\data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[7]_i_1_n_0\,
      Q => Q(7)
    );
\data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[8]_i_1_n_0\,
      Q => Q(8)
    );
\data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[9]_i_1_n_0\,
      Q => Q(9)
    );
ready_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^data_reg[31]_0\,
      I1 => full,
      O => ready_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_synchronizer_dual_flop_lib_work is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff : in STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_1 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_synchronizer_dual_flop_lib_work : entity is "synchronizer_dual_flop";
end block_design_accelerator_0_0_synchronizer_dual_flop_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_synchronizer_dual_flop_lib_work is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair7";
begin
  got_it_tg_sync <= \^got_it_tg_sync\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => state(1),
      I4 => state(0),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_sync\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => go_IBUF,
      I4 => state(1),
      O => state_reg(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F9F60606060"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => CO(0),
      I4 => actually_empty,
      I5 => state(1),
      O => state_reg(1)
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state_1,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82FF7D00"
    )
        port map (
      I0 => state_1,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => handshake_go,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\ is
  port (
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff_reg : out STD_LOGIC;
    got_it_tg_ff_reg_0 : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\ is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_ff_reg\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair8";
begin
  got_it_tg_ff_reg <= \^got_it_tg_ff_reg\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => \^got_it_tg_ff_reg\,
      I2 => got_it_tg_ff_reg_0,
      I3 => state_reg(0),
      I4 => state_reg(1),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_ff_reg\
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => \^got_it_tg_ff_reg\,
      I1 => got_it_tg_ff_reg_0,
      I2 => state_0,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D55D2AA2"
    )
        port map (
      I0 => handshake_go,
      I1 => state_0,
      I2 => got_it_tg_ff_reg_0,
      I3 => \^got_it_tg_ff_reg\,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff : in STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_1 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\ is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair7";
begin
  got_it_tg_sync <= \^got_it_tg_sync\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => state(1),
      I4 => state(0),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_sync\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => go_IBUF,
      I4 => state(1),
      O => state_reg(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F9F60606060"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => CO(0),
      I4 => actually_empty,
      I5 => state(1),
      O => state_reg(1)
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state_1,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82FF7D00"
    )
        port map (
      I0 => state_1,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => handshake_go,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work : entity is "synchronizer_dual_flop";
end block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_current[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of dram_wr_en_OBUF_inst_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of got_it_tg_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090FFFF"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg,
      Q => cdc
    );
dram_wr_en_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => dram_wr_en_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => state_0,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    prog_full : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    state : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ : entity is "synchronizer_dual_flop";
end \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dram_rd_flush_OBUF_inst_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000002FFFFFFFF"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => stall_IBUF,
      I2 => prog_full,
      I3 => take_it_tg_ff,
      I4 => \^take_it_tg_sync\,
      I5 => state,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg,
      Q => cdc
    );
dram_rd_en_OBUF_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
        port map (
      I0 => state,
      I1 => dram_ready_IBUF,
      I2 => stall_IBUF,
      I3 => prog_full,
      I4 => take_it_tg_ff,
      I5 => \^take_it_tg_sync\,
      O => dram_rd_en_OBUF
    );
dram_rd_flush_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      O => dram_rd_flush_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => state,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_dual_flop";
end \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_current[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of dram_wr_en_OBUF_inst_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of got_it_tg_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090FFFF"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg,
      Q => cdc
    );
dram_wr_en_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => dram_wr_en_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => state_0,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_xil_defaultlib_delay is
  port (
    din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg[8][31]_0\ : in STD_LOGIC;
    flush_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_xil_defaultlib_delay : entity is "xil_defaultlib_delay";
end block_design_accelerator_0_0_xil_defaultlib_delay;

architecture STRUCTURE of block_design_accelerator_0_0_xil_defaultlib_delay is
  signal \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__0_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__10_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__11_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__12_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__13_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__14_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__15_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__16_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__17_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__18_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__19_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__1_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__20_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__21_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__22_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__23_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__24_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__25_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__26_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__27_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__28_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__29_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__2_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__30_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__3_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__7_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__8_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__9_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__11\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__13\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__14\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__15\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__17\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__18\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__19\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__20\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__21\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__22\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__23\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__24\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__25\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__26\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__27\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__28\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__29\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__30\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__9\ : label is "soft_lutpair5";
begin
\U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(0),
      Q => \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(10),
      Q => \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(11),
      Q => \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(12),
      Q => \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(13),
      Q => \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(14),
      Q => \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(15),
      Q => \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(16),
      Q => \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(17),
      Q => \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(18),
      Q => \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(19),
      Q => \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(1),
      Q => \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(20),
      Q => \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(21),
      Q => \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(22),
      Q => \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(23),
      Q => \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(24),
      Q => \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(25),
      Q => \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(26),
      Q => \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(27),
      Q => \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(28),
      Q => \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(29),
      Q => \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(2),
      Q => \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(30),
      Q => \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(31),
      Q => \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(3),
      Q => \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(4),
      Q => \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(5),
      Q => \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(6),
      Q => \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(7),
      Q => \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(8),
      Q => \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(9),
      Q => \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__30_n_0\,
      Q => din(16)
    );
\U_CYCLES_GT_0.regs_reg[8][10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__20_n_0\,
      Q => din(26)
    );
\U_CYCLES_GT_0.regs_reg[8][11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__19_n_0\,
      Q => din(27)
    );
\U_CYCLES_GT_0.regs_reg[8][12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__18_n_0\,
      Q => din(28)
    );
\U_CYCLES_GT_0.regs_reg[8][13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__17_n_0\,
      Q => din(29)
    );
\U_CYCLES_GT_0.regs_reg[8][14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__16_n_0\,
      Q => din(30)
    );
\U_CYCLES_GT_0.regs_reg[8][15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__15_n_0\,
      Q => din(31)
    );
\U_CYCLES_GT_0.regs_reg[8][16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__14_n_0\,
      Q => din(0)
    );
\U_CYCLES_GT_0.regs_reg[8][17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__13_n_0\,
      Q => din(1)
    );
\U_CYCLES_GT_0.regs_reg[8][18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__12_n_0\,
      Q => din(2)
    );
\U_CYCLES_GT_0.regs_reg[8][19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__11_n_0\,
      Q => din(3)
    );
\U_CYCLES_GT_0.regs_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__29_n_0\,
      Q => din(17)
    );
\U_CYCLES_GT_0.regs_reg[8][20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__10_n_0\,
      Q => din(4)
    );
\U_CYCLES_GT_0.regs_reg[8][21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__9_n_0\,
      Q => din(5)
    );
\U_CYCLES_GT_0.regs_reg[8][22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__8_n_0\,
      Q => din(6)
    );
\U_CYCLES_GT_0.regs_reg[8][23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__7_n_0\,
      Q => din(7)
    );
\U_CYCLES_GT_0.regs_reg[8][24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__6_n_0\,
      Q => din(8)
    );
\U_CYCLES_GT_0.regs_reg[8][25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__5_n_0\,
      Q => din(9)
    );
\U_CYCLES_GT_0.regs_reg[8][26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__4_n_0\,
      Q => din(10)
    );
\U_CYCLES_GT_0.regs_reg[8][27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__3_n_0\,
      Q => din(11)
    );
\U_CYCLES_GT_0.regs_reg[8][28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__2_n_0\,
      Q => din(12)
    );
\U_CYCLES_GT_0.regs_reg[8][29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__1_n_0\,
      Q => din(13)
    );
\U_CYCLES_GT_0.regs_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__28_n_0\,
      Q => din(18)
    );
\U_CYCLES_GT_0.regs_reg[8][30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__0_n_0\,
      Q => din(14)
    );
\U_CYCLES_GT_0.regs_reg[8][31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate_n_0\,
      Q => din(15)
    );
\U_CYCLES_GT_0.regs_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__27_n_0\,
      Q => din(19)
    );
\U_CYCLES_GT_0.regs_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__26_n_0\,
      Q => din(20)
    );
\U_CYCLES_GT_0.regs_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__25_n_0\,
      Q => din(21)
    );
\U_CYCLES_GT_0.regs_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__24_n_0\,
      Q => din(22)
    );
\U_CYCLES_GT_0.regs_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__23_n_0\,
      Q => din(23)
    );
\U_CYCLES_GT_0.regs_reg[8][8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__22_n_0\,
      Q => din(24)
    );
\U_CYCLES_GT_0.regs_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__21_n_0\,
      Q => din(25)
    );
\U_CYCLES_GT_0.regs_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__0_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__1_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__10_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__11_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__12_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__13_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__14_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__15_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__16_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__17_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__18_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__19_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__2_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__20_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__21_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__22_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__23_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__24_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__25_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__26_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__27_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__28_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__29_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__3_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__30_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__4_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__5_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__6_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__7_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__8_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0\ is
  port (
    dram_rd_valid : out STD_LOGIC;
    dram_rd_en : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0\ : entity is "xil_defaultlib_delay";
end \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0\;

architecture STRUCTURE of \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0\ is
begin
\U_CYCLES_GT_0.regs_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => dram_rd_en,
      Q => dram_rd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1\ is
  port (
    \U_CYCLES_GT_0.regs_reg_c_0\ : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1\ : entity is "xil_defaultlib_delay";
end \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1\;

architecture STRUCTURE of \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1\ is
begin
\U_CYCLES_GT_0.regs_reg_c\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => '1',
      Q => \U_CYCLES_GT_0.regs_reg_c_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1\ is
  port (
    \U_CYCLES_GT_0.regs_reg_c_5_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg_c_7\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC;
    dram0_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1\ : entity is "xil_defaultlib_delay";
end \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1\;

architecture STRUCTURE of \block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1\ is
  signal \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_0_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_1_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_2_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_3_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \^u_cycles_gt_0.regs_reg_c_5_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 ";
begin
  \U_CYCLES_GT_0.regs_reg_c_5_0\ <= \^u_cycles_gt_0.regs_reg_c_5_0\;
\U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => dram0_rd_en,
      Q => \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\
    );
\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate_n_0\,
      Q => wr_en
    );
\U_CYCLES_GT_0.regs_reg_c\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_7\,
      Q => \U_CYCLES_GT_0.regs_reg_c_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_0\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_0_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_1\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_0_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_1_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_2\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_1_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_2_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_3\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_2_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_3_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_3_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \^u_cycles_gt_0.regs_reg_c_5_0\
    );
\U_CYCLES_GT_0.regs_reg_c_6\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \^u_cycles_gt_0.regs_reg_c_5_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_6_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of block_design_accelerator_0_0_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of block_design_accelerator_0_0_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of block_design_accelerator_0_0_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of block_design_accelerator_0_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of block_design_accelerator_0_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of block_design_accelerator_0_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of block_design_accelerator_0_0_xpm_cdc_gray : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of block_design_accelerator_0_0_xpm_cdc_gray : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of block_design_accelerator_0_0_xpm_cdc_gray : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of block_design_accelerator_0_0_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of block_design_accelerator_0_0_xpm_cdc_gray : entity is "GRAY";
end block_design_accelerator_0_0_xpm_cdc_gray;

architecture STRUCTURE of block_design_accelerator_0_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair18";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \block_design_accelerator_0_0_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair21";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(6),
      Q => async_path(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of block_design_accelerator_0_0_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of block_design_accelerator_0_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of block_design_accelerator_0_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of block_design_accelerator_0_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of block_design_accelerator_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of block_design_accelerator_0_0_xpm_cdc_single : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of block_design_accelerator_0_0_xpm_cdc_single : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of block_design_accelerator_0_0_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of block_design_accelerator_0_0_xpm_cdc_single : entity is "SINGLE";
end block_design_accelerator_0_0_xpm_cdc_single;

architecture STRUCTURE of block_design_accelerator_0_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_xpm_cdc_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \block_design_accelerator_0_0_xpm_cdc_single__2\ : entity is "SINGLE";
end \block_design_accelerator_0_0_xpm_cdc_single__2\;

architecture STRUCTURE of \block_design_accelerator_0_0_xpm_cdc_single__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of block_design_accelerator_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end block_design_accelerator_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of block_design_accelerator_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \block_design_accelerator_0_0_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 43872)
`protect data_block
waB2SY4pvhvQj4gO+hYzKYl7L3s+a0bKFcSLE0OhiVYymZUnZ8E8IpXZ5QGJt/Rj3aoZcffpfBzc
3a4hUyXnhkmnStHJqnUeBpz017EEsxm5Iq43gPCFx+5W3jKp5hzdgWqqqALn7GS2MhAJy2PZYeg4
dpJxcmKj0Q5L/q+1zyJuS7G5Vup+rxComNH8emG/OuiG6tPv/m+0mVU1To+e8Q+mrcKb/oqQPSj2
+yEiqMVOU4FtnqN45gTlXjE5mezqLPyadrW68hD9dQnQXotspjyEYpuecuJYOK1NbwGr8j7H2zLP
LdQZOHoHmqCyk6bMLHN+zBEp+qquPXx48rNTaMGkLnV/EmhkxmxH18JELBGAKlyLbZUSDBpGV4Hj
kGwHirvEslRYxML0FHdT/V4YPmohXltalQ5BNH7/XL7fK/SQwtIgIKEJUbl0tTux5TjHItN+q0lJ
p0NCdsjzV2dxPMKDj3cAN+IgBxWtLmDTeFrOOlMG7VJeYf3xtdXbokOM9y/4FqdnuYnovObJJZ+j
V5itAILoiZwId+QXlZIFNg8QDzpZ5l6IvRjt+L/v5ppJuX+WPvEw1u40s9ZYZX3G5ClsJ8Jcg7MN
fVEKa9G/AV6YQazVJz6KRoKI2+6DHZbZLHjIx7UqcmWbZVoJ1A24TUjDmlZhrpmVrSC9sKMs3iTz
OHTQLA0JdcT6qPUe5lMOH0HjI3F7NGrVSKJ/CSPJljNFRuAuOQPGAKD6JY431J319OQxuyqocVOq
Paeh1B4PpHF6ibi4/DokvILeAEulU+RM7TYCmfZYO85zn3Ko1GDaXZ4Y5BjdBmmmQTBX396g0JJK
zaQgM8/1/FtR0XerNFTeCBRBwrExsApaIO7/JuCbO2ltDremCYWMkf1fnDQ1z5k1Ln4Vmx0kSpq5
pBRlwfmEw2YMnBFgZDPh/tNgkW8T2akAGkutgWojfyoh8kODWFTKZpqAsDajWXmj1vr+tPuTXkVV
hZxmQyh5JbPolpm2LIh+NreiHeB6PqcCKlKdljj3BZdIwnJzy6FWdNHJMXm34x/Q59v4/noqik1w
Z24Bu/QH+nkRrxUHcdzycsc/eNgM7Jv9jIxStDEhfxh6QeLqhDeBGoDhS2Pv93ChqrmjrJyyPYwJ
EQ3UraD186Cozk7Bj/sABsIhzrCqCjNL5oVPsz8s+QB6+UtiOsN+aJum+VtoeEHnXVpORpoXiC8n
BFA8B60lJqFc27KwjI/17dEfz27/lZpqnV8NQ0YBeWs/2wLdXjXOF20i/dv9LfUc595d387FFDQf
I84Xh3HTYQq/oGNSyeiNNPgQkdmjdkST39+bt7k/o51CQArOTrSbc0M/RGT14jsZWI359pyrnVAz
kb02E47qzOyvIQ41exXzR2oTJQ/u2tW0e4Uk0HhBYFwSZbqY5NlyslrqQ6d1afVfjupXZot9lWUn
LLuc9jVHcfjkhvcC2bL/0sw8+Dt7kHUaT3n/9qv6MBfvtXNoP8QR9G4ewg5dQAkQ23JBQncicK7X
uGzVwQUWCiE1/6tLZDYZfHzhWZHVAGrve2walgZHDpLaa2NsLieX+UTYU01WMlTFhOSRxBmawlGi
dQkg/CWgLHfIXsi8YwZlTcIWA0TL4PAXkMXCFlO+MKqkriuvZnCgaOw8wiPV/ziqUa/tlfDGwClx
8beom+a59K2UdadG6hPnF5ULqFJHsYSgW5pOvwn4qkJuwTimwK+Zz+VglbhclMpIpqejf/lTWpfw
jfObEICvBSmBowcC2UL1mGBkh6Txa1qJKJs4KRPwpIysd+Oe9bq7Kky0Gi2ghyXN6I3LjriX/FG5
2scPaJAsi69fcgXM206S6BxPVc5aGVSXeDvNP8k2x9GKyNqG1CCuQUeLDLkKsfFYXxBl2m+weSa7
6o/FL1iCL4Yb45XY9+w027xHnRLnCe0vBBfwPxdjl/EKxuACXCgdyv0Zf29G6eWYOnUm0L9wWgsU
FsHah5/r+3QG22cgKybcMabWyXddas9eCYMf8VPCmZvyvksLrYmU0utyKQf3+huAZ8xu2slbVXP4
XKjgwO4MTfmgIIx6SdXNLZJI8765uev0vcXG7QcId9YR/Yd0hGoNus/fq2etxQcB5PkqI7gB0pOt
0ya+HXHFbn/6/L5PY5okpaEKReJAkSGsCn8mprANSuwkvE0wB01I3eUeTcojKlkKlB1UoCIyyDA7
9K9rbqbPYwaUQ0ZbDLPKsIzt4rmfbqUqZTYK9ZKTPG5UwlYXCFuS1vBLRHX3QPiMcD2uu4yTpoEo
dgbNiYJsIP62J2qklDUca4dsvTnpfvNux2PO2PHkBpuSjt5UKvIwETkuTbcRLS2oOtnCt4eUXFfa
ZHf1t/UdIJez5e4SBUGfAWRbj5lOPtMKWjz0P84syy4MR6/jVaHc2FJe6jwI06KwFPzdee+Vx5Y4
qwO+Uz/4TZ0o1tsv3visOtFEx9t+WU90VpFQvZMawtLRuHjQSVgZ9NQXohCTTFnDbJctayALcSj2
Fz6XDbiRX2ABp2NJYWeTbYfnJjufy3XS2qwvc0iY+SIzbWI4WlS5uU2g1JMrWWpjMn2XY/PfNwgf
uck0zCRznsZrRRuSj/9YTu6VaXLQ0rr+IvDMhY5JKeErVvBLIzRG8utTGBeqKREw+hnPUkfXOct4
Xcnv79wPQ2GeuZWPQV73PQYogm3gB8d3lSCWFY86WXFddGTHbwK0Ij/LrTB7WTt2IlWG7z8892hU
MNs7Z8YSSD+AyJyu9TT95ywjwPD6jcN/3K9RJnfDr3M4K/YaCX2zrXnD5n9A895jTQ5ScaVDyAuU
FauxvIgFcRQgw8OcRY2fvQTXqWUNW1ALcm4Bv6Jzx8XNcFM7BMnwhoUePUa9wsOgqhAUjiZLgB4l
25i3pWP4xSOTk5NwvDGFD5aCof5gGLdk8xVOpDeecrIFd1R5D2hjoOL8Uao45iGs1iaLq8q3bkaK
JbuUua1ZD171yTfCVptqGmZ1wwVAX/rE2ENeHQ8ly3ytzwjWWKDaYTkvD/gwxDWxgTdIJb2d6ZiS
RPNk7aJpYVjoMfXD7+kQnLD1W9ETkmx1frzrPd/rLNrm5PQ8PE+QfoNGlP+gk1Igaynj1Kc4TaMX
0DYIgyRX4ESXIY2e1wXTs3nB+PpxxiCgYLz+irE6Qk77VYCO6xJG6pROPLstk4nKiIaItPWTCk1w
BP3Aww1qqZcNHVNBB9BChoNgH+11rRDsGomW1I4uQqKgkAJYdPw1NHuq/O/D9OMvgP2GslzD57U2
YaFa4llFEBQ8YeykA+4/R5JzTaO4iCy7gnWYOuG9a6HUAAhfyxVYpxq+k2es0y2ux9q/QNdrYrg8
pZb0L9CSm3liM3ACOFb5bzpLJuyxaqgYl1t6f9LA1uTmRXqGXFe3MbbIS55tyVRMM2Dj4xhchIiI
A1B08uIsF7bWExswJKurm82KRKkdsnz98gQ3B7F9YARVomBCG6FN9ScckSJ+bllEBmIgMVcQf48M
8g1W9hhhj9qERS+S8n6de7+EuqiIiipk1KvAihiKoIX9szwbbPha7nvaq9xXHJspndTFqcCzScGq
WauVhKa6b+ThZI3ZfwMxtQwmgQCh388TKKuRrNu6Db5hHcQpgsCRYMRCMVOo6nmUDvricF6Gd9vT
GLLqNI01+YEAjSqO0jXHOtaxIuFDS2gJ1A4mCSsQ0xVGWzrGkY1aQlBCJ6xRCx8QZ1TFzX3US5ck
FV6Tk3Mnx3N3vswMnfoYqQHJ6DJlS3CJVv8+aRbbKebukOzIGqFNHIFPnZodTBvf1KpYxKSMEaJP
ltO4k7r9KRSAnafGSa+zGPxMvjo8kNWnUtCp4hrca8DjGNT5Pb2WYkCaoc2t+mwHK7iXCL5WRDeZ
gQWbDPGbZLrxn5G6HwkVKcocelWPD9uoo1K3zo72YtqcyzDBb7h3eDFsSzXUWP5CECr3tnT36YMh
7vM0HJf7m8hvXX1Jmb3BaLAZy2q7c1UV2iA7VFu39kKj3AzoN8YYmmcRjA2g0lSYioBz+fs2DW2p
UbVQSkD1xnzPjs7XwBMR3kiJ7qtEKD63dXYMGDBHuwFarW05B+JljJ2KGzz7WBgDuDQQvY4JHC47
PpkfqNJMTf6wkuUDVspd73DEwCQg/SLP5AWmIIJHBA5+mPF6RoTj1lEvCeYiDtZ46xRmqhFMlfbA
qX6FhGkRAc8agP8Kb55obyOD62gVXH5OmLK1/8A+xjlH4fakf9kFLNgrqU5KycolBuShLDGb6DIQ
zFoZUZwFFgbrclFO7csvvB9dXIZytwJkuPLTbClb8aJBjFkas/pMdhrZz34wLyzQZMWmW08L1XGW
g7d7t06mXjlmPr1XP0CFiJnV+J0tM8aiUns+sNoWMrv+vH6szT9dVfPZ9ee91BaMaZGInZQb2uuU
A7rhwVt9IchQjKLiwLp0M40LY2Y+7GUF4Sdo+yYdSIfP2RZe15pECpZQWzptL+ZakjY35KKW47Js
3rl3Ni21zpthp77GvyrYybpJnDTiKeeNt6Ulz12govh8G/FGMjMZlAnN0r4r7MEz6abTeEtegPFv
7xczO8HPgD0pfcJXV9rQLhhnnt3+1wwwu7FOmXFOWPxxViSvkqsOr047zwLO2o0uL+tYfplkN+Vs
/EYGFr7IvV8J48ECDPlad/n38p3juZ0Ja7IqtinKGOQsE7USjbqkEPsbXEtuPgSY166EiZO+Wh4G
jOEByQNCe4CfylsAFATrfEG1+IiY8vMY/zsECBzZtneyo5nFgGBzakWaJKmjECH/cVqfS+pjJW8D
Z5+4dxWwpYdJDwa35HfBTSS9mHNWKlaJKmwbyVUx4Ub6AC1fjETjEEIM7MIodVS/isJQMRoTEPxn
2XACdNYS8ldAdOOcDT7p/gfbOz9UYwit9xQnYd/t1+4zQyO3LgEhFVIevlwAXukBI3bU5PKi+ohl
NiBiBIFFD+RR3WDIZ+H8OyyErIPJ0ZWw9tz9mkDS8ApSrfUysbVNvyXJvKwhwwzdIzcphcvu/Qiw
GswB47IfFt0CRgkhVSSAt8GXIyeW4HE7lvERIShXdr8Uhphc0J07H7hSBNrugPchVJ/3B568nJJI
IF9rqHWsNNI+K11a9HZvRdkr3CA0hHOI2tvoEXPtrJP9XEBLBsrKiEVYkDFSjdll1uIJ+xPYxBu5
sfrAsqSrkjHEr/55CoEUz2J3+78LjtX6ozz77ZEzwjNV9Ly1hXqo0xPXqlgSIsei95IBptFMKJhZ
q6m3q8RLMtXsu3y+4t0yoS+wkVbSuu1VSJOGvADr+tHN2At4nZPA99AGJAYJKI5nsaTxg5k+IOcJ
LHj3hm9uaEy5Di5qzn7sTiW+Kr3MS4ZcKunN6QoHroaCFrn7gA6L919SxAud7Ab93raEDBp7HQti
u2ep819yZYwH4OFX9LOQxmSeKZEDnzY686xBGL0Q4lY+EaQV+gLzZmvZupYOFNWzQK/Sn3ToUmnp
j/OmDaeEb2rbGzPSv6a1WzyQidFJk1DG1ojPcYiwcW1FDN2DYYvGHWKoG7dOMcMfL/8bhokIro+m
Y+DpVLItdTCpsPMBBO2R/tfTbX7Pd4HTYCpNkdbbAtKz8hngSfuDQwITkfFJkzPVCNluZ4GtSIPL
MJKvi0+5z3IiItM+zsOPC8oRTYToxcqiNreFHpplG215qBq5VoeJo2TD9IpE5RZTn8OCDMXe8hBX
ZWjzBi3WYoob0KW+JyzPyxYRiZ3shw1bTD5vBFlC8tlR+utHRXM7MJYmzSAMmmo1Q2eYYc3n54Mn
PSuNpUlkfeOtWwcksSwlvtDOeuPv+mWjQFIuMePzEz/RaqVsVNJhNGi/VxiiThTaQqLpZF6T7XJl
Ne2AL2GVussHS67ppC0xbwEePTIPFYP4q/hUuPoMeoS6uI/5NAHRzNwlrQJlOY5oSfdMF+aY/oGk
HpjaOONlXZIymjNp+RDwcdLlvohCphbPu7kuj8MS5w8qRDyt2AABADoTzn9OZ5CoeSep/4RYDh1+
K0JdN2p4EAOTaqyNvW4PyRdaXS8UVBineEYSEZ+HLRyBYRFPslH4GjU0sVN1fFABeaer26tBswKI
54+Pjuz3FirCnRfi/MKiNqQeywE5SztudI60MN30K9iSISFlq06JkNPbQRAs4PstGtAQQXPVvPno
kZIZdtLe5Q/2Eg+bEvTyM9ORHzFNRjjHelIxZ06Bp1bO5c2WuIxNg89fgmld4tRg5VDBrGAqcvJi
6sB9L5nimpB7bmiqtJUKRjH0KV3wWlAIb5GtbN+qCDwG8rqbEEnFFs8FmmlxjETYsWSNmdaxy0rw
FHx8foFDHuBYKjTA5UUPayagQGZaFlh7QRbyw1jlG77Ebozy6l1OCHP+97PGiPV/YwlA1aB8Wfh6
NTpYumnl9xsWreqvjV5K9JCR1FMaYPsDdxH6EMp/lVbfZU/Evz2ESHTm2K7PboJeJzBqZyCEpyKi
VHlrXj2a0nqBZn2BygiO7T9Z9oJwXs+HjpZYgF4IuuBuD7vwDXsR+Jq0ErsljkNN2D5dhIRVtVYB
7hh8Ft1mvZOkWTxR14wfX1DyQg0ytnfp8yRFsJ9Jr7dYD0rVj9LIrzteQoSV86z4HDuP6AiRXl8d
uhnIWAaOcvMbVPXn9p+BtGSfDJNoj0Hy9fJfPumXWmKV5xNIn6G9c8Shj7h5PNQWjTfwSoep3pYw
BwBpfR+dEE+aKvuk/ASB6jUBMrKOlYHEMiL1sEIbCtV17ur0QTBo/SRnEzjB6fxBlRWgvTp4m6Xd
E4KjiFJWgI3PNv0bbyV78GgH/lFS+ffBElyjG2SuUD8Zx1uJiSuf1EvGiKOw8vzEBHVwREnNGpjy
CFyu1lF31a+brZK5P2cleMcTt9MrVPEVSVP7As4FSxgk4jQFX2/ZRI20uqqSarOPBjbANQCKBPtK
+8GoGrCq4zMqMNi+mWkcTv0NuOtPj2FfRUiANVPWBZsNMEZin5WyGM2jvadDfrLAShP85esNio/E
I6P4IcLNNgMb0TiWZaKK3yfYM74SxYk+a0y268QkhTSLHXw3zGqjk0DahT0FdM7wlW6TLryHMvpZ
YlbCxi88OyXdN2pO9mjjTr7Y0T68G/nzow5eRlOb3N5WPKyt8MIgGVJwZATckqM592fYGkYbr8j8
aQ/liWb7XAo0nByvyWJUmsJICdjTJxNjNiqqju7+i31k2ih1aMfhIgiycIXUHySkZQQquND4241T
AnIeN12dv3jgCXt8mekFgCyeO/89oq6zwze6RlqpBWSRgwZgb8aa/q/mY7R1SV+koVE1IaaMuUcq
bEwG8KN2ZkcEAegoJhbohjCFoV5XjU+jtq1yics4U3HY29Ghq1BkfD8FfP2ri5+yaUK3qjc7I/Xu
CPNzkrdazwnLzuB07E0iH+SNPPIaA37ice38TOvhhl9wDlFU6DL3JGq+ZgM1tNgOjV6sBQQ7fkdx
bjF/rOeAAkgUzdey7UbR3lHiaJokyc+QYp4vh3MlT4q2Z7BSZ+GMGWdJinOWCgnlJdqNBLQtKqeJ
rxo8JWV4JXMeDGeSivYoi9UWkmx6l8Z+CuGO3tDTrMrF6eqtyMs/zNhjP+91txahfshBsviD2AWE
ECTk8gdsrriZLjaENlpMOHkchVcmX9PsWtC0QF05fPBy46P0bxVJcVoBFWWjNVvX64liJPrYpW8V
tacMHhtT7eHqejV7d3deLwWtM0di8ojga5B9Endfj1riBj/yPy5YIMEMEcdJBa9waPpdDqVg3xET
UboMWWd8QQkga9YPDcGypa4vVVxdO3iPxayZhJyKCwYHOjX+fMgEcYRFYRxV66YEb4c9p6bsy690
It09v5FQDFZHTgziIbwh5U3SEYrQ2rNNxQm3Btv2VOTFrNVJDY44LOBnxDV+BGJbgNTWQP5gmWQw
dRA6o2aWAifkyzQWqM0I1iDY/c8sXkpO3rNJf4Msl7BwKa15+hZvMLRPeBNc5n5CS2qk7BogIPmE
Nbwq/ySHk+BC7yy4evReOeMEXDttiIMEL4+I2wRp1dM0nYTN7fA0a9AgjivFWstdtXRsc7ZjzOmV
g5h575e8MulUCEPJn28XPOmm6qHw4+fPee3U7qv1ecdDo4BxSn03kpHX9KviRYuD8Oeb9cmOYwF5
RMh6k8ga7QzrzS3VzvRQsboszNSudNW4O9Ix2wwoppD3z1wSbP4pHRZ/QL5x8y8/Srb0sfzqK5G+
lpkBRNzu5MbjWoxqHs42oECiZsLcoyfazyaq6qUKJZ9e9F5t0hm/0VdRVBwBoVIc0+BO7Kv+cWJR
Y3uE/IAFJZTKKdaLdy3yxHqDLxipAsXQYM3d3P806qN6QKp0+V4uEWPHlRN02nN0k9TjEVpbDGuR
ix6ARPqUo54XoEjIIi40k3Pj3typikquI0ISNzP48lAeDEYFgzbYSb/6BBZOI+wqwTkUMb8PeQuA
yXoXYLhNpyc14JSmeLyCIcXBHxL1Du4expXhuSaHCY0T8I5q5Ie87MYpCl7IWutNm3fbig5JE6d3
sxK/OswgI6STbb0MvYQlBZSeWTgo7hzHPo/QQ8KpOeaqEPxw6PWuqm3Za+wew7nZTxtna7z234jy
pRYeQSSIjnaNIXsUHaQj6x6FLxzDoksA6pMsajoZuYJ3nWcnVEU7boTn7U2zNDe8SCHILDQ88NKT
qOWcZky6ChUyOcgtiWHy8pRg7EXXBmJnnITxIapg3E4PAdda3EEMbsydvdI6vN6JupvvninjSGxl
pSh6o4zKrTRphJE12/y8UbqiJk+n5CO+9ojUHBJzakKWod1Q7D5gqcmBO9+PPaB3U89C7cosMsh7
z+Key4PwZiR8TwijWDrdeX7AGuHAMGR4TgiEBMcXAj5DDY0uViHJMLPCMShAerVl99Mjk9hrZHzS
m5hO0MQYVR0EGHVkPLkEAu9w6L44TTUYq0HTXwlPY6hE3LNuMzWk1jXupMtalUZLBFhiwzasNW8b
+z6ZzBLliiHeBgMHOMs7UybPVxXG+Da5S2Mhnlt3GX+g8QwzGYAKVgptJZj+g2HxauBDDrnqy4j6
MU1kq2FtfS7wv+NP6fQxidO1qGkteeGpQWVBqgNujSlaqz1WUu79M4KxcrqPSm4WPmEaz7o4FZwI
7Y3gQSJHv4q4TZYa8xu0X2zdTkhMs8Czid7RRZDyz466ptxKFaMFw+zrBpek2pqGjX1uq0V+9SS+
XL9QiOe/Dbs0Cg7vV2fIZ0G3swJO36IqOYGHXfO/8cx4AqF25fRW13msnuQcsxCJsgTsOGCGtZ+1
QjfQgYj0y0jcLwpw8rI+fC9KW1kH9we7uHmT54I7Qr9f6V9oyd2x4ifrSNmLLtlmzmmuqFw715m2
tOp+uztOEfTXgknmNJm+gKg1ecDcBMz/i5+H11DwQddMoMZcdCLWMl/+bTNSAnRA3+WIKVr2g3yy
RLAL02NrodGZpyq9hlpSOOZGDzVPSX9c4r28R1uNFaWtMHIUR8UjauQWpipJjFf7Ip1HXaPxsNq5
xoY4uchue5SEbks0PDpGOTUu7BQNpaeduwNI5FCVXqMrLWm0lu5qRjHi38NPCURDc36mHW6m7mPr
ZyVXhrYTotT2g+vY6cGS02WY0vyiUuP/NG/3zNVLCX0toMHK2KQKLga6CP79vTX8rrSigppp6OhR
KpfRK/PWBACdvcTwc1X86fbKYZ//pDdQvrpTVR9eu39uiNU1idcJ1tRV73E8Ol/PAz7hWzs7+kjK
zCKwEx+e1MfkO0xDPJunN+zmoZV8qeiyORX0BJmTB58tFp/LZKRV5xD8ZQhscVPeHlvaKMwkDyT9
1cts8Kfppa8zi3NFiBzBOIEiM8qakxVQx/Fw6tTh1JfRRnt8CNygBKtUQ4JZ1+RzQUxKqyl1zBLW
g6+ooFjceB9XNsl3kE/gTE65fcM3ZZvYR8VTogiOZHv0DxGBJiwDLrxmB6rMt5vbY2l3w8yIuRtf
wG6shwm8zbWZBCsscWV6UjAhqBLWIpFoY32Hmb5Xd7yGvK8YdBuTf45vkBMngV1+RmQAh+luZSEx
4ZiFdsoo6j8fYTNbkuxaIQ+u2JRLLeop71kTtwObUur5cKYxlnfIkW/d+QsVP263Tv7HYYg00V3p
Vk/smpEkjqlyZsLFgunz3vss8C1mODTCFf/z4PmqiExoFNeoPm9GccBQZ/6yCZdUbQNLng0Gsb0n
4V9r4y/SmM4ZxHvytSjQ57tK5RXQPHnm2d7czj5nGbAJ0qIwz18490rNAvt2CaCvDWj57CMMmHk7
ENUeHK74bjBkBDdvYF/p5kJIbMFPksg01pZfSycxStbU/zh3DbTEZzaB3L+aZZz3Ny2uQ7J1oZiN
WP0ai4QA8Dsq0YRJfX6btFN7neGoO3CFd460k4QFZsZNzA8lWR/GwndwZNG8z+YAF/ZVLpVBcADt
zYF2nx+7WMOIq3cd7dKf2VE6PQXMqoimVC/vNdohgks7mKaka6XzLgqIve1bI8XZaPG40crT3n5J
i1G8oldY9fBSEUEiSROGcTkwwrRCjp2DbBqgUPRzwxJV75wSyMIrC/bCP3q39beAYPwsXFSbcubf
LwNChBMvKry2f+S8SCKnYi40Ajr6e5E92tLPXc/J3N5lAsIPaZNpG7BDGJpMTSN7xn0GeXSL1vHC
Djbnv24ud4kxE3o4ASD/XgNfpa2fxbrDT0krhgx+awLm9nlFb0XHYRR7fieVw+m5ZCKNM/u7nzXu
UenfhBDhOVhLCaMvpgv2mQLIGDn6Y7RXo+s8jFYf1cGkV0eleJ/UJbSW+teW4/wK+1dBgXiyGAl3
sOdkpnuPqPipwhOI/9qJRXLKYz/Ck3rkTzaxIc8ONMm4ip9c32uJJlJqG8dmUFYiuSbVJO+RWeOL
yefaJSC9mIqTe5q19xuhYmnmMCC+P/KhNzktu5Q93O9+Kj1MZiTeEGBiWyL5aQbNOUyBgE5ZKK1V
/J9fH24AF/JQK1+ZC3LUcHyJ82SnuXMFbFyutAtSzMbdgHHVHoPg08am+cj0+WTduWmjWmxdlxIj
XUZT0yv5J2DFNqCqtIZB5RQ1CoKzPBqhzWPGow6Qr2+o81TbpDxvOWIROhP/QkB6Ih/32llymszU
Nien7YKytWzXPs0c/nnr1aQyC7i9lt4eW41IMYW+Yih2/hCjojVvgPr1alCBIfDA8iTXn2EwjD6r
30RtpALU1LuOqWqZyvWM/w0RdM9cVXtG6YRBYE5U1FiawQhVlpj/OzPeuzmJGRh3o+rCM/aW58Lg
UFf+EfIWtg4WjzHktIVBHdBOEJqtvfdTHofzQtRZhKUI+6cE5Wlz0Ilc1m9QcosVk6usJ7wLW0z2
9E5rccuzYmOOXPXZjPVg5aznyAxaMldmMQfrCqLJNI+WQPsFfUxQ/pgb753TeNEjjCeWH2U6TkGq
iSEJwvu5KpXPzrjN2XERLDuOBWxu3/WJ/SvbzEKoqo93ZatMCzUqDchEAc2IbJixmRyjVblHGotD
uRgKSTX/B4/1Nx89vdMwItDtGTQ23TZOJlh2PzUFfF4gSVVzM6h355IsJGrvxhUy878Qruqf8Vld
m+2HbMBBax8KpboTIrI9HBYV8ChvvS3oJasRp0Ke3HbE/NB0TZcjGZW/Eza6h9pesaIVT/V+HLmg
lfO6Zu2osknE9564eBImlUGxUrzu3K9eIx1pANXcZzkOUN3HhpGVi7BgplCxkMKl48mWpGQ8qk2U
BK6lTZeSTlI0eTZYy1Wy8qJtzn6vJetFsSrD6icSZDdKkyQ0Bo52qrJViatU8zXsFRWQfZmnsiD9
uTYcHfZWFtngJuPCYqR5/1vk0gLoSdqD5cFRoy8VXxvPCyyXD/DV/69LJLGCluAeRT/h/CIfgVtY
4TTa1o7xrGZNlItyMW9mIENPFzHB695pG5f4mnOqMIxtnU7YcVftnmp+BzvF4ez3jOgRUfK0RKaA
kt1B3/eRvDvplbyovEnH+NNS+JVpieRF92FU74sogIBsXmfGb2VmzMTks/DyntiQauIf3B0VhaAj
FKkcJ7O+E1U9a5RhdHCk8XJm8v5zcBC1tiSFdK1vXpvDYlwIFoz299nHlZcxJTd9ZrMMMyRpmKCF
Ivj7ZJ6DKt2APN/XGpzKIKG+s11mzUY1r3uw6q7QAIf7zJ6DC5wkDOiFk/2e+nGr9Qp21LlXePrG
he9dCFSqz7lAb6XrDQKtPhAphb/O9X5en4m4VWWKh7R3sc1hit1a3x+5rcJWiyE//6p4CqQVlB/o
xEk3LAwpiayaB1IMWMAm3ZAm2dnNdO+h/nIpLWaDIIo2sOVR0TJxZt/V0pOJAdvUEk3xvptfuDC1
nM8IRWqGLOCHDNp0ukerW7YojPd7vIs81m19MSjYGZIZqLM8ST0DRcncQObNNF1ZHT2gxAQpl6y0
FdAiuLf1UvD6k3yS5N8K2cDnW8hAvVuJLyS5iOswHqsBZBXBFXuOAuQPSoNCGYUvi7T1D7gmJbp6
ACyUa5WiciIHWPTcAVa+YwHKnbYsacwhoq8t0bpt6INoanYxXjxlFk2rHCz8W+M48f1ESUbawyan
6k/g7ck0rx1Adsong/qhrFn3MiIZcNn+9wybrxqu0jsjWTJidsPxlkWpNlO3204ArCjP68xT/+5l
8bPRXLMReyA5laMSsE/x97QA9wLpvJSXfTkKwJlMSqCuKvYBtSQcAZs5iYABHLnRrBan4laiCpZ+
+7o/63Fbl7WCdjjAyBNATgDnIFFimc2mxFlPhl25R3Nf181gMeslCWjlvq+fa2QNwi4eABLeaxsF
U3LoteUUx6wM3E+U6MMhPHdKtkE4IJduDwK394UeiCZd2XsZik98Z4LGkTNgQeNnMLWGU2ZvU9aV
mrp/Oh8qlNoifGVx6tZJYEOjCHggEEUYG9l2I/I4YdHfJ0sCOkQVO7d6HAmjeJLg7EpzdfZZdIG6
zH33PDwDghze0AknLl5SG33oYRBmwxo3oY7nQiPm/wG2QaLI3g7gylIwaggkb6HDS0BOasc+ClSC
yIckntU19v0emSWCBVqDQZDahsLBdsjj1Ng4rqRaxs5GwnZnOv49I8bQ0++mK3rvGHUXKbSi8BB1
eTEd9Ci2eVb6AHsuM9xusIJebczBkd+6CC5AOISejKDf1wgU16tmuP/2f8qge0Scdh36xP7uzgt6
wSfpp1HCp3z5T3aOoDz+MUXpzD0i3CIyAnDVYIG7uyT6dcOXYR7x3ZVucw4PR9GPJ5X6g7PnjUu2
NGfOLjq+B1qvMe0QFalSeEJt7dqwoXgq4WNsws6f0FzznTrppJ3SORQbwLTbCSec5nwzpM76Oxmw
XncByVNgGV2u6l6uvOTxUjfK30TFrceKlUDBNaW7NYB8kt6wa9lsvZzWyBZRWKWnTkp+elku6KrI
eqR+7kaOYUzTZCbmWwHDwhk+sMK8zYOqKdxX9XuLdqabtcy1/TYN/BXCD4q+QwGnpUoxHfefX3w8
j1EhIuDiOOu37CSBhbga/oR2GKn6pw9cBYHxX+BPsa2EthfBVnYGSSDaVgF03fRYG8dgxiHxKsUr
yYqhtAu/N/dK7lgS4x2DObtCh8x56Uh6qqzJr8wjT6wlJFQe0OXUvnxV5R0+O06OqYZtMLkL8cxU
617NtE5tOKj0Bd9U9e4ZKHk87htJGzta9Bc+xivrJkCGOVxFZH6IRHmQ2qANKyod8VATOiQ1LjAJ
ixo1mZkbcrAl2/l1ePvn5nQus13VfGanazeJpej8EgDH0iUwaTjQUmd/AgxA1VMccEcScBXXBrBh
NHH01/zEYz4DAAGPCbNBNRhcqW8en4YSlkQwSLzmR39LV2avxTosTpYRk1Swf4p7nbGYah3uDKCH
tliRajoiyWPNY5HGqZDhoDBhQmX69kiIBAE2klW33qW4LrHpkQAOVMvoIKF6mPn3EIuAt/8+7R0z
PSuNQX9iqOM4C9Ok/IiI1XL6kqbpnuqcMuDVn8GoTX/MWVCxPqL+E3rsSjRmADHtpIQaC8M3jRZy
1f0CmuEoNRjiDLFsLM5G4Sh+vtZE3I6qVJrKwDbVHdH3nKPeMTvmCB3WB3jatNrK/3yOZo9jGnEL
aZRu6gKGOuxOHrmQUylhJL7RLvp9/y9OpYDBlCxGM0N+CbkKylfrifoYcpYnPk0sFWeZj7lppiXT
tRkmYKaqCYJG4CAiZpXfbDqfjdPLazsAiJpg/FSbreTPEDvGRSB160zcE9OZqW5cGHdjEaVjwUQs
6AEO7slLfgdaA5hPUMom2uRvCXBJu/PgIaxecp5Ubk7QRCiDmNldkSF69vKtwzQcVw7RhVdY/xmZ
SOjsa9AUqvXIcwMJ4TIBn5mnuk1jyjwWpHdzCusrz3tQJkOfaFvtprpK1ACk7vSPCICc0u+PBK5Y
A0A/4PVGGnvjrwW5UIDoHMHSB2vXuXnspXa/WKBOeuaD80e2DcsYQChykIXiWdpJOPipls9jZN8N
3s1WeHi/BBgELGWZ4TZFXQ5HepMU8XrDoi3vNocq8Oo3Wo/VssrKK4RWfcs2zoMqLK2IZVyWtyRH
Y3vkGqwvEEOEBVGI+txoim7uhMMT3Vtzp35DmeNMroreKJn6pWBDOHAZgioXmvLHR7CJjUXVaEa6
Nj3IGHwjkjxIrdCCOMBhupy2AJ7g1DWNWxtjwRhTAyCvIUnaPO6t9QlnH7C3htD1Im28+lVImOmL
vlUfbGdvawXCxTTD6eDGB/f4IE6z3CXgVK87rDixpTyIwHHnO6bOtIN/9jPLpSi8rAqTjNjCTo2/
FJSSsnuvNMQuZLT5pMD67D4sEE9W+dagYWltbM+v0S1FGMlt9s7WvhYoZ3zQ4l3X+tD9ud8Wypq6
qq/DrnAzVRMsQbYwU9Rw1N7yTe7ROPCfiU2kwllBZQDl+6+xnuF2zWzJPYdKCGu6k4gQx9WjmPkR
Ibm6LbjlQGHAZD+BV1MEOdxszKip1bys2XXkXUReCUxmyvxeW31jouvKQCRLecwk7IZd1xAuD2Lp
aStocCNVvOuCfkl34JFenELQ3NG2uJlhjgqp4qBZbTEvgicptqSr8lcyvQjQFopbV/+Pilkqu4Yh
IfAgBHD410bK6PRu4pntqJCqVaW3UXOUjJ9Ec7TetTAXaZtha9EFb9838EqPQSn2/sVJ7b1qoXK9
PF/cWX+wl/MSdLffO/mpkZYOqqpZV5x2zJH+TEbtYV56r+lFfiUmrEl2tPx1rdwS3Hg7aHSgcQHj
ZGBVgnM7zTr3zTC2uJUSNeVscCGoOnG1LzOpKE4bdDlmBekrPaqkyoBq9TaBpWhJPXf2qLaWUIoT
iLLgcOFaVErK7K0hN2n/FJRc/rkNYerlxTXb+rCa/QcJNSsCFbF9pouo+YWFs8RKs7Xk5olUmkr8
5nQ3gpP8cTwM0LrSDePvz6rDTvujAYzeFhTvohB+UTAouRnR+AeJFuoYYtpMYpMv6/4SEVqJyjpk
upt0u6I/ggoRUgw1eLMWGPA6ka7/XU38kRpGhBuPQHEA74GjvcqFlpeKGW17RCzpimYgm4hI4ZKQ
o5YdVksZTxpXqgbVQscqRhVOeGwrwIDzN1Vn1BYvr3VkFLXA2aSnaZ5jtDIdEe37wFRegyDWHkt4
sIF3i7uKfvTDH3EuwsGb0zv+iNfvywkDuTFTfQ3S21jd1xN82XV0fxDHnqV2lIwxoUM1ZsXfljXK
ywwXhfY/q6xA5kF98qHH9l+tMUVo2ojQdWHnc3WKrqOhgfL/q+sM1MjNdLmCiTdR3LW9vKZrtsXw
3WaeZbyFBwxfrtJmDZ9mV3/7gJPtTQxZLP+2BG5zyU00IZ4pQc9J6m3c2SZuvZkJyZU+L996cpu1
jupu4TnHxpnh4RhfgW0XS5rKfW8sj1Bx/8v2gOHf5muLU2rZbErldQuQtAsq75Pq0652RgtwCly1
k9Q2U7VCx6spDNcregURPl+71NVgi8QC1Nnc1e8zLSxIHDdt/BxepDBwwvKBrCLyq8r++S1rKdIC
feqY1/OhIgQWUDkrm2bDIm/oBU0n++AhCH91mnJxSkvz37JzGz8gyBV8WPEzv55RRD1yJMDfnqxU
rhe1xWA5lRIsrLjXBuO2aW5rsoedwDnJADlN9bFYsfARtcPHrEYTcXekZonAJoODnSiNAV968Nrv
gcXfaVxX9tKMyFbQzKGIyT8/yA/eP4CTzmxxFt1g9Havt/dUbTWOhBJzV8+UXSsjMOxv5bPKIs/w
T/mzuoGlsPOyuBM+wgSQ3pHEqVz60sjLhUu18j6sMKpcc/puietAtkaQGUbjiqUTLTCQ6NmFAuRd
dQR/fY0I+mJCzD7+1EQpruVdVVjGodaJkaJiWl4S2Ly/KPeUOGQJih0tNDKTYx9MqrFpOxwBjWV5
QGiTPLF3q9hcISxSiUfa8SKj9F0GLZF+2hl7TReDR/OyRIlUcaVzAiqxnQVjCZywFl8MljwEBv5s
q51x+DnvkWEEP08akic7b7jvnD8Edg2InKnK+F58N2GtvePfNKfKmefB8oIA65SpKkDTFcmNnSvJ
3b5VL5UwR7Jztvc3Io7CLiMT0bp8g+BPgW7xUXcWT+p/+h/ug5wm1ydE1UQRsGDHaepE4Qa0zzzi
a2uEd/nb1XaMaES+gacsOYFaBMNfsF1OCBNkCSyw/M0/pw315bRcg60JupdVMk8FEScSEcIucuEk
/F1+Vgjd/nZIekIuwkMPzkb3PCKScMQs3QwZaDpHThrLynJlJYEZ2M2T0Gc17ug8fFQ4j8CbwI77
QQNm7f+Y3wmNG1xj2NHGtLcU14wPdB8gCWC9krz+Z0AA2s9QJl///l4jWGh1mgbquBcr6ttu0JnI
jbMr+bP9lY705Xv5PeSVu1JvDRbNVzRtk3P8pd/MVCDRbeMtzC9Y25HmDDzDtbnSFYetqqV0vcBq
mvKYAWVuwAfwr9kEoCyBz+Cs/hD01fswvmisVb7mU45X8cWHP97ynlENG628ob49QTyXfLwCTD4U
rn0HGO346DiIQbGsvQSFoSd56VIClW86w0Surnc/k4YzWIgesTEW/MdBVuyvo6PjC4VzLZNOAILs
uo61GXDVqFFgY0u3yduU26NMT5+d62Hi2YycRRLqpPshPcemMArRp3r7R2QZeUAnoyVPm1SZZi+5
t/vPRH3r8mT/RFKMGEbzZ2XfMj/jT47qkDwp0MVkOonA591nYNKOKB09BdYvUTNW0HNpcS1eU8rw
NAsVBmKxx4q39PIsCYxemq5cI9AL+CMkIM60rUU2MFMeXELZAJOlKc9bPWFWWa7mIn7bHYPu6fx3
q97cTPGDlW3c8idZPiSqwEzOAsGKhbn88ZZqdUPl53nKuKDLzTZjKLEO9YIblsGWC3VAJEbCPl+T
N2t9vIfAG8Okp+7EXMy0vjelmsaYJ5QcG1tyf24KROD/yxH6nuNQbet6U+Xu7lbdKkq0IAVzyv2G
GWXz0zhuEQguP7paHyROWMu3ICFvmBqRskD3OaiDmXCcM7WHrfBbN5F5odztnaD6glFTHNmbH1S+
/chf9bDilncJG/whhgvpb2QvMJkrUyuvIUI5n4UdwWxuibdWDas2haryBIhFMNNwabKN3wuOe3w9
k+Mz33SaZiljzRfDFH9Q02kEPiamllDvs7CYPk0xf6PSx1d25UePil7P2udkQeIt1JjthGOZLj14
+/SRVnMohLYVLuZIJZsrjp7O9p0WtXjE16BQa21DFvNNKpewd76PmzyEMR0ioF2K90wHcuYoBUg6
W28nOQs3btg/DaJoOgLhp+ntHtcRYX9a14UgPVuuJ3EhRBKsEe/71emjRdz658RDZ8jrX48c9o5n
XR8rTUX0d+RMpuSg0oogXL4brmJR5/2lJpc0KQOwlEqkARRcGZRJrdYrmT4kJ3naPrzaHJr/pax9
+s6LLn1YNWXKGDtzevXdUHs03mku1ukTOdzKPcryue7tMHWxnrexfZi6U44RCFjW/et/Wso75YcO
doTilzYwD7sOhoaJWjouCiMDwrkmdaweGiuUY3gr5jwh80NlJG3CqwBIesp8O/g87KJQP6DvSOEe
W1hy426a3t1pYy8/85HgPAf1e9P54MchlBTebsiAqPqdprhCLYft8TlQKFp5xq3sfN0IsFNQ56au
45NIc1YOREI8eRmEF9rCujPtTAkmBCNJjGVXiyrVTTXQzDsXZ48tLpxDpMe/GjFLZqulDxqxuaEj
4BbcS2bLPWJ+ukX3h5mEAEggSx5c+3c1fM5Zl9Qp40ojcNYxEQbIZ+HkLVfLxGjjHrroQXCEmBlR
oIGYjyUs0A3AL13nr1gIjuj5UxIdocaGiEbDI8fcWOm324LMHHExi8kvxxAsG619fz6y0EOkxTk0
OkEBcfCfYaaiTunoEK59M2y9X/x0l5gElBiQ0lUMDgUeW5Nz1X2EGl2x8TYX71qOtiUkLfuFbcrr
DEzyEO2By9Dqf39+GVTKWhLC5+1kkrT0KVwt0u+5VU3amikiP9IA8oR0YupB5xWxbUogTTAOK15K
2eKt7oBFSjbUoG0jB0b57okNwANPoOeNC6uhOJCclR3SFP98ukfLcUX9lIGYxP1Jzxe/sMKYHyIW
6LCfl4HvTmNfQRLc4VRTOkaBvyK3BzGdg6Do5WzQaxJhcdJmMCXcY7CJxoYoKBhZJ55DnZiFypuE
qSadAgVNvfMJn72L1ipeQiwdDTKdohN5NDC7f1aKNnNqeheAxjfiHgZNw1bDbfzXOa6WU1JMMWd2
kqduxIoaMA+go0oTZvBMnxaq21Y4rWqhZcSKRsyMAIGNnYVp3t3OSqQJsfN/8R7TRJWC1ic0hN4F
fJgEzO7cDEmcXYKBBGxaGi9Ii74+r+yDHj/ov8MBjfaAjElLpVw2AdHlqfLDxhmdo2jJwA7mlHLe
PFDJhiy9NCYrkNc7I8i3EZZCohddFuC7Dv6Epgj1dScpZEi4PQjZgLatZTtNqz+w2X91kKuDLgTW
7p5NfZySnwjcNkhSAg+TmiNzx6Unq8rEA1InqQKb2DPtjqctkPZAAZqx8bCl+0fEV/58w6X45T3f
erJyv092v8sCBiQQp5Plr0mzoVcWis48Qvddqrok2rpic7HbshI9nGEgny6E6nuXnCSkesmjFJZw
mSpHeubLbdGqBUG5pKaGMWvvmxSu8DMf68GOsvgyLftIqa8fm8xY3aEdt647hNs7XsAEvK4/USGD
je53Kf02m8edQEgTo9+0GNui+eabkhN4s31zKRTWAREcXezEtT2+qgrcQdPf+MTRzk7y9VC4gG+N
ZYMcGv+Tz91R/CCNycBiEWwLX7Uy2Gq3jDTq2Ii46n1K9owNLnRi4hAnt/hmv6l4226Q19jusoQK
QueNnqNziQP9g7m8oB5JW17ntuBcNeINtjrWho12ujDYJfBRC+0V6AnsC/+dL7KRXqx6TtfcNfv6
OpB80kpJ3xxhAfXU5xJkU5VNun/d+5Mmw68ejR2sJjz3GccIWk2GXeaFjxr2CLaNft2GV5bepQJb
98OgFe3wNV+e7xG2nAINayWWkYAo5rQA3XI3rHy3Rh0y95jMD9ixtFBdM9PglmAAoMWxuvSEWvSo
CFOrWYSPfkEoLm/H+semgS5AqNZ5K4lQhxJ6dsG/pvjud+5q7/UUiAFYCqzZbKw9Qd6absAEhN+S
obnmazwOCSFCtZpEc7uxdHBVtKP9nBqSAocJWy7wdzb0wMvuir2985rfCNHxlZyjT6/s5bU6RwsC
0A3JG8ta85jTTDLLmtD9AtV43sN1ySmcxtL/hCckVqk2FIi0acDCrN+70nbFF/paFmYlvS64KLXK
PBUo15ERpbwZw9C7bVxcXpgGgAsYjKM7OXLQnyGdnrwoMIU/OrazEmwkMAJEuWnTDzU0yzCQsYNQ
Rzzk29AwmX27x9OwbjcdKkWbwJFat5Dq9ijLhNSe+hO/Nwb7BIUfnF4Leal8XhYFby4Uw1MiBAmb
pQF6WABlStUs4ycqFgikyFpb/9RGLMO+hGf0DBf2dTRvBI6DN8MJlCq/qGUm5ssq9iUOJ8HmirwQ
4VTmMRAdZrfV6llg+Uje2OAxHqerF76ZzCN3iFszMK4P9qUP4Kyjrq2hEAbmEI1dncMjTqUo3Rnh
o2sEkxcr3kzPY//joPIzC5m+v3oaRoep5tIoyVt7N8rsOGo/YNIj1xoXbtAfLTP2jH02Xb8rhUo4
V5tgYNe8NfQlnuIlTdRpxg5EmE5pRvFhxJ1DSEF8EIvGJn7UhXC4UtfBC6HKjSdZqGxnVbsrMX27
DJdXWUZ228kHalrBWGzRsp43mL8Lk3Aqu4uHfvXTUCHY2ggMUXEKAl+8YAL6kTqZt+xxeimhOX4J
ZF+l29mDjb5McMezWgcq9tZmyDyzaiG81mhJXjYQGTC75BNKANkRxv465ErL0HevX0BUbhYmOCR+
E+KHRqMC9YiJmrKHECK/ixyT0oBZjHv06oqjoyBlDKcNmRTMnA1dKe2wVwYe+TLaKAzecpEHXZ87
FAVIhrD6cdkyxeiMBhorG+xlUNAE1wqUKdoMupoEqY219GQNKQSkC8sK0nsPiYfneUzbcgBdkLGE
XFUpuFhYtmY9nmAqu0aGHDtbCAoEl9R2XvAhJWsL3IC3SErukI1kVlmXQ6PuMXdYjOqaiXdfvRsd
DVpk0PtlXIci2e2S7T59BWkU990uRcysuhLAf36NkHbimkxNYsxoRba4uQ9rsadaUiJAs+GkoL4+
PohPDqASiK6pVfA2NAVNdC7zqasKd1/T22vlatjEutIeBOHyt0SvxttjQO3NTC9KhxwXXh7NyDBg
Kd8eHTYLY1dclLiGUlzM9lm4un/YU9Ngtv9xMb0KknJZN08IkWV71F3Gjlbj7FZdUuVDsMWqcFjc
D/69yqzBFwmCUiR5X+5p1jB55rgrce8yCDK2GbNmRcEnB4J4/NEgxGk1ceXZKlcLRBevSpQf3lWc
Cvfd0izk/Twe7hrwfSRAqfEd1M1PekQ2+EjzJveRkpv+jobkxmvQHQePDZ+h1y4+z2xSLqhcxy//
Mjb4Ue/0EHkGhR0rJSoWwDeIq1eQufrRqeKcxOIbUcW9ohGLIRT4PEjCLR0n4yS87ycozNVg/LkJ
jZNnwN6HmjixzObhCKPDAK8ZH07FfRfb8ysi8XPwK+zQKd5PVVhiStUIqNSpu5HpI1no2FsXcbuA
Gw2NXNTt4nA6reld2aETs0FeVgHhP98lTuPJWZXH7rlAqG3NSkzkwG9OpUppW94TF1ThS7YG78s+
iW1h5ei1tdnSXurSo3p8o8HLCYgmcBG61MCnzksPFu7xA7G1+EJYUERNgEB29D9QeTjmH8UFXP3u
O0R5z9HE9tm71trEt3Dt6lGdoCk0XqlkWYdGVfmdICFs3TMHarO5c3BSV/r6RTskGTsTjG3BurLE
cb0Cf1B1Z7fWmtNz5/OePEPio1S3p7D4iptU/V//NZ+dy5oSyvwXN41IcJBoITL9mBBctVgg0HNy
u/Y3iDIYURGZAJmU6Z34G806Wd4vaWSMTRvcv23NkMfXKlM/8x+3g5vbj6AvuZUwpOMTTElZaT2h
4IvkU+qVoRq11ziIObbfUbiS5BodxPguQZkhpjO2KRLEaHrzdMUuPAUaWNS40ff7aRJn/ktuv6o2
SXJEgbCAQn3HC1rumbvRI75njrKqBt83zihlCmOEWxv3W2KTwMpzT973dkfOo2+7ewHpMkggFGZv
K6QWDx/F3CV4u6GezkvrDnY+sk2gE+w+JPIT8KbJ8x8co+OKuHmCgx7rQVvijOMTVQNfbeSyU7fK
J+Vj2Bj2OZuwg7sHdFoNZbGDNaa8SfH4WpNAkjVs/PVoyYPg67IP2wor3cKPVkcdC8KPt9hVxKmc
dvBRNkUvxPUzSjzLxjd1QTUJvNGqZp11FpId2oG9M6DO+9Ca940iH0ugLxdJLTXtONCCFtwmHNMc
xKSNjnpL8Im59KR95rSVaB+nhURqke3Ur1X5ZwQ/lRk1VdM7hLc3648lCMLXUfl9Ft2a3978Pk9A
0CMI9jNUd6pnDDZsSKg5P9UsfP7GWCRC+5+EewjVr1Bu0vZoCp/d/39W63L92wum1dys+EcvA22k
YhO7EZStl+Mm84q2gVrQ43vZ8qJvFlfr+iiPraSXM2O9tNE0n6Uh3QD6XDxKOIu4bu8y/9vU/sKX
j4NeRM6tHKW+WGKSGbOQqdy3BWeVuO+8hQcfG09zWPq+abBa1HRHifKhBE4eHsFyhD62uVEkqD2f
SHkcdbZSr2MkSWOVngTnumILTPA32lUyF9+Qi75lyVXdJ+c7zFyvSvl2uZCK5xEMnucCOmnz0zZS
C5WuULC9DOxe0Nw4dbLTCDeNkaO5b8Th5tibxDiYc7ZrJqbVNubc6kEUlZ8k9CnY2qFqQpA1Zcjc
FWwFpQEkdEhPHaiSKQDIsGeGDEsk9W8KTqYCOlkma53ppkyVguIozK2TZn751iQi3zO6l7oBa5wx
YCQndBf/dJgM2Vqqu7sNZV0RjttOyYPr4c3L/AFmqJruTKPu1EXyqOrvMc18umGX/30sN43YV3pN
Pn3mtrI9OHjaumhDyC3GaEVw7l7r5dIW9RUKAWIEAc7PZe845PbJuTfM2fq+1jzoo+zCKxCsXJvL
F54gpqzLuicld7aGd+H5mP438kLXVD/E1OD7EcrQezC2mc2l6QjhxIMUlxrRIx9PHU56x4UHoA7l
05cxTOHiCO6OHnDeJMbjzoI8FF7IVIxBAMatKNCjAnoMj45Ca2QRjNwuaEWVmdxr73f4zaSYkv/k
e4BXIj2vknLfbPGmUL7ma+vXz0OV3A/JzFWZsLJkFUrj4apioK/hg09ouEHZVyM803kmS6XL2eUV
PJgqWxJ0NV25OqaIsvMblwv+Qsr4O3W2gr8TYGPviTta08wrP0to1EcaHp/gy2tNcwIrIEqlrS2L
tadKCNbO9p6Amny0aLmRNIGNFzV6EqNzMhXJtKj2VjuHTXXkQKXjtOCp3oRItBv60QFkP3YjzSYW
YLoDmhnllYAKFKo5qaD7zbGcjDUtxniXb44shQ5TxZ+zQkt3vnux3yL1kD/vjiVXQ8AIrBcXLpsj
O60w7nPh6iF4PDb6tik4m2+BqscNSYcG1OYhoNqrPtPlYt7vwl9w6//OjAaWFihUt5WtC13Qwx1r
OBvcxUyLqOggkZ1TeuRW0sSeiIPTzTLzbXf3KMp/fQiJ+tk4+I6UXk70WNOyF3ei9jFbK98T9zGS
QTVDczMDwiyLJujGs6kTpPhe5idkSLwMN6mXMvNYVSlOW60s/mrjNmwL8C2oX6ByiyJNC1KPkR81
+6Myh5b8YDSd9vENucxdS+ZAgTRXq6TcYcYXD+aLyEnN5+V79dXkEyIfY+kEAQta18k7AyEbC4ni
gic3nzmqyJHAOwcncxIpoowO0BKqAonWM2BCyAHrJLqKRIJF9cyrZUuMKcVSGLu2lnTxaK47xqKC
3DYLAXVJKnd27/+ENLjGcR/Wh8n1hzNYRW6C6QNnES8DWLGfkkiaYEjJ1JSkAg2ELGAAzRemFRSK
pxXApS2MlKgUT5zrFYu/y69OGmmT+7+IGULDLUdnT3GVVPKqTc57sJEnj6RKhFneczEJPau/VyGz
tvg9RYfnm96t1LwZhk2R6dKPnjifmhNCuc/O96aU9+YZpUZe2GmVyc696TsYMQ3WvnCNymWqx5N9
vow7n9Wd3yPZ+VvZs4hoR5NdFhB7NWngZCSgu9/37dj3J/2pREMz7CiC4mCEXpYm6axPVorNZo7u
1CtWw1l4DUF/FhC+SrooPzwV6OIJth+81nsB3rJrb7hMXE0CyDjbhnb80D6Up6N7Z2/flyyxok+S
Gdiwt11zPldcf7TWH5WrP4CYtcX+0J0ymN6qQENwUrf599edQV+GYGvtn+zP6dcl/95SHnTJqqXC
zOW0vDpJR4nMLnzzNx/yykTBJzl/a8FLlGO+hFYCQFJptpew6utrOVHe+wfeUkZkoq/BAAuCqBHE
XCAPY8kkbhswHkxNlR+Pqk7Um/0qBdeZc/3teKp/opq77qvOirmW4+40tTtbfu12eypIYUJxdapU
lZx1Ac+re0alxdg77PiSLDff8gv8u3lSOiDaZf062lMM+EYw+0K31EjLCUVAAdlRw+JbpbGvJsqq
rtNDCuzs5OQQIOJuukTq5lOtUhJ9vjkKOPfawUN1Zeo3qC2kAJc8aCnJVG+TRhO/nHrINKNlx93/
w8uu2mO5nJRf9CIQnEd6LuERfEJUnUu/MKipYgwrplF2s9gQ2HaqbuOG4Tpin0Z37z6bgdg3bRmt
D7Q+6g9APtSKB+RXmgWUC99gybcOenF2jXrWGkXSk8/bl4PTMaiIXvISWEMeHTjF4UQb3irPYJIU
htoK3GtbOk/gUrM+B6qJq/v9BeWFbajiJJBS7+0Jg9ozI+aySzqpr1e8M1H+ZbmKZz5C/4W5RhfR
0P7q4VWdWeuiXN3MpKcl7m5MCUJqLCxS9L1O0IeA4WsgGEyrePmTDkfEWAzVRmPMvKreFwQ3DDv1
z7ew753rBupygJo2AQAmMJNSiX6ofcIp3cXkfzTepUXbFBDr1dbqjsNeXQkIohcMhUWidBc4G1qu
3viOjk6c3iTsy+Rxv/bZU9lfN6BUDDnvWfe4UAV/12V+LhvbLzvSv+DMVG1Eq2XRJb5O8thUlgRI
agjHXVVj+wWmxaC5sn1WVrthUX7hARB0e7uk3ThKZcCH1TNexlXrmfjYeexcnKLiJfX6RRDH2npi
xPC46fMrbol/3Y8LhqWCEjap6NA3q1Nsfv7GSaIvDrYbGTE9Poor5JVZ4LQnAGwi22E53Mmn9lNq
q9VJ7pBURwJsZvYstsGJPRO09YEzE5ZZ+y683sKTbsUPD4p/tFfqfyFKA7M28b9BlYsg0tdMBmiq
yQt+YJT0vg6VQCh/AJiGMCJOGiB8UYxW2GzaM8j5YsYThWKZXfpmmkXa5IeDh94S+e3DUW6vm1px
xkiTN+cg+FdKVp1y7O6bXC4mhuKl05SQ6Ael9E5DnpgykhnW4z45qMtmLnBaXRbsxcLVHXw7yz8t
Y18TvZjrrF/P+xEdJOtZYw9yjDA/291ckbb8y55K704BU8M+ijXwqt3aR2N/bbkZepOTlZImw1RE
+uojYH6Ge9/hQSfD0ui5JLdqfMGXQSvtWr3HIJjEZ/DCcJHs8bWdkfRttNOo1zUgRCV2YTcMVk8E
iFkHbHRwcQlwpbaXAB1elBSp8me9GoxGr6IEYxBsE3BV/Cp4+aiU7vZs/pvQ56YkX1oBKJgM7jZ8
2Zy0rhpnNiTz+jkzrAI8FY9rfHRk94HoFg+PByleZzWkQjxl2xpfg8FuFwDgtvHdmQ1R+Gg2AZqQ
uaNUWpTHbioRVZr+vefNYWutTkSBiU0tXwkeMl6iVGYaREePjO9Ka6xHVak4A3omByzEwvt1PJGs
2OBFlMPfdeb5A+1r3PNSQ/4MA+IjdLOprLFk3y7yhV0wAjBCkkPC2gywqmCGAbJKQxAzrZWR6OGa
PLeOBmjdW4TcodThaUq8pdxgbnbSc6CAxb/9xBsYaE2QYHDDy88Ve4LC9nw8mymBf/hQqHXwFeu9
PblXgS6LYL9ntkrrh+kpoRPnegbSy2nT12dW8Yhw+Fvu8HDP9o16zstBF4AcIyyacWJQvGgMNR3X
5TKfm50BjMpXWLwA1DC1rR/CQhgR8Iyrfd690hN2ZSrGeMx+Y2p5smfH+RA0qazgQcP7VFeSoyF0
BRQ53gTRxCqjTADQZ0IyboTjms2BNN48to0Bts1uW35qbaHFgLh6NWyFpP1EQVapJJ5cXIqzFutr
/RIJ9hVbUVnt4y+3xPk4OzrCKhAFi1OwCTZm04KX3asAUgPdYV5Ssr9QuKJ6JmbNwzpzBGfAfUCA
rjWEfyBap7L9/oCyskj8Epw3uL+ucCpXXzdrxqiJXCAMGjIW3b0XWy/JyXop4pYc7BOUcyywl7MH
/3deeG7Fm5jmN6FDGZp9XVCi1VyVCcPv8NAg2uP9JrNXL97ICsVRmWE7zVv5cJWT4pA1+WPhzkd6
oSHbSu8SqbxlAV/B97jYXtuO/2QnIXIh3hvZxJ/z/JjQhqR5xD291gRidEegFF6E6oAJ8Mwufhx2
IjvqRLJk46+zc6X0A3T2+tjMrSdDp4rtPFGwHkBbE1Cj4DlutlWwZRn93WRZh5wjgDss3Y3D6Q42
rG0YVtqw9LqLoBlNROxlgutaKPdQBCNm5SdIx4jO0NwWktAKmk7XLL/vqsWMocEcbza3xTOHfzzb
9CnBlD456oZesB/qhw8BlobQxAxaOagDtgcW+DbLd7uudrMAN/heDcwnFpBIlCs76U0e3llRRkP3
wgQe1HopUUaxM93Y7tSVUAetlhrWAdLpK5vM0IXW58PkXtcQbZ0bnTga2XtOBc27eH9Fve4tfwZy
M9+JHoI8MOF03l7uZxkNb/HE9iW0KN8Gs4nn3HmsSvTwTSJvhAcdhALzN+XMukWUIAQN0CZw6mSM
6Lb/EF69GQM5sukPzg1JtbYDSvzsVMLGmsbHVNRRe9ehz+CJnKfszW178aFR4CBhb+9CsFcVcwA5
HkR+hpDFEyJeS8ZgU6LjLbCgfUlo1lrfZ3oNqF6S//TSOZCfFA89fFyvTnFLY1xh2+WUFHFgyLEl
nYcsknOQwslTtXFmQwmomTGdrZRXQRev0TrBdy9W6DnfhadHzjpqD4ec9RCk7Gqfth9oUISg1uHt
CaTzDEgFre0JTnMaodlSgzj5Es+gD7fUKzhQ0SHLhgDPpOJR6F528VOZmcYbc+4zLJWIYIh6h0Vt
pHZQFx9ydJIwwEjRtI2KYiVUI5vic44z1Xw0wpJn149akciIPoGcbwD9uVjvqZMgX6eVj8wgifAj
NneSAOiySBiTpRhgsxf9h5Zj5ERm3L0IPgrQl25rPOJ7LKeG/lm93qxJ8PuNIZ7ZSpGgbLJg9gec
U4KUiev1wLZhJMkvpbEsdi2SJWK+niyofhtBb3vvmQlrzi5G1L+6/dgl0C2E/DFNfZ7dfailCBGl
xiltAc9bcloMw7tRx9/Fq9oRKeJqV87KU52ri/2piVAbK5s4FH6OXTwmcpQZ+NCO1vwN2TuOG+ip
+54nrkRJ2UtCjiLEmHOrz3CQQihgyrmID7jfXCLritpGZUVKYx8JVsdv3cw1/SQ+B26NIi7Gemoc
UCayXee8FEvB1N/6Tp2PCH8URqHIn8Qiz57xFr+K2Wr97bIKrhvnce451unlnCp1prTEY+Ovh5Y9
cEg5UlsS2EPgw816GdOZ5aE5ob5DsxpxC9PCKnqdZw6KsY0p8Ao2xhGBY3ZZRIk5ynel4PFXxgnj
+DpDgRgm1RSv1IVjN0RwVlYqKIoiXsCEaTAfPrlN3m8SHY3MvLH64XD3ptTVEFGo3tsQ0iiw2iq4
qu2dF+so68Z2ZrE9lQ8uO6Ii8HpYTxQgW6uxgd/ymdzV6iXqpHgG37fYk3TMM9L5k4gFVKH2GimW
mggeBmQyCri6wTJvHU7Letyf7C/UlfrhuzGhecq8ctSACa8ZIujlETHtx7JEMv44vxIA4e71N6vY
lT1lw7FZwq5wVXPMl3oQFGCEiDo6FO8B2NFH7MVKmvUr4l2gu284QB7gnsHiVpj4wSqwRwNB97+2
hoYU6mWfe2KnHxFT+3sQ88jQUy2kUoJcJ5NlHf9Ip//7Jtx4mbjVJETvlFBK2DPR5PUyaUJP9/y/
jG5RvUqP+6gVhBmRpgHJx8AaWP6tDCynkBaCVbYOJwS7ykoOm4zAyiOiibVs6ozy1tCwLGv9fgKl
wTe1E9aqjT5d4C6kMyixCawEjm+02/mgeMfJBfrxSsERIFpJRYRUhIjxHxxdWtTy1FbVridPYMQY
w4BJbVSqQ1kvHzvtqbQpoEWFprsD2wvY3cvMRVrh2kAzXAPGFE3HWFqTQP2+ehK8v8T+TmXI9nm1
+L3y+IYgjs137DHwq+ip62BQd7aNl+RMlJYwzZUI1+C15utqm/lYvgvW/8uh0YIRGGtamtzpBW00
U/QGPvQUjRC+FKCM/9ZCxwVE1C21GUY0EedL7nhW5v0qMW9MP/S2+ZVWJuVvzTQoPJX8nXqWhyJI
3VZQvgo3aeFgFO56yytTyxeqnr4yAXS33YkTYTAlfFfGwxjBs32zM4MRemuqOUMHy0meDeS4rglE
kEOH7naTidrPm3/ftKLJfNuS/a5ovt4LvkrPy/OKUG6WQA81bkAOZpMxJYfj7Z1/1DcB8oxpbbIM
ru6/ZVOXwzDNYAATV4Pnv+JAb9hHO0x5aLUqZlkFQnNE3VBwRbDxenyMwgSqCAVKySrta1MqIuGr
aZJEafu/Y2r6sU3exNvIXt+ctjKTZtX6SAjuLnw30V4ykwLfCvBSMARk5QU9j0TtYC4RFRd3QlWH
nBshG+CgH9cx3z+c7SUtRc0YHgOfam9tuFqYTe6dt/miQvzC/nNi33sMmNqK6djl4orA2Q4IbaCc
PyAFiVICAzX8HN5aMl+rltdtVzZPPhq/mTPxK/dWBQXzroU0at2v/LdOKg48Cx7cZtVy0s03on9c
nGsp8VNTyWTCFhn48pGG4ayV1Zp2seqsfFMQ6DizFzy06vq8pVOgXO2l1+z/dACRNMsvMp7ePBHI
J2z+XBjcXmyMKS0Tb7JCz0LXEAYTDxOWsMm9ypu30DP3+KM4so7z79y0tcaYDKdg+uiFsdab2ePc
ja1u0XJ0H0sewl3lB6zLreBI5GEwa0VfayuanpKmSY5wEzf3hgIFnb91KjZZ9uw9Y22xhpBmKmtM
mF0Otz/InAXehjgFnuPCEaa+UpcoY8JMM70yPhq87pI0f4W8pn0s4Z5avCbbdbJNkjBBMPZbV2uY
S92gIVhpipVlHivCBxwofqDglCKGXwGDB9kDaxiTrTwYdoYgsyPVrp6jRy8nlDk3vY0AKN1/Dmf5
UCozOkrM7g8cyRwsyp/gE7zQQG0MyA+FANux28d9jLQYmOkebY1sM+hLDhZQDgy/E0jZqz7LHU+0
25KnhWH0R0DEdVNw7EpbAsY+iIRGws/S2mt8dCB+Wpf4VppN+BxFWscbHO/twOWlCVbjLprkzVOI
srnOzE7MrHJn4483KyNPJREah26aQj9xqaL/mX7Hl5fcfjqhVSLI1G76pCgigBM3RKnXJPFT5Hp7
udg9nLL9yVp4MKQpCiB6/jX002+yDvLHMXI8MCy9gBWsLRUhl/P9WIWk5Stv7+dIETaIn6rp073A
vW0DzH8VKEfRih0UwMpBzqUagxK5q9BYrYy8U0x0hmfaIBUFAwHnsiH+aX/u0XZfhD/Yr64UfNS5
VZVeFsG3uceEn28mF1DOaOXXQSvi91c7I43xdJBHKMwWaM3dZ55CarBwrbYSkZx0REVIGFnTh6cL
aj/sLJz3mW1FaqzBsMxdxdVH1Zyk7BmHWCHB0lJRwHYWvleg8BzsmNE0rW7zn7ykAjXsOWn7rWzf
LZ28GqAm3Um8PlT3MtNgojN58bUK/UU5tRNFjV/NT1brpUlnZFU9YlYqqQPvAf5sFOn2khX1BkPP
kTKNz9VaXGqnJ7+07Y99Moxmdzh4i0zw2pIkGnGAb9rTh6iEMuhiC/1+qELA4S30hWeDnwG87lCh
0J8hoIECfRoMRciB81DTAv2s/JKLko9sRFvtSwm00o8X0mNXMddm3mB+oOeRcWt+7KPOaVSoSw6u
zZV50SudAH0UMBJ+5FgbIR+hGQGzXAWil5KRI5FwH1lnr6uwybYvdEDOdzwrYtDrzE/GjwCDw5MZ
B6XncbsUvJZFo1M9rAKCwvP2eirlUw5v7eqXb8fXP0b1XcX37BRPEzrd4zNuH+jBvnOhFDSq2w47
Nq+DHLg+UVZLsHkttrEZbgefkL7o5Um0ZlJ9MlKQvamqUiq6C2j09CYBe/MXftldoIEy00aXSthA
MhyE1N63QYafGqEgzCNVdTqyHD81Uw39rO8roVq8qzYVJzv3D/kWgbJA7zUIeAgiZ45Ekd6vlDFf
ZhwIemiUqL/rukzu6M3Dh+ACwnzqaQyKvgavxWZXjn8BOibB9McM+TVK4HPqvuuvtrG1ppG7Crzh
PG9AzaRwFKbLAeSblSZLr7Sxmb13Hnn5bizThW0Elr79shbclXGxMEuown3zXHinQ9/sC7tGYNOy
S4oVdPUQDX9Uc9PhxFAZt48xK731NGnL5Rlr8LhzVPolqdjZMWF7/09I5C9/N/s2ZHZEFQ8KAHlC
7FzhkEVSSONBVxVcmjL3tjOYJ/LJJX8HY0jT6xkyfDjAvxXKZy/Ux4GJ7gQdsmmx41VF/dpOLp9X
WV5aY5autrAHgEVfPOL72YDZURRGNlt/lXfvLQHw+rF9VMaC5zje3kbXkqKhAMelm43knWWGsuOh
5QgKroO/IlQ91MW0ueET5p9SfLMjmTMiR8ISw+RnoOc/L8ReSE8YHzYQUnxMTD/pXAjhQLYXd5ZM
DW1nIAoQRTk1555fjHtvS0jKoXxifkYICsOi4roS1BWhv2DFQYT1JDzP51ESWHZtN39N0wK8RL3D
uV0CIM7Cc+V18ZBKoMH4xmMMDi5UsaM7ratYPyIx1yF5SYpwM0NsM17CvMiXbi9zpIude0eBru3F
38+uU6W9DIMyaURhyPxO/SvS2gjjoJdz5d+h+KCOsar6ZKL6uPCWwvdiiXoTs2SD5evzGG1YjtVJ
Fvo1Tzc1kWCBtWY4+Iei3JWB0FbpGwlDTT2HL2LNEH/yhkjvJh1uzrAULU7Vvs/HiJUqsbxuy9b8
v2t5nvSFN0gxN6Qhgq0M8OxJhkt3UNeX7Xl8Fc/kWckaOmMgas5HeEOpjpsiSAVHPqKRjEixa3GZ
SbVWqeSkTwV3lrSRvBoZwiY0/Jg85C0DVpVXLL6pzkEuSheQst3rPI0atSFbOwD0ItjmmuAJieiL
8aCwDwJtKo629t0OgMZAAUL0MnQaH6osh2EPsxQ5pDiLrVBCK2fbeGinRHEpVOie8y7uh/XgHM/s
JtESa9sieiixmSe4QXLpLr0268EX6sVwiAMQqPhOacPkEj/af2hmaUcfDS9AgnBIY8MAeStZeXO4
5E9ehGJoFAXzD4D3nT7mRiz6Dn4OPeN+a87S9eMRfQykIiuveia7UInmKtXtB20yCnby0b5zM3XW
sh/OVp88yzLB0ePpspT0qsOtAjYw79hYBkge+aKOopHqFprtuuTUxquJxNR65tZ4pr3FwowTGJ9+
HX/XxJoygV0R5FGsxEhNFpksZP/KUuduvD3saCvhM2yJPfFDbZGVfJCFYMJLhEOYge9QRc/RhvIS
WuN72Vv4tRUxRradTLF8VNQi85NvpltaxVjc7kxkckgUqdFWN4WzqlLlB4aHrZREjfNzo2MmpUlm
VKKMgGlSY5iU1kwUDadzzsIrAX/vU+KUvL34a4YrOnRh1wnoCf1FkKTczGshVKu0pVcL+jtkhZZY
5k5LxAS/6V7yq2j4/IBPyaOhbXXCGPUSwMjYy2KLlp+LEkx9H7aupuaQJqV8i4Gj/7F8Jvuya3ay
ZeWOCfPFCGIdfiKeAh+UPLAsmrRV/7xCrfjVvATkv3wxg6O/1I4YnZt2hCJf0Wi91IBri82QVHOg
ULCGyFqWfY6TZRjECLw6NyXSvRksUQwRukA1zyUwkYWNJpPGfGo/Fl5CXRBLRG6W5aU2J6JpTbKQ
bc5D+oUDjQIkUhLZSCYtZXNCWrgJ9CXO2zGvrvaiTBj0UASi6LCDbE1d3GMuDXqNWAhrVuj6e4KO
SZxxY20lkecttQUOnLcrVvA+UCF4fz5YtjKidOKyq6OR7YES+sTSo6IVGk8Z/tamNnGe37PewCR7
GKeJIyyvVHnisl8D6Jq5v+QXN0Y+LMSCUq0ZKpB5I9De9jq7Uh145JCJTWm09mU+ZOsyMwTjzq2S
oP1eY4eYoxdZ+1KT8Q9GbwsldZhu5KE+V+1RQI+6BxHiygzy893XAL0gpYOg7sZ6BcO/sRiVTphq
M0Vpx6I8zZSi+dfrqW6R4it8PNoWJqdg89pPl8NqwqK07uH9JKLjY2puZTyU+jd2IYUDo9W0FIus
PSj5bv6LMHOsmdcViz5H/nThp0YczDtza2N27WZhCRzhLYvWy9F0+b78f+6d3Qh2m4NCkGSkKryP
I9g21NRE2epN5/jrb9IFZIqyzdJsAFwKBzW6b4elmFbLpWxRdynCJOc4uwVkHDt703IkS1PJ9yqx
gG2kq22LHmatOPsKKViq+K7gqFm3HsK0L/9RmUs8HvYCL98xYTUV8beMO/fc1j7z6MDkbEnuH0nd
pj8cdypjLsCYau/6ZNk5ijNu/yQmOfxNIMEBDF8P0WVaLGexSqbPYKnyOR1HvUPWEs6Oop0Fn0fU
vOj+M5lQvggTo9uz90w6XpqG4MvzO1yLmuVT4wIHRg0l6or8Ty5iicCvljfqNNPXLSeApyzU9u0B
7MhnDPkTyekp8iELbDwtb2it+TrSmWzKvoWKG045VYsld5JU7vDnCDeQ+kboc2hZ/p6NxZad4VSX
lvZYek0rt2PSb7jQB+vTY6zAlvugfj+OY5slPEOQHSjp/o2X87SuTtJnh53XuGpRg64KvUkkBiap
Y053uHiO5CWZ2QUiLVfsmAY0PAB9L8x/DfFaT2ETuID6k/0PRiD19G1OFns2uP/NUphVi2G+aoTp
mqnzrMH8sz8hAPAerxyjM2CorT/kueUoYIO8EYv3WUJQi+qkPCNsi+9cf3WFMEHZZQt8Z4fPAT8Y
uMgbKsD0J2yS2LMzeCFadgXuxVtwqtFU2xJU3E/gN6g/hjm/BJQ/MK4yczjSoJxkG+tGf9gTNlcK
Ro2764zwfm6NsgYlVZIu5+eTywb0Acemz9dzhI7t00sO0DfugOxbqu4hOIO+Ykj2ihQULAGJAlZP
ME3O16j8JK8yQU8lKuH2yNu4DsdYwr3d9rd9NeGN/whoFt+GqiUPiTW4jbSu6JO3zKCUYuhsX2PO
VZmE/bKRV3KqqANoNKWYcitrQgxyiLiHvCyUUUE7IFJJrnON0VfqdaPNaJzPiulJ+yuMdvdeMYxp
0q8yigGMdQXqU4AuVLl0YxYiWaAll/CGG0Af1zvcMw4xhJHUq2H5Lgwav77I1gOd7NmMEC+Oj5at
2qM9726mz/VYkV1RyBsEZE9Eja0yUuUpnY32dI02ozkThuRcat37AzJsXDTFYvi3Yhjh+fY6+xez
VNJBUkvZ6YOMYxLP0elxHjw5tT9ad/xkbRYC29JWsCD0Xs4GoDXcSGcM9UDbX2MCudbnlJX47HV+
hlMrv08XIkMUBHqBLjMTlt5ESH6CSGKXAmNNQ14jQJ4256iW3TqimynbaD5BXuRje4/biu+LkXKJ
ch/rDK8IfJK2/kloPiZq4Hsi9zrq/MS/AeLxbGHlhFUa3MGeQJJwpdO0/vXXyUlXTUkOOFo9mSAG
Bntv8QW+EzpRZTYeUkLrYf06gysDQw/O3IxR9XDwPOEXaE6f34yL++llc1mXIK1JsNAqoeF90Z1J
SCe5t7vcN4+k/4eTvywh6MBLxncofi11uLuvpJUaL7BNjd/7BjYOAAKkQ9XqaQ9qy7Cz6luUp7oE
MONuq6/7u25y+PTeysoZKdQRpKD6ym6Icrjy63s+n14IDsZLNgMu+fYjCL/6GHDW1AgSN9NxumHz
uWqOcnBwMJb8XGgfNvl0xX2wNcj/0PaIh9wiARQV9FpwexUjOMBVxd2CjgrEwVfwa9c+KacMF0pX
j+m39lRiii1iU+0pEHIQ8SG+3fHbiGryz5tU2O0/0RKgzq+XeZI/uAjBmhNj0cWRP0fWwKFFGcXf
iGbze1MSCuJfcB6xZpvgiV/46tkFJPKoINC5TXe+KQSnClO6fiY0q5xT3/OicP5lT/MY4MVmBPzb
LEyuEyw8rRqU+1F1IN9XBIsy1b0DgiRX3D/fToIfiI21WAoB4HLN5z5GfGJYZf/mP/8rGmA3xkmj
S+nRepppKlyDO5vYG08Kd+x6yQx+EAjidB0jeKddTwzu58UFQhH3dVSNvD/L8HkaJcARgPUQ23zt
0hvj9YKIUfaxhkoo8BtsZQXuED4fCRVqQkL6gS5tQWlGvMRotX9W44yYj9x3u1WwG4xNUKVsQx7R
PLidmqeQS345xrtkW9827rSc3nZAuPJYy33jh3rdNBVfEc3ATL4oZegYiNjf8rTneXdsYvf+k9OV
8inRBMDNpYmf0S9IxVxu/4b4Tnf10JuefhQsK0+ntWGxZ9CUZq4rqW5SC2JylPxfJNbJjvdRyru1
qUS154vJUrYR1iVar6MK6kaEEVyy45cjuYXUPLjmK9evs65xVEmGlOqUvCudIpw5PH9T04bKNQ/N
HeRVvcfgwmhzimZywEF0z6m618jrsw6bqumjTDZcEGu8C9WSuum3axVbgC/7KOvFtmM/BKuOrn62
SjD1YLq6ExoJS4q58s8MV7Ynbm8Q2xXwV5XK5GnZN9hCk09ZuTbR0EeER98oqOdqT/w/d8YWrU1d
xTbsKLrbj76rtgf0cF8w/vXvybgKXOLb6P3mJb/fc9cZygu8LiBwj2MEvi5osNwJrnjje2L4ELRE
nq3t8EOjlm1BYbY9C9Md8kczHKcQy8Aw9t7wDRYjmcV3PYUFL1dVh3gUAH/ERz/9unZKVAW5ErAA
Ux7LC1tVseu2EofdRzSfVPkqW/MARoFM5GXqgnqbONSO+IZtS2oCW/YwmKb+j1tWjgn0NDhWIIcp
+W2LeD83gguCGj9p5f9JOf8STsACpjtEe6SWywC8qKIblvJdX2c6ZcbQjcRBAYg04OQck9wP9HU1
nExI04blv32WWI9nA6VGG8MQPY5PfgEdFh0jThj59HaNGO2Rp8ZeB/IrlmdyfhOQqRLLomWRez03
YnuHgnCRUXSuPsxF1WQ6gKILH7ch0fxNrI2jN333lXRBmZw/o5fOEvZRr8ptlAugamrsC/yVN4rk
UuxD7Tpio4V+j1H5bYoZoDp7Np67tCGVJEaYV0JJiVNPaQ8KxjyE8WkSFXWu9MU1rdSKWshlbh9b
t5f9q54VKfgXgqcEnQrH7jQ9Dd4ziEIR5NMdGcKpSMgBl5zVdfCK8OJoBZ9/RePJsSLyGC1wgOIt
woDHDn666lPHp8Two43Rth2z89O3k/i7h2dQH4uEjMT50P6hsqYg76ckp9auf0JSW6ldF4wGqqtN
2XCBMcZjjKpu1HbYSJEHQhcvhWhY8vw5JNhgE4XzSgEY0SyGIpeaBjLKcfVVct7adxMB4VoSPuG1
+0XYKKE/7+NC7mzvPDKeR3mDyyIOSEGcXhhExTu6ichN6JR6nJ1IS3F4ROPqjhKGKk932vzdOJgU
lGYbIfHMkA89gIfWqE+KbOF+BYk8UH5WMCkg9sVFAN8yi/OqDlv7wX1gRG7oHItyRf7niEWVN3c5
JN9X67+yQ/rCewQfHru8cINmJ3aOEgcH84SWhJVP30bbtBSRoKGONbK6RKBNuSXvxo1KzTKZHTkx
xFZfrJ4mwyPqD7tysOwbvu5w0DzEskidC2Y+e63q85qCrQ6H6JAFM4+NfYDGF06QoDCrGaUNEhSA
wFfEUawnBfExS1fa7NEQGxlHNhYbiDrwX1HZmSYoWlW6wpbGlf4ntDmx7EFjggZMPsHbJR7boTE9
L9NuZ1RXg6GeedmyRjMSev8DM6DJPU6FyyapO8HOnrycHe1gALFJrA/2wNddL8XZGQfvp3/oL+rV
vMPo0ATVCe8ZleKho7WaTFbGJpSDU8kArnL1OxgdKMCIFytpeRpZNumCHWgvZyyOraRsGDpLI3Sk
ELVPQIfR4dDqc0wQii7MOxN2QbgaEG925p/8IGXt3SD8xJNEYFwCuEb2iW9luQH3F61A+PY+p2ob
oOtNzY6tzNYnDv+4Ebi/N5EdEDnsoC3yE3lIFcZQUUj9LwghoA+FNVOUF4Tr+HFrP75uONMDQDSA
QsCznplfIBVIWV07s6MGE+03BS6lYtGipMwloZYlY3wygSMCu7jJZxWgzqMj+0FZc6uyqjpdrCOg
SXSxTpc2vGS9yHNy7CbZCKgKR6zkWjOu8T4OJ3xEnrPsM7/Jipt5nqyMIGyOjt1g4cF7VKTQ2d6u
CimUe9N+Xpv+pizZOP8KSWH2HNro/iME4YIySH859OyIu9kuduBZJWUVBgjVmyPKtNmIPzIyA00z
O5BsyoxihG2wr1uJZjsFMVaT9bOSpWcG9KTxuYvDjwiGzlVLaLRuA8F1mQLn6yBw1x7MQzw/xbi5
zD6eg9dR60m3DlehiJAThf/lWrh6oSTKnqdrwHUGDMeipbf0gNKn3PXpbZtAA4NzNpuJORNKX9rn
K8LtN3ggRFsE/gnmqBivgQ1NFEesHXEn8agupm6SSh0AQFfpD+aZoJitYwZL733IXeStqsr+PtuO
peGwlToG+8u0uyaLRk0MoNiPETg2/oG6uwfVi81FdnMsldDBnZWOmcODx16uJKC5MJ98cwc4Fyqr
pQZ0xxHDNLuU6/UOpJZAYsR+iAnVrWQU4ZzZv1wOMQ9wAel+lRGCCfk8lzB33wOISyVhy63fFv6+
kcA0gmamSwEbdrUa/dEeH4NznzvpYFr7DkV5h5wSinCP+lku9MwZba88N7EGcvcgwhU2yTKfRoi5
7LOjD2wXJX8fyH2pIBzAqRWVAkzxUXi3/r66+X6lLz9BRrzveHhgZgUvf437Wfbe/MJ5QaqnFaZh
H4vip0MTWq0744WG5NwVYgGf7lm9bka0jpQJYY/dkybi5a/zLS9o7pdC1REi8RMqjru3FCMba77A
BdiEHTSInkBxXsBoAnjKxqB0M0yPM6w8toARsMBkm0ovR7jMjYgKGQy9yIC9cZIDcbeu+T5c84sk
RCUncLanE7ZP7Ab1ObD/vz0UIFNtCQLmujQatJ0DKGm0VjcDJB3IKxZBXXBZrIMjFxRjDcALyadp
zDXV5CTDGBST+hRAXxtMHOcB+1Ii9xxUWZrRE9HH8IrV77xxaPOyHaQg3YUwpHGqBhAlK1RDQZIc
SkjNKs0JD49WhNcFFQBdSTpsbzUOEqcAUS2lJkClRsBz6gbLI59mWHYxo6260q23GSiL5eIBK3zs
MDlwlKZbClKY7HyWFM5IIn4a/UDwiuDwiDRJ2+8pwmEHxh3Ad84wKaPFb/2Ri/ZQ2dTLpmhclBLe
L2gOytFUVPATBJ3rpibV+Eex17nIls5gYZFVHDvgwK/NdKhP0ne3Rmxq/m8ZSExR14tm5df6ma00
MvKtOo467urrcQWZERj9C8f8Rq539nuPp2C8/VmPVqfzXlswlJIe1Ye5lKNJueBC6b3PaZtrgzM+
ERbbC9WZj0ez7zIDWZn6tso5ZeTzEXN3eCYW1BEjyicSErz1HYuoi2YtwG/7fquiHrZJF+vll/Ys
y+5PiNV0p8G+jZhW6HmIVjqujhkqyQPPM0i9+frWAX9fDkyKMpD18pyUMlK4aJ7gStgu1w0vwp5n
cSS6di6goZ5MFtYTbtClPgFDjriA1gKktxPeXNBSgEYhdKgW4MIc5sPJevIrQjkfsa6pNFaXoRBS
e43zWdVmThRlgguzeuK1Sp0H+pWOCWRiTnyD4Hd+QZYcE87xHWejAh1UC57xIx2m0yFRLoePi8Tq
fB+cUa4WO5beQ8lsIkytigocL/4Ij0FvvfN0tIFKk7MsOaUJsvEZJdAfZBAI8IAJeRRIY+BVx2gI
jK32aVwyeVRAiWYfT7EMKNbpqafCOgPA7j78AH74+IZj2h26qPGEFhGmpK3RGmatA2Xy+bQoBUPT
XoGz+NA1FGVVUoksEDgzfI3CAIgErh6sjr/wnfWN8RlM1njB1dpiHU9C8qZo8L6axCylA7BF77/I
ZcJp9RLIB9TjDSBDThvcBAtAZ1qhvRdIyHtOQpsvZ4tH5dFm5Ja6vIKe2j/yn/cRj6ZTWX9LlvnI
jiQ0Xqv31QUC2JGJztUulTH8RUM0AdG+8/uRsewgO3V3iIVQEQDFb8RxjNRbO3a3QnMTiOkEe+tu
RRq+icl2FFfQoCfGMotK03Z1lWpz5Dn3KEeTZuWw+2LefaNKwXihLO3JceZwo964KF1z6RBbgInq
dcd8/kYuEFsBSWloJR6vKOnTEnNO7qDdg98/F0S4TzX60+YU9Co4QMLE2pxkSqKPjiiyd9EV43sU
Nzvs+JAx69OcRcpu/JcmAyeyqXXwjuAhhhlIWjCR1jPoO1w/HzobitqEfsCxle5b4Uh8gg46BorF
ijb5LSKGBW08yxXcuLsTvEMJR+iFtjM4iJTn1gVUpqhIV7YUyvXpc+L0dQOIK+Ah7HgnYouBuELj
EAsvZn6MiwpD6BRb69FA3ZykR8M6tqG9mXHwl9X8z3Iu4+MXB5G+GMmrNeQElBHcA5N+u9SOGRhb
t1A+AWcoqe0cwQXer5xQWllkG0//5xVWjLlvLZYt67r7nZEUZpTtO/xvV+SLggsLZ5d/rqBwK3vG
eH3Sm1PlfaT/HeihtapdDfP6lScUxFVWarFKFnTFxG4NphEcuCZyOHT9neKKo+AGtV/cWmkAhn8T
k+9/7f61vwhBHsT4y6kE8ZqFShy0KLqaumrnyn/q3vnm0gdWt0eGaDTOdaDMNrBzah/d3/icBL7P
1gbkyI71u7W8+P/dqhS1ke8icAnyyvTgA4nG087R0QsOWm7+v9O1vWmGSYwjgW5whrHut2Wl2GjS
qmNT2CIwZRHDKibbhe+vvN2SqQHpYLUi1YJn3Eh9Nt1xsU/4UsdObFf4HtDzCvOCDwnawURgc5Dn
Fm50ccey+NOKnO1EmzKxsCAZCGJjIcaeHNROKdBqpwPEKzUkxv7CMUM4/GA1rswlW16H/7l439PT
Xz15iAQN/CrzWzhSVXPAJMN2Du9/aif21jUjOS+WBh8irCLMKJjJbR5ZRTQ3enT3WTWR6J7CWOFD
QYtB6N8GZ6D7NqPf9yVOXYbnF0TQU6Dm4kLETbpldCZyiU2yxCK36Pf0tfSaXu1e4VNN7ZHHxirX
nPH+QLJkkw4uJhXp6LHQDv5MBGtY14VSH2eNt3XpRyuUb5IiNiMmUiXtS13hrFbxDO+hQ84WuJFx
9h+zRIhpHLybTm3F3ofhq+Qvww1zDo3WrXZOyWfEpkXHTKeMFyVWBInPLzGIYsfVnJa6uJTtb9xd
ZIB558wpkHK9YIUe+Vavp0wP25U5ObyWK2e65W/Y0adeogfz18gsmiaIgaY/fCs/HfZRYfFHzRz6
f+7H/mYO4FiJqth/VGGxPqoL8S8QH4o0y9ugA1JVvzWfwH7gsu/O+nxNEvPjW4KcAs+r/j+A7QEz
aDUk6V97xzLkrIDx4GTYBd2OJIRxsVDh3sqDh99jpnchdL7ZJ5UsCkcNEI7ad2VZsussoEjZjtSi
BTDHYSCyH/ehyuj7pPdtxv43eBOv6SxZRMLdt+k7K1ho0kCS+huez6aFjxIQGFSQx+paJnKgzxtD
yx719Mi6J5nCGMl6JNpb9tpwPuN4SVx0w7fkrTJm3T/Ik3/MeFcILb8KP7+MNYpRGdGND16wTHgu
Huomrj0jBr9hkfNd3vaMVe5Jmw2a6+xfmoFithidL1kF7RvewrtHIpkmUrX9H6Jz2v6oDnG22oPw
iPfhsqoRWDwYQ2tY7JVO7Oeog2q9kYqgOH7720lFL8bhVJUXXg9X/zU+4/rJiXyZg8FD2Df56Rwn
iayPCD1RYXtima7zlRzHPu5ZysqWGq39biIf15Hys+gb0oWnBa8W4j3P0XvBdObst8lcy4wvi2f6
XMKR6+Hkf4AhwVLuFFIJe1I9Cg0DnAdAvAjg5IDnlsrJ7CKZ4cMPAQD5qbFfI/8J6Af5uf3ZeKgI
qeEM3YkqDhgSy3sLP6az3OJuHkHfy/0nP3OXfYUQ6rOBCU0A2XTm0+UIVxHO6H34jZh9qbI85TfK
Uobfqj7KpRFAuZAVvtIbrjhSvlPP6PCgIN3IY9uFmHyyQ7aHI2OnPuqHnhSi+CUeS0H5+4blQUoX
8V9J0BU53wY98hbLTNqddxGppY8x5LCqGArEGMo/Mdp/0gPSkMRpBplU7bCn2/hzD/PTzdbAmrc3
/tNSzU8ndGrE6DOsuzfBIdHOoOMVGRxcEjMZlKxUkclmD9dlbeZt0YCj7x8AvWLQ/Jf2+iBxeV3r
EMlFcA5iqZfAfLnkefVz/IJTmCj5w35EK049rX2SZsVIi04HEkVfIWURee6xMCWjK2CuUkmyW7Ds
8af+flTtHvPwMuVnNrvTUH4qi5vc1osBAYPbLzl0Fk9Uu/iFMBZ62MIPuFLmxeV2LILXXkaM+m62
05moc238mbTKUZCvz3/hzA1lV7IihQq9Qbd6DnyeFgFJdL3gdWNAyOrwG0OYf9sJTJfzKX0GcTiu
kRCVHeFnxcFepyyuymyUIif8q5qWSyGQrnCtz/GmAGzoLizWlzd5UYR+vlWPhtkeu8RHKosFRgu+
sDYVVuG9zhq1WpmR9qJT6eIe2MJG9q32MdFjF4soGG2jordDTNhIqWUS90oDYl24Wx/8V386+wfL
8c8EpKnGtO7Blj0MxxjU6eroMKmkvdqhWuj3x+iZOi6iieiF29aoG7jOjDUU+V4B6+xjqHjyDRRr
cx+vZILh/Gm006JzyiR6N/7+5sUx8P7T46QcOMhiq+Tm1hwX3o6t/oOeDodz5UYvgiOhwug+9FH1
Eek0tZDmsUdBfi3g1aU99oAmml4fo4YONKfAkNWHYIgonQtQz8MOYerYarAz3Wspj/Tz8NXPPtrm
yDrkx7sNRd38Dkn3SXR3BVLycXC65gdfOdsrjHg8mbxScjrVEAd9j5CBxLZg/O1W18kmeYy/Tzhs
LqiC9VgtsMiMWU3MdiBEqDu8fHWBStYxWPnGMPNTUTvtjePJ9CJ2QbC60QR77T6Cp6EnZ4YXZSgY
zJdCYDcs9mZfVsUydm/zglQ3n1Hllu+uqElo2Oa8c7HdFQb0lVb7PFN54pRHtgmQ0wbPfpfZN4OM
5Ryp1qwFeMfLPEVzEzTXQOsDNBTmGjES7D7RfUAFWOU0UacHk4Tfh/H4gVJ6Fyj5drTj7ZzC9Rx4
tb3lkaIJwXu9Laf6WoVzofskZR9uythiuXxCCWq3RF8IJuiwrYmC4txxEWgIK6DD/CqTn5t8D4zf
uN5xc3rUpqOtgQ0HEga1GmySaKrVUisR301PeNLyyR2TQRyrjcPleU02cewfGDco5c8+j/5NU0Tv
YKUmAY7077N6FqfdGvUmtPQebFOAbgHgHMfOd/HihY/BdYgePvzgpNYfIjhaTAqAG6d3Nbgws0Wl
K1KwgqyqIMHigA+67X/Za5cOzRNRsL/C6blqHsDdZ058zidc82bLVP36iDlPp8AlOa2m6PxauYxv
y7bBGNu2Cmh6fg9BuDWpz6vfSCnC5HFABjOPZvFeIUiR55FpPjVn3WJRSlAyPFDl0C3Ql5rYbWy/
jHipqoHbnEoG6KW2PubK3s8uyVFJzo+cPER1y8CssF+VNBuqsIfF/L0ZnAc4MI2bf2WDZHm1siuW
RPxAd+1EDDGEuVDnIiN7KVKPwuSKKPtN6EWHUsRM9JvGC0W/h4fIPj/7Ldfms0fEUyTgY8EiK1aM
HEDjiCL4FI1m5vH3BqejFgreXXCxZF+6BBQxqj0+FOMQSqu//nwlHuI+M7EkfG7KVC0B3A8W8mXF
i5eC+e9Zjgr8ueb6iYPoHXYpw1OADpG/jPFoLv8x1zSbhybPT7CNRqAwIWqn6toQ9Lw4Zb0HenpO
VMVMu6sSeMnMZFsMgg+nNOyf1KPQgQsNjl3QZQefK3jfh1V72rgeKFfXIFZJyfRe+XvFNvwN/UYr
Bqkl4ruAEe1oS5lFrppKJ3LmRyBs5d3X5saE8ahTLEnFaZhtpGqMg0jneGiIARp+qZuzlZQC1SQ/
oP5vjeTvbmVMvnYNKTuM72cOASTN1OVkIjrOj30nR607TElbDXq9C/60kfYI+liMZzKS5hnMwrf8
XYfIGCagf3wu8wZhZ1pGy4pH3uPh4lgbT7dqghUUR45beHHOQIxMhlbHq5a4/7VH9Gdw8MfFHdGd
YJpe706GDmdlartLiEwswa3Yur3wFZQBrNZxW7c936t4bi63QZnV4J5RoW8yQ1kSv1SfDYZ3ESE/
UIyNhmxHPPj+WIMWRuShNK+1jjwYyCxOSfr/rBw+c+IG6g4VotavdT4c4zVltV9OQEhT3QUFLEva
EUFcTeLKACVCtIsrmpTxPhYWwXR/U7GuCQfrOrsxx7xaSdzsmGZAzutCCLfdAu9dYiTj3mmyNW5W
l1ddd3olH2HoMzIrSh9BCNiaLybed3rBOnjcs/5cae3lEHNg9P5MTZE/queFExGjqoHerfdZy78n
fztd4e+AcrYhM2ywshBXdOF4TcxgrqU8PDFTdKM/1iMAAVdP2FjR1EC5vuO7ysiahfMCWta2DpUJ
FGqTH9HQekbp/NtIlLDoLTdtJCwAysz6+eXY+e6WP8PEqCE+xyhgWPqsWHZs/38roX1GuLxHFs0z
tFqgJ3Mv4HeYl5mwlvaRsV0fn/6AUzzeMABHgkNbEutt5oH6qz5hJ2MFgGPM7nKR7eKZ6dJkqnPb
uqmVofQRIacdmtpkNwuM1+JGe0CTfHRUYn3TP4+qoVJRM3aksXYE+yYqvR5bxsBimCr7hfUSkoJk
aFIIsS6LxrXyrMDJA7VjXErlv/J79w/Je8PGR95XcrIJyF4u2HztVususQGPMa1dTSjgqMTEFFKf
CVfi7xsuP31fSyBI6a23NCV4Abdfak2goAiVJIPUkYpKVBH1Ox66eIgcoGUs635gGqEdFMA9A86C
p5IxZsXfcrLJlUwiUXdCBCRvGnjKPw/CTBNo3/PNweZUOzdFXZq7XR3TLY6p31msb+axowwqfQQk
T74U7YjD7eqEuJTKC+mQzlNWMN2Mv7MkzlAVAbBwv8lQMbYWoQZ8991805892NxbVELKGqrWl7D0
ehy4h06FCAV7gEKaWgo20ADkbbvrAFfqKXpWYkV++1Gotw/7lavgaoIv/zmd3OdNGHLnpIBZAqFq
F9ON4SFxdo8C+yJKEhuwwfhWYpOzSSiiWw98ue4f3C5P9PnllWutnitBMFbz2Kal61HWi1ypUaQm
z8SAbwkPRghgGLwnyN72nhRTVKv+RhXqhQOQpYCW7ut0HRb01tI+nCP6em6A/Cetw0v/YPqHiCuZ
JIZUtodWEGCJT8rbgNayKeyweshkw9o4Z2aYtXRMdb87y7z0ixhWz8wrYky2qNOe8IX7fTtVw7lq
PPgzF0ERImb2hHzJzdOZ/S1zNu6Gz02D0C2OHXGeUJeB0rSDPmQydUBQiSN3zrHSJW6u9B94dz0m
JMkyNQip5pDhJMgACstP3Bij6I/vjXHiciTJ3WmX6QuWex5OBvh1WS51ZyuV/Nsa0i7jGZtMYzJ+
X2znuG+UF4zCKodtEruVvHsM4SXOZE2TRY5f5ESq6apWCw97kPWK+Pa7Hb6nYo2XE8FFdDQBdi3w
pfxaM6tCOK6BsqICgn42Iez74c1BoBA8in2uWn7fe4v0Go8xS5g7D3HCA7+UWiFqUPxsqiGKHUTG
HKnYGhT7lgCf7rrGmoYKUb8xlGQmQFv2p2IQM3rzywKspRUkDcwsp+kx7K4XMUZBnof2pEmW/+UF
l9+eLvJOr1q46Oe7RkeTqU0r9CCW+WxCbnXlhARPsk51A9TgyEVzk5sEj4FTJS5gQtz9/x8q3OKV
mbx5u99HQYtJgonUiUOY3+WtGK/v7PED0prNIfGXCqNDSMlSSwCiifk7hyk9f4bVLTJixDuTFocE
ERSIVl+mw3EpOLO5MfbNVdsht0G5evYnOyjKvYyihefFodd1ZhcllUpdvDnRLG9yo+UxH6a7PQdf
D0O3ZMasoeyRj8pyIIxz73khqsQq76hmAoelzpV8MZxnBe92SGBocIH9CKZ9jNleWzHgYBoZOpB8
mcxufDPBMK3kvz+YcdTFntjkRaq33MMKqzlUxhuWS25N/ry9AvsA8wuZQyfAP/O4qXOXoym9+w5a
clvez4ncu6M8bk4cYqhg+KT6r9rYC0akxJhf82ZHnTeufTVq8yFisJwtWWNStK+Q6z15LkjYbUBf
mFDd2azQnTWPUSkgfsdOMiv1Ssonn5F7gGTDxDf4bOn6qeo9WtNHYj6T4REEFRWhqJy4UsKQQdua
dWEwjlk5Tfl62S38t2ytv/eOJkc91RuY2pNqOLvb5CHSELv17QmME7Yma05RSGusftAsm4X6Efrr
maHlU8NQ6tHQEhP4deuvJ411I9LjCPIHNTdrLJ2cYdF+/aYiBebp6Jh7v0sRDUtUicANhW9/FBEk
FSVJJdO+8pTUyhM8FbppmGdPcpckOSZjSgl1H3sed5Mzxi6+btcn7m3FeAk7qhEpFsMc8YAB8UVt
pspW3+Cw8+XH4aNyzCc6UAo0w0sFP/QRxK2ZM+ykEdvAdM+TnembPukrL0NLGXvjO68qFJga+Hau
Ur5ghwiKV2wt62766cVMVAGwsVIXRQYgxoO1fAOSRN4dw9S1ApmN8z2dygdwIY4KQ3t4NQLxvlyy
VNpBCi+Iv2qB3xwd1M/WmukxXQYUWIabSCpxip/gAHBa4U9djlbYqs8LxWPwsRuLeW8OIVrRZYIK
1OA+4tss+75qXAPAA/eekeD9qF1OYGIo3yK80CNknKPPxSL+t8sQDeMDICD0OUU0LWScGPKQd9it
HgmCITnEWJ9ryllErKUBbLC5NAKkN/e4rFu9A6EynSXaNWZKQYQ3/0y4G5RCNCxMcAWQuibUp5Ab
qrEbBStjGQhsKwlJ+6G8wcB/TQseU5pCk1K+2M9FV8zYx0vtqNu+m6LkrCCjAB2a8Jv2MZXgH82I
Q8Tr+zM8GvjiGmRgamqKA5P5jgePoI3ctu4u13tXsKQRtxpqU88ZCcXKU5mqSOgMB1osSyuyIgtv
tWRBMXzc+hlpuIxVOqcXPaR59MwFgm3p8I7Rnx4hnvWIOEAhXSOX4mggrZ/fwh+TqwtK1mZ5pb9L
9fLfWIykCahcpH98IOkwuTAuS1Vz3nNw8gkVfBt6n+4bXKzK1Z0nMAFOPn6222Re7CB7H435wpj/
QDm+2vHoYPy/5bk3Zkv3mg1B7m4kbOQ87xz8QWQRhfOe+cYZVYPJ+tCRoZapR0MByUnA04wDCL+G
ZKhQE7nVm7DsoFeENMuQ1CRBiY+J2asVOLl8TMtMcPl5yOT+IzNAOiDm2BGYcWOZxEQpYXBzyJNV
buM6VccMu7mHC9AwKGER6rJBP3aMVrezCMWXjv5Di2spfWauUdPcnwdLnF35ybISQeKmDCBEPs7+
9rFBZqK6VZB6X6crr4Z5FEuJK5rac97w2BN/LhRC8DKyb/65U7DWS5OQ0EcQuzvSopzgUkl5SiRR
CQFe/754pR04jMkmsdgGfQqT1vVCOjuQg8jI5ZjrGLiAZGjvaeWrvoTv7ZfM2joUJAgJEweNfU5/
eqRs1OSY7QBTYjlfAZRoUvmKPCyvqMAiddT/1Ct2BziXFR73eTFDhWLI7xrZPZ2llwWzJv9JZtld
C8S6fwUbeVk8aUowMDqqRbTp6TRUc0+OPIo3B+rMEjPFhz8DxGVShaZZ93Dfu0AKyO1js7yR8/7e
+Uz9DHISBZy0nYU9+WCJKM91HdIsQb+fQ1MxfXAQiC//sseBHb5+REB8oXFLuqEHmBqtok6J3ohJ
ClDyn6SnwglxOtOZoydlFVYuGC5phMfSSz+04c1ptBu4xKxxmAU80CNn/mqhoYdOTIH55Amq4bJk
xNz15I/MBgThyixzvwkka8IJicjunulBUHaor3wPNjNvPukqv7o9ZbKLgmxQXNG7tXNIJGqNIRGd
0YeiPTELvB30IKc1xgq/JsTcbb8/6FCj2E6zRdo9wKUDW8s0f1bTPgnewo70MTHseASoikyigQFE
yO4lMJ913U19upCHklDxAySwZ9CPNBSPQ/W5dXpqGy7D5bsydorD129Vtogc6SogJ2r/AUjodWZM
daFY1B9/+SoBocNVmwyRCZwmldbo/C/STD2anc0HciCeuHd8rtqr+2RAdf0cAxXvhtx0feuK3apn
xfMgS5h0og3+O9Q0pbNdhBjnjkZ2RpK+HMZFfknv8KWcLoVQiReApIwdL1RCHLvldlt4EYEy59z1
oWZxjpGX8qEZ0sy1+qK4zwKaZioQPDwSTnLoqM/0BEqDZlyvhJLKlWfvNh5+z+jN669QIfFeFHAN
foNik3BcQdzyUOihZtjBv2re78PCfHHfL6G1es4SQ7Y8L/u63dApsVDmR1+kehoNsbfQAVKWT1OA
xfu56x8nWbLT2sm2c9Ib7ihVBVYLTTy3uhu/YDTtlX4UfUZy6BZ1orMOCD56/puDfgZr0/3l/pTS
BZFPXVJ9kE8qSXlyzBf5g0ETbNKpZpw0EbSb9nUVxK5ZaCCRMlyU9yJbmhmsJaClDBxaJnXec9gl
XPUHdeYW1YHL/aINS44fZaEzb5/mDlvV+ggEeAkSgc/qykjx+N8rljWzJ6Illf93iAGQINJ0YGwC
+e4zXjM3Orrs/Vx15cBWKZ1m9D7UIjS3OTwL9B/fvEk8yB9UnTjQycISw6UD8GqYH8Rz51wyTl+S
DcBdbSBMTF/FJU+JqupcFrP8ujoBjWDjGyZ9UUSKPjf5Uz4EsOEwZY4EQu8mvsLGRsQUdOU4OVDt
snNl7MRf6pssUSxuODxd8/ibpntc5Yhpj4L6zjT3K3SRsIn1hmYar3K4qqnKzutgBXsmBX2btF7q
+RD4HSDTRw7o/DhS1cuDb8U8HanhtnpB/HpaJ/k94ynCExvzcxh5R80oA0J6uQkB+n9mKsLAV7m5
Rl5mnoaboGp2mg5V8Qw+BXKtlVMQkU1zKhUhX9OffxBaXBg/WNcp7wCKIu2hOyXtnMW8Ry4di0o5
+6p/gQdFJo6KspYqswb/oToyzPudmM4KG4oK7qOwITyiXHQIK69uWUNpa8s9oK+X29FeaJx8qUnH
Q1OlOocMOXUDEBsFZA4MgjlDUGVXqN2ux/HkMLXWHj/FzTPzk+mTTn9T5thjmVMV54idevX3q2+2
ZdGtIUQXs5EikYakV0gX615rbHrs+5symyH1Dcsdy+Bd23TEOhZxocyUNvuEKxR7jXHhhHCt8Y6J
5BEhw5dfvuhiFxyx1SwoVcb3ke2BCIM/XIQwh7kDX4Rzh1Eo2QJVHjG0OcZMJqnsOz6c9fxHHh0w
KYcii+c75fwhN7I2apeerp8TSmpXnkapfEmWHgNS9O+mYMwv9Lg+un//f8Mr6Q2r5veu4BSCyjcd
xxg0y9jpswhZPa5jHDp/DEtGDkL5LMw1uPM8amYzsLqckwD8AZ52nOtZxfPeikyLEoTnmi1yycKY
TYdPTHCzvUHqNtXc6FMgCxUPhrvOsYVmrXMXstJEkrtfnBKWJNMiDgCIYfqG9gDu9QG52Vxu+AXJ
kEAmabmc2Jhl5HXFnLcHBPnGdC9GIpo+BGUO1Lc3rRZ/wqHESf4B3Fd8UY9LEbKV94VtZiYUSBsT
vJJB+BqJ4Cx2uLd7NeRIcilxVXY9Kmj5kB0eJNRDUl5rH2ZN/krZPBzT2kf9t5T1G9CJiE52emrL
7RCWY7hkAmiIUHvH/HbJlRsOV+dVlFMrQAWl2gCNtboXbJQLH7JMSlhlhAj7PcYguWFHyWT3AXQI
qGxNkfvC882sR070ddanW8UF3ffmza3qWldCOsWdWcl4Ws4Eo5N7gw1S4Th+VbVdcAUtTRa2meWu
uTsxingPv5/hfa3QQzFVwOZSRKu3p5tK1Q1XOOPji4BsSq4YTlBvK1e1Qt6ce4//KUxTttd/DuqM
pMZ/7GN8HuvYhbpzm+0gBN441sDx34HNDatVYXCwtCwEoa+6tR/mVtN728+4o43t4gi9VT477MtO
TVqFVJ8qjE3/vJ5li3SzwaXhxgwLkkCEm3FuwYE0dWIC3glrqHSKPNS/D/GXcu5pnZmjqHA02usE
DB6DFoeGsqpcupoI9INe5BqjCu1i+GFjjnyInBzIXrecIkXcvbPZjh/dicGL7Ndee8ao3Bu9w4qs
7mBRHcoPuTFiEjUOzDXr/hVcGhOEo7htSvoTHxhtzkqZQLF/KbkLAuNZuaPSw/mvbLUj6SghrhXn
uqee2flJJP1gK1uzwWaIRkqfmBQhip4haWHEeFayuYB1AEimOuuI9ltGqurvR0udtSR5asr6fusp
lDrx28R/FKS5myq4Gy4l+czbWhz1bCsS36pHIcZmXRV0YqbpJusQqOGE+KLziPLqqDya6suloeOA
3yqoK6uhuh1eb5VtIaPHlUwnNX7RLGTNEMJNSo62R9+83maZP8rWWqNfu9Hsb7iGOCF4m59rmovA
NVzOR8a4I0q4F0QnmSwIFsSH4+mRk0WeCoka8JkMRtNeG6tx3xeSd3TiInCvIw+EvTHwAxI1R4iv
SzrbdIyUkfaYJykUoI05j/mBD4FaNnvPf3LgBJgvpCa2ixGaYTjp2n2kgneO68ba3xQKjbsA82Jo
8rCNKo/t7IPwuix3BrNoE+zEQH+7huUNuq11w4eduXQzDyfDZA/TMAQw/JrGZIcnTo8wUpzMhJlV
KowC4umpF5IZhE5hWE8YOOqCiAarL3uHQAy+BqjZZFvcRH3xUvDl1Q+TSa8qhbKdGReeFAHOxpdu
/d3iDWlOqxg4DH2NVTXlDoUFgte71KrUwJs2EPHreeGEdnTVhW6eqLK5IfiL7XybWZSUZUgOC3sz
O1PsGEYJ6epwGTp6VGsD2LX49OOJ1+TG8ppWp0La+9odyZcEpSbs/TCnH7c7CIXWfgotYsMq3eVc
KhGLky2Xx5cJ7yvE5XixEVGox+/8hZ5Kqf00wt1mZrcL2JKHuwKhTLqJwLGNTxW+KinfNKFX2HAG
KidNjBPpe/0Fmq1sB1DZWJ13DrzeJ+a44U+w0c3o80ETZOh3b/AZlWks6HUy4+bfFKIvnoX+o+HX
Mjgf2ZuCloBFfZdMEG7BdaV5sUVn3f9eOEF6s6BEDb0SESifVee2QyQR5TdB0/wT7pgQ1Ox6OiBN
+/WXNtrH5lXWlN/mxiIVGVcZOMA05BbMBJBKtWro60LRJcFfapxbKmdhciaLojnQH4HWi3UAj+Fl
ivuDwZtbt/eSyRxoS5on+EzE/xJAluCqS6irPVg61Mc1we12LFVXAhwN+BMJiOcv6THLokCrY1sz
cvI1A+6UZMHIutcl+//nTYEUIGnAHniMA0l8C7bQvvpFP9s8B7mw7FC9Hnh13M8evZdE37TpETLC
opIZb84JgaxqIWi/FT9owrBbbjLPmXrlB5ASS5Ijjr2sL8CXBwUyITkTCwaq1RlNapbK7Wp+4JTW
lnDYHWZOd9JomaNOD1RdkZxMagUl6+Ps4dtNhJIr6X3fSHHfSqaUEybeg8ldebUJngiP3m6esxSJ
t/fE+Glcalzr6vXass5JEPtbyTeIMU7flzO6IqQdj6+Hkns+/GJ5kem27n58j7YWGCOuqealB2j7
PkKOt/XCU56ej9fj9152brAq/cCXCsfOTu8oRFWMuyXpkHKZAm3nUm0Vd5+bcFhtDy4NwYGbk0EJ
CziunEtJ728v4Mu1jA6yjk2UugHSguCtk0mDNsAf3KFpGQ0p052h/O3UNk3T0a/vuUdMaFcmbD6Y
tK1fAxowA5aYfi6SBppj5L2ypU2oheImQ3YNAjX5H4yIB6U5B3Ahqqxo8kwRSy/qVg2azYCMWrch
6nwHv8cnQQIA/YVYNoGVs695xJ1MFlUMjJbnEQva3jZ9d4MHieSdscPKXmCmeFwkiaNPqpY9wO3e
31kKGh0uJ85x0cjDHXfaTbVccTU7xAhxFc6LXZrxr4v9rtVS8FXIOHRbbETDtke6vXvXwPduJ7CX
rq+Sk1Sx+fENaoe5VwfO5/lp3qrSKcFAvtbMON9OvnUYzYA0H2BqpDazJcznQy2DEwFThkZfKtqO
Vt90zkAbck75Uhmzi305P43JbtSyved7XtoHBR+mbNKWLEjPCzd2+3U7GXuENLqfSzKPOPeGx9pJ
+Nokr9+hVWsPzfe6JABaYRNmFRVdIx81e2I2UZEg9fb2zyMxp091G5P5Ih5K4CYDerg0UllY9Yjg
xwW35JHJja1bI/SKjVO2vf8+y/FDYSVWQC8P6z/ChljRcu6XGL8zvuBrdeFGw48MFIkG9frTCfN8
58gOB/MKyiIE7eaz3nCY4sV4UY85J3xOkEqWryfImdaZwt9NkQ9WvnZ3XEpT6Mf979gBjRoPjvTu
mvrFIvHp/ggpvQUuXezeIN4yxVDRd+DdMBBDzP6R9kvlw/Nd97/tXQAw3PGoODy6V3zMdhOLTx/3
Bg/CTs9P3VgJF1aDScHSsCOH0AWAk+OJ7GdGX7N7ZWPo1eJEFoPLjpCuepheFsQM2bgZEEy3G63q
hHICpY77/cngIgCqs7u8kobLqKQDrEWyh/RGPBecV8mFnx3gOQZXGYFHf6aElkXtpzAQzr0Esql2
z5I1tPUVltRDMRNh2rgHHEWg7+3OW+vjtOleUBCECRs43/+MlkQnm2SXNB6XrSQ0umj5mfk6MdAe
DEeBc5QZKBYLXj+99gQshQhUsxqMm7HAQWmmtmMZ2YshhB4zX0oxMitzeSDk4ygaPeJxIa9RD86k
fT2xvKIih90DkHfEcFa2ct5Wrc2pNGe7LCtU7nWWTW/tPdC07JQYdUihPUkZcPdcqdklkpQeE0vw
hEJ61tkfF+FsDdAECxah9qgOYXnp3OcnUXciMFWj5zeQoMtw7tPWIVYK7wVAvFMesm57VftxzqKk
StfQybacxc7M8tkPlSyb1PFPQpTaX4VrEOc1Hllf2E4gKu8drS/nXot0tSiYYpsoQGJIbrguK5LP
1xZPbc0hTk7wqdjxaMNUMtpOHmORCAN0qQixVVNXjnMIJyz7K/seKBvxCb1fcV7WMPh/SF6Me44M
mDm8CTm4FslYscoTxPdgOy7cyauEq2SJAeZPqamH6bSrwpOCWpuWc7uE+HP+3Ay+9wSCnuGBFEpp
LcJNGtqplrRbhJUV6kBATs46XACT6OOHealgkjaDggfFFNKlh0bdRnLh+liIx2+4hI/ZiVOZ0Wyp
S2vBe73e+v3JFRU4Ro8nbpO5eVSmx3y5OKCVgcrXhVlcSKOcQqrCn+4ENmgLXHJ1w6xbeY2LtRxZ
oAHs4WORUNadx4lO2B2jNWzo0r458U0DpyVpM4g8VNFviqX8hdNYwtVRk07HH0ebNLQjP8peQiDs
LoTNJuBViD+mRcg7N72OxVBGi73IuMS1wI9bLKFUgoVkKUPdTjXow5SX7rmZSrsK2PIIJCv3nc8E
i1dOhYetzRe19HMsVkcjNagniIa1NeibpGKKGbUydM3X55VbIuMfZ+Md9y621VSxb+95fp+tgIgZ
bgMCqAJXHrmoCJ8UbhkUNYpyYTr1drnyiK7FE3HoIKc1TgWcrRB1ip6Q/2HnIFrJ71QsWLMuY3tL
LKKULXODGAtAfFNGFsaMZPcOVLR0i0g+CvEvkVvr4QZHSzyHC2c+6IsSE+XC2Bg2i39mUqdg1hd4
qcVIyUMCgjbG2rVhvs9F08ksTlpvZMj1EtEyz6arY4XnXbtGwsgkFgLrRBv9q50blg97qHw0kpjx
RgSo5vJgzp4uVqfjxRh/uI9iE3r7h3mNcG05VSDKuOeOEC1QqYokhC7gIH9Tq702SnCMeRE5YfPp
bgEEg5AJ32DFbGP/jsxqtBZ7MKNlyJatSLBDv30hdMRSMHQrb1Pqa/uO8gt/O53S5Ib6L4B4AtFp
0sSS+/ty9ZSZ29LwVPw7zwzq1niDZHa6bKXWZ8nCBnWGQ06dcsRqnBmO7s+SErSjVvXfld4sMQc5
pyVDbPZ2RSaCav+pxfs7LjJGGwQ6CO4m8ucVh9bk+pkiGqMAXQFNFUqpcThNxaHlsqAItWQApiOf
k2s/3fksmL6gteX74KZlJE5lGzGnJQKWm7iqyJNB5HqiiqWoLyJG+z6vbhwyggw2Jgl0359j5yra
YXZlnCZAgilRAWd3z87TYSOEfNdiqNwCwAGVfGTBQhuOE210OtBCpyFsrKzjQSU2DFSH+MX/gOFQ
S9YW7vaKj1XqGnLJIb1SIHJhQQD5uUAKQzr4v3Na9Tt/ifXhxEiJkU+MnfZU0LenTYIlaJp9tWU2
MwyB9F5agKztE78Al3FwtnvXvzKPpMKPrMc7OpLtlm4wXPGgeyh7FdC1uiAL+P20R7zh9YJUQwWj
I5gJhTUkC++GxVNNAICSNFt0kslmKjsMWb1DW/gi4+q1LBJy8XMATv6O6MApIazuMoEhoPFX4gca
CP1dbV7F+uWw2qK2gDnydGDwjRiHiFqyIhPo8soGWulBLkmevENQd+nnHC20sSzmalU290hN2J64
f+XOc24wEQ9R+dl5fjOkiYrM14HKLBB5CaAcT/AgaiX8g1DG8q9UhqzAdymVgnzyrSDuYo1hHbO0
sIYN5d2EpVc3Dp/fpiyD5zUL7A1GsIbE5+sPXWX9VHCBfCTAeVeZWl8vxIvJzYgI8mSpDVneUL00
bJDco6pMb6gx0kSmjonIbQR3dou2hQMkc2Qlng3uFXnIWDL/YhPZxyUuAddKET12mQ0B6jQcUi14
SzJMtHL6FNUSjQcnTVmgL5Yr7el0qDGOfaufkDQeIa1JNfdZEzrQJr+OdyQ81fu2CbiGD3SHTp5N
iWZQDTwT36o83DRFINMZXs4hPuq//QEQFe6bC/xXY6Om/fMLBkfM+Z37iqT4gvlU/JHbGuBWAH/t
6QrfbRsRrU94+bsLiGEQh1OMePqnHfjTYy2Pj11sodoC29+Jdlpu0uhwBO7IUqxxGSdsn+0ff6fp
XIuN8FAdM671e4PMoFDw3iPbddP9E8mctY0piJDs2PtXN8ZyS3nV7+4Ghas1p7yP+r0pwbK2xL69
PbmVB3jyUft4La1cEkJlWY5KYRrY1mcQNL6zS+wrneTZhVlmgvcR1dnwBat6efTtX8XjCTUMN2fJ
MnsKD+jDdeRyvsFIKq3BdxwdFY2OwpzGKp+zdsZWZTfgorJqK5fHJGBjcMANvEQKS37ysR9Pdyej
RyvOvB4D9ZZzY+9420GcKI61zwhXQIhQ8cbZp85u7A1ofxNq5PFr0M6jrppduEup10dxxITBLhvZ
9nmPDrYK5vPyySnFYcgiHDDBLT8wPrTtn2lqlMtaF8JewT63IGt2R/B0ckg6kSdkjenFP1SMZnlr
vowSjAUdI+WnX7BZ9LtTgSvKGaSKGvTo+y3WBMWhz5TS5p0uWrb44TEI1T5Y3hOr7V1V+FFYL7sV
QAZ3N576k81kKTfrScmuun8NUJm9VhjpsztAXAcT9SqUYRPuXKATqpYO8OHAJelgxt009nrPUr3P
yfdQezYg64Ip80Z2Ito8W0ADjGsh89edA6001rpLQt8J/qczABo0AS7zRrdyC8D5OV6P1W54x2tE
k/HESMOyPbrHrSDvSBVu6z9z+0wmBdgf+OnEGXQuFnKcQdJ/B1CIsr88zNId6WvfR/tks2Y3gO3L
FuxcZGJ/FIiciFl9rvhlb1RVAlcpgPTD1GeQtsnhzZflukoUFTJ+CITy4CBGK5kCoyyiDAYf+18s
k1TbSRTdqJrHqay+r2zV51XYDdqIdMAe/qfhYOxNCXVNKiYqlXy/z/Vq6Ws/W9AMsdAba6Xwx4QZ
u0rr1om2kTAxP5o6gn07al55Njgx96LCblPSi5545OKQNsqoEUvo6q8EtBw7gctSR2ujOUqeIMXB
AWGwA81EwiRShpg7njo8cflTDisrd9RL+rgw6PQ8ellKZi/xpxEZrKiDLbWAAuXIPKgcxBpiLKgN
8jK/Jw4fj4RpXgwDiYro2mJ8/GU5ufnc4cpi1/RMzpj7Rc1aWjqNpPk3y0IJr6rp5GnWRs4TGGlA
0nTwnEvht9uBY1GlFM1PW4FVStb/YofWAMBRnn1tKV1NSh3G+qAKHTyi54R16jw3dcQio4d4wdt4
3XTwG9rH7PltAb9by3mbPpov7V6gmpRx2+XXH3EqZGBoBZnmwcYH5d/JVrsVYmQplgrY6KvM2ujh
H614iShUYe/zMPOSA7CHUquIquni2aljH8UVHoK4D6dozQfVpCSVT5j8SCTkCJfEXGTfXh2//0iF
Lfcd6uEcTXL6Sjq3mNNTKmiiHe3FeXAzwjCAsdqWaO6MAc45o6kSdBgKBITZltaW/1Hf8zj7Mx/k
9cpA9gxCNwhj9lOgbGYPItsotKjfmlQlme+eBiuAdP3vjop1VoC739ak+5Io+XNBJRra/gi6ZtfJ
beGyKs8cYysmffwJCFJL9J1w8xb5P8VXxZVPgTTVjWVFOPlBpzM4ea1I/ZOUvifsFOlSK6XxkibS
ts+EcXb8kMuyU0MR6t3XypYmaeTVdxGBSYCnv5h0LKLR43P3oy9Dbjf9eEBNWq2+y/8ALy5qrVYq
5cEZX2vQQXFaw/rj5DpMtxurV/u4ZnJOjp97pD1/Q1mB7Kl4iRfpBEG0qb+VNJlj3r15H17TZFuF
9yfPHxqg6nXapmundZhd5vv3GwNNUaGKPfKroLn6JpVMyS01mpvPx3Ih2DIOjdjVHjaPgUiKNJTp
mEFVuTrjq5tiFFE6J0uHT9WE6N7o80diMkAHsbsTykIrA02M2TynP5NEwClaAfLIlzQPhvt2n3kU
4Dri8j/xPh9sZvBhsgJPiOaD1p3rcvVGD9uyQogQZWGjoAqC9IL1SmEHwv46+FeDfP5Twab2ald/
yYbed8yeH4n7ZwTTXqnnSi2OgTOb0rtRiJaIt7XQbrfHii9ARMGQkMF21Pqoj0oebt0szpiz7sXE
gPU8g+/4GF1nvvjOOYtHL4btJZBVvl78w4mZHCO4/81v6g0cy0dKIx8tHhpcklYFi11e0EA3xrBX
puzywarxiGbNZ1wS5gioF6u7gXyhJHZi1XDiJuKZxPlWeKJ03egS++r8/LnsAAFO3lTcmz2mfQyA
snlS7a2x5eTXxxOyrc66Fn3zCd0z7G1A+APkVVy6aCR7RlgnQRs1apZYuSPMlrGcqiLVVWatLNt6
ZrG0Z9rzLBB/guOrCiI+tMnRJGczw37IY+R6/J+a3zmXzZyZDmMvMItjoNjFM51Vr2ekvbMa96KI
+ZQwfdYtnRpl2F/sSdhrS7QTpbFeSp69EqCpurS97tCmmEcyzczDkNq6s4c4bRvmo1IkZmMfXNO0
jbSvOKN5GIKi62wQihaISLSpH3jtXookMMQy9IEz8sgWjIvg0+JdV8eptVPG0LcWJ4HKqmtGKBEn
BUbqJ0rnediko1f9FqlRpaeyuTz1FxvQaaIfSVcMjWb4spFaIRQSDAgc4Z/HY5fWh2lS1XUkWiae
BGSG6fwKjul0FtSt21qnIGybE+BypIWMH5dz4KYczaNQp+L2FE3J81QtZ6xmCd2pK1+L595xe7s8
BFLBJc4AmkYPtzdIbik+wuj6UX0dgdv/7dxe8MniNt2erUHnCSveqD9izqNobzfv5KA6MWHanLN5
hz9N8ZbplIIYE4uMRRN2weT++H6/IXJhD+ZxfATP2bGwaYh5yAA8MdxVQJLBiLKwcf+QrTB8OElf
SyYO+Lf4c36+BB7EfE6Lq0Gpwpl2xAU/CwtXF5RMKEg0YsI6+ytCYu+GTKQE6MemSOnZROJvwwdD
qL18e1pTa37h2aaPdzoDLmr6LSUXCkilYSi+44sN8i3Nsgf95Jev0vZvAUcKJTwVRG1OsV+s/D8j
4biY3bNUaHTEExv2Tdfb+uBdPHFT8n3aA7VPneFGWHDdiGU38kOnLxTtl55vHSns3jrbwQlekk1l
jlvSd/blliP2jLnvmHbh+5cFItEYvESKa3sLcCw4uepqVWG+6KLf3NNGfZ4VrKjBXQ7pquSsb5lL
m0x7vdSNRBypuNOqxHNz7Xtb0a3DWYTyYCBKHcFwS0LYyKgSXK20joOZDkZD0hYfsBwMobN9+U85
WrqU2lKTpNbIfmH5nBpB2u5IlxfZd6NUxAq5b5DBsItYmMZLjR7kk5pRtrMu9zYKbXJS7+HfXWw4
rWByYy4cct14Mue/ssUTA889l2xP1A/0UFVmmRObc9iYqGQ18Hs/XATdYhe93Df0BQn8fEuRiD5k
6YBwRT40ftfUCXohymyqceggQn+R9LWOB3CkUnw9foOirfUccZJOPqnamlTXpvHcMQKkLOK83Zja
lj+e+FCXykWuI5SM2lQ648JCEqUFGQR3T7l+KLNSrQ/vLAuu+GBqMxJJ/6k4Hvr8d9sRDU727UMD
eJEo+w5P+AjpUhZ09Q+9bz4PhVBOkK0bm/kCJJv5awVQ2HtS9iQ/QxO3tUIcDbUU7Z6wjAmnHlJb
U0+fq5uq7ITcuRnQBZHm4rmZoBw8Kul9eTHaAV34G3W8cwF9sSMdfqjDakfPoBDrn5zRD5CXV8SB
vMq212kiwoeYDyfSMeY04TWa3FafbBjYprhjZj+Im21+NfvoLQzxIE6j3WrKhpdZSldJ5sOX6Lri
mhrmhVqVmy6QnypWc55ue455DrMnsYUjQppfdhS1NwR0YK2ZLL6TKA50NLJCaXvf+bDEtqhPC4y0
CWTJY2BNIOR2w8D8F8V9roZSxRrGf2tK/6beWIsHsMXXRqK5lyVmncOiSOdTKoEmgBXAIFARvaYc
1T0pz+Jv3xrcuFGLHvO7o5QDwyzpZK3F2nTEy89xtDDdvcow67+JOLW8iDaOwosurG8DzXEnQ9no
NBLTp8259N+KFhOg5AYbuIc8ey5Hp/g0HmoAUUsSujZOaJTCs2FJW/fSTvOa1j6vQgXB56CWhvrF
DCosQdXaTNrPWswcIBevz793qVUkk7iBt0MQdbFH4baAJGkSO5dCC63udtBcMo64l9i8vfJzjHkp
sqCGWMeryQEWGRjvrxjKG99FrxeY3H97E0/ugA0Q+K9YvfpF+iZCYhH1EYcBODEbLAI1FgYULVaa
DdiuNuZwrYoMsSXnnoxN1xBDg/2tL7xwId4mAm/PGKBTA8UzT/DNKnCayQyl0KA8MNxbHfzTsg3M
p2dBv53rFOmKdgf46uyblpC+mjfGDvt8wtP61Y1QR/ZzMzwM4YMiG14cFKXMPBkeEuAb6fHllnBz
a4jN1uqPObWulUFb/7OVVzApOi6PMMlaX9UfQIgf9pjaMC11FE3KjpYJ3DvS4uV5cKe0vJl+ZKb3
0wC0h36LD7LPYeTvuSGYNh72INlwjbrADT/5x7dEYlylBWt918URai3RR9YvCPLtqV0PYPmHVeDr
pKWNXDPMma7DktYS/4SYasCEF2n3WFvOH/jsrMBgAR1MmA0FZLi8YkRyE5mPxZJMijk2z4wIm5mR
bohSO3tdtpH0+Fdy7x6TFDV97XU32z+YvCdmnAVrfGmdYjLy9N/jewZqcq7DzSS1ZQp4zautiZGx
d09FM/oRm0nsSVXp5ssZWJ+zMIT3DOitIZ1Fk9Vg3X6beonbiJ0pIxrBgQfKx5ue65XsGvL83WS0
fB76ybWCF0COOSQzGJ7sxcAo+4qkaA05ugYKjSRrIfcT1mYbNkB63zrVElyHpeCM77N++WhIDxkv
HMpA2RXVEUvyhIN8xCHXhCUXH02BWe43M/01rkHg8gISi48uR1ZVAisZ4oCXUr851nXvIxCarCH4
XXTMBx5LHMfYR5FtaAj4SdF3nyk1k+Yc39kUE62Kx3X0KWZkNM8Yw4zEtd113SgQdNVDGASsPUqb
gNtM2FW18//b7i8Xf+t8rWOYY7gXVNMXrSEKDgAszj3JTQUUnsWVKpdl27ZJbS+IZItgIK6Y5vgl
ZAQ3IHni8BSivEIreh5lECdgXqNqHOrIE5XG2Jt3OuiLgCDmNHQ0IiuyIClAeah4JKHqzQ6HevEH
puYFFu55E1zdHm37wmUjzSI3enpNAdnC/flUC/bU5oj4My/I6MUtyKR09NUXKbFo1lsFPEQ//0gu
b7ZV1eZdZJqibMtos3NLMV3pyQ4WQLeSqEqMqmlDq1YHmB8s8uwTH+kpDRA7e3piYogPbc7+SlQ6
C8Z4sQzX3s0dq2/4OmNTnQSrWqPGd5LZ9IoYBQCmpZxtgngIZ6rz0enns9+FUNOLUPWl1nYKkvl4
YJy7N/NM6NXh9GKJmb4FjG2rqv8QMzy7X/N4ybLvjODsp+l1MpX9/X+WvHt8EkpeuM7F0+yIEM1i
Efn/ZF8ERhrBQdj+5amtcE+X+8O3GlLIoebr/XyfqaZ0Dc10qRW20HzhJ5hen7M2aTX0F2z//Qrv
a4Sw3wlKoGa2V3tYN69GcoWJ9g5uj3TOahcHDmPpvq211qr5OtFX2fD0+C1ZpMCSfkkJmF/Ldxln
N0BrzRwscNLtj8WAtWQQ2AndFgiM1JniYi6HN9h9gtlRsnRN4m268NV41kIfsrB6H54tqi2RDuyO
VHwOSkwW56vKrtTzgZ47Tzd18hjoEWVjdNmTen5QMq8n4xIZ3oiBz07qWO/savu7fH6YgVmAjSMC
XcWSCpHwHoqvPMJ3XOZjz6Jpv8bf6WAMCUu5DYr5kO4S+i+avnPX2iQ5YhSxlA9qdQOjoUq5+rul
RBxH9mgyH2CmWGj2FPOQwL37+hFECcoU708M6Q1duOBsMJIpGZCg
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_dram_model is
  port (
    din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC;
    dram0_rd_en : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_dram_model : entity is "dram_model";
end block_design_accelerator_0_0_dram_model;

architecture STRUCTURE of block_design_accelerator_0_0_dram_model is
  signal U_RD_EN_DELAY_n_0 : STD_LOGIC;
  signal U_VALID_DELAY_n_0 : STD_LOGIC;
  signal rd_data_s : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
U_BRAM: entity work.block_design_accelerator_0_0_ram_sync_read_0
     port map (
      dram_wr_addr(14 downto 0) => dram_wr_addr(14 downto 0),
      dram_wr_en => dram_wr_en,
      fclk1 => fclk1,
      rd_addr(14 downto 0) => rd_addr(14 downto 0),
      rdata(31 downto 0) => rd_data_s(31 downto 0),
      wdata(31 downto 0) => wdata(31 downto 0)
    );
U_RD_DELAY: entity work.block_design_accelerator_0_0_xil_defaultlib_delay
     port map (
      \U_CYCLES_GT_0.regs_reg[8][31]_0\ => U_VALID_DELAY_n_0,
      din(31 downto 0) => din(31 downto 0),
      fclk1 => fclk1,
      flush_s => flush_s,
      rdata(31 downto 0) => rd_data_s(31 downto 0)
    );
U_RD_EN_DELAY: entity work.\block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1\
     port map (
      \U_CYCLES_GT_0.regs_reg_c_0\ => U_RD_EN_DELAY_n_0,
      fclk1 => fclk1,
      flush_s => flush_s
    );
U_VALID_DELAY: entity work.\block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1\
     port map (
      \U_CYCLES_GT_0.regs_reg_c_5_0\ => U_VALID_DELAY_n_0,
      \U_CYCLES_GT_0.regs_reg_c_7\ => U_RD_EN_DELAY_n_0,
      dram0_rd_en => dram0_rd_en,
      fclk1 => fclk1,
      flush_s => flush_s,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_dram_model__parameterized0\ is
  port (
    dram_rd_valid : out STD_LOGIC;
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_en : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_dram_model__parameterized0\ : entity is "dram_model";
end \block_design_accelerator_0_0_dram_model__parameterized0\;

architecture STRUCTURE of \block_design_accelerator_0_0_dram_model__parameterized0\ is
begin
U_BRAM: entity work.block_design_accelerator_0_0_ram_sync_read
     port map (
      dram_rd_addr(14 downto 0) => dram_rd_addr(14 downto 0),
      dram_wr_addr(14 downto 0) => dram_wr_addr(14 downto 0),
      dram_wr_en => dram_wr_en,
      fclk1 => fclk1,
      rdata(31 downto 0) => rdata(31 downto 0),
      wdata(31 downto 0) => wdata(31 downto 0)
    );
U_RD_EN_DELAY: entity work.\block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0\
     port map (
      dram_rd_en => dram_rd_en,
      dram_rd_valid => dram_rd_valid,
      fclk1 => fclk1,
      flush_s => flush_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work : entity is "blk_mem_gen_prim_width";
end block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work is
begin
\prim_noinit.ram\: entity work.block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_prim_width";
end \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ is
begin
\prim_noinit.ram\: entity work.\block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work : entity is "clk_x_pntrs";
end block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_2_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  ram_full_i_reg_0(4 downto 0) <= \^ram_full_i_reg_0\(4 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(4),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[3]\(3 downto 0) => p_0_in(3 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(4),
      \rd_pntr_bin_reg[3]\(3) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[3]\(2) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[3]\(1) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[3]\(0) => \gsync_stage[2].wr_stg_inst_n_4\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[4]\(1),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => \^q\(0),
      O => ram_empty_fb_i_reg
    );
ram_full_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_reg[4]\(0),
      I1 => \^ram_full_i_reg_0\(0),
      I2 => \gic0.gc0.count_reg[4]\(1),
      I3 => \^ram_full_i_reg_0\(1),
      I4 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(2),
      I1 => \gic0.gc0.count_reg[4]\(2),
      I2 => \^ram_full_i_reg_0\(4),
      I3 => \gic0.gc0.count_reg[4]\(3),
      O => ram_full_i_i_5_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(4),
      Q => \^ram_full_i_reg_0\(4)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[4]\(3),
      Q => rd_pntr_gc(4)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(4),
      Q => \^q\(4)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(0),
      I1 => \gic0.gc0.count_d2_reg[4]\(1),
      O => p_0_in3_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(1),
      I1 => \gic0.gc0.count_d2_reg[4]\(2),
      O => p_0_in3_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(2),
      I1 => \gic0.gc0.count_d2_reg[4]\(3),
      O => p_0_in3_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(3),
      I1 => \gic0.gc0.count_d2_reg[4]\(4),
      O => p_0_in3_out(3)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[4]\(4),
      Q => wr_pntr_gc(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ : entity is "clk_x_pntrs";
end \block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_2_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  ram_full_i_reg_0(4 downto 0) <= \^ram_full_i_reg_0\(4 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.\block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(4),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[3]\(3 downto 0) => p_0_in(3 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.\block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(4),
      \rd_pntr_bin_reg[3]\(3) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[3]\(2) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[3]\(1) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[3]\(0) => \gsync_stage[2].wr_stg_inst_n_4\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[4]\(1),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => \^q\(0),
      O => ram_empty_fb_i_reg
    );
ram_full_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_reg[4]\(0),
      I1 => \^ram_full_i_reg_0\(0),
      I2 => \gic0.gc0.count_reg[4]\(1),
      I3 => \^ram_full_i_reg_0\(1),
      I4 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(2),
      I1 => \gic0.gc0.count_reg[4]\(2),
      I2 => \^ram_full_i_reg_0\(4),
      I3 => \gic0.gc0.count_reg[4]\(3),
      O => ram_full_i_i_5_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(4),
      Q => \^ram_full_i_reg_0\(4)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[4]\(3),
      Q => rd_pntr_gc(4)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(4),
      Q => \^q\(4)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(0),
      I1 => \gic0.gc0.count_d2_reg[4]\(1),
      O => p_0_in3_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(1),
      I1 => \gic0.gc0.count_d2_reg[4]\(2),
      O => p_0_in3_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(2),
      I1 => \gic0.gc0.count_d2_reg[4]\(3),
      O => p_0_in3_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(3),
      I1 => \gic0.gc0.count_d2_reg[4]\(4),
      O => p_0_in3_out(3)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[4]\(4),
      Q => wr_pntr_gc(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs : entity is "clk_x_pntrs";
end block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in4_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_1_out_0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_2_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  ram_full_fb_i_reg_0(5 downto 0) <= \^ram_full_fb_i_reg_0\(5 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff
     port map (
      D(5 downto 0) => p_3_out(5 downto 0),
      Q(5 downto 0) => wr_pntr_gc(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0
     port map (
      D(5 downto 0) => p_2_out(5 downto 0),
      Q(5 downto 0) => rd_pntr_gc(5 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1
     port map (
      D(5 downto 0) => p_3_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out_0(5),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_0_in(4 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2
     port map (
      D(5 downto 0) => p_2_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(5),
      \rd_pntr_bin_reg[4]\(4) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[4]\(3) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[4]\(2) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[4]\(1) => \gsync_stage[2].wr_stg_inst_n_4\,
      \rd_pntr_bin_reg[4]\(0) => \gsync_stage[2].wr_stg_inst_n_5\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[5]\(4),
      I1 => p_1_out(4),
      I2 => \gc0.count_d1_reg[5]\(5),
      I3 => \^q\(3),
      I4 => ram_empty_fb_i_i_6_n_0,
      I5 => ram_empty_fb_i_i_7_n_0,
      O => ram_empty_fb_i_reg_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_out(2),
      I1 => \gc0.count_reg[4]\(0),
      I2 => p_1_out(4),
      I3 => \gc0.count_reg[4]\(1),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[5]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[5]\(0),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[5]\(3),
      I2 => p_1_out(2),
      I3 => \gc0.count_d1_reg[5]\(2),
      O => ram_empty_fb_i_i_7_n_0
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_d1_reg[5]\(4),
      I1 => \^ram_full_fb_i_reg_0\(4),
      I2 => \gic0.gc0.count_d1_reg[5]\(5),
      I3 => \^ram_full_fb_i_reg_0\(5),
      I4 => ram_full_i_i_5_n_0,
      I5 => ram_full_i_i_6_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_fb_i_reg_0\(1),
      I1 => \gic0.gc0.count_d1_reg[5]\(1),
      I2 => \^ram_full_fb_i_reg_0\(0),
      I3 => \gic0.gc0.count_d1_reg[5]\(0),
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_fb_i_reg_0\(3),
      I1 => \gic0.gc0.count_d1_reg[5]\(3),
      I2 => \^ram_full_fb_i_reg_0\(2),
      I3 => \gic0.gc0.count_d1_reg[5]\(2),
      O => ram_full_i_i_6_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_5\,
      Q => \^ram_full_fb_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_fb_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_fb_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_fb_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_fb_i_reg_0\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(5),
      Q => \^ram_full_fb_i_reg_0\(5)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[5]\(5),
      Q => rd_pntr_gc(5)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => p_1_out(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(4),
      Q => p_1_out(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out_0(5),
      Q => \^q\(3)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(0),
      I1 => \gic0.gc0.count_d2_reg[5]\(1),
      O => p_0_in4_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(1),
      I1 => \gic0.gc0.count_d2_reg[5]\(2),
      O => p_0_in4_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(2),
      I1 => \gic0.gc0.count_d2_reg[5]\(3),
      O => p_0_in4_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(3),
      I1 => \gic0.gc0.count_d2_reg[5]\(4),
      O => p_0_in4_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(4),
      I1 => \gic0.gc0.count_d2_reg[5]\(5),
      O => p_0_in4_out(4)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[5]\(5),
      Q => wr_pntr_gc(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_rd_logic is
  port (
    empty : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_rd_logic : entity is "rd_logic";
end block_design_accelerator_0_0_fifo_32_prog_full_rd_logic;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_rd_logic is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal \gr1.rfwft_n_2\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft
     port map (
      E(0) => \gr1.rfwft_n_2\,
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_reg[5]\(0) => rd_pntr_plus1(5),
      \goreg_bm.dout_i_reg[31]\(0) => E(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[5]\(0) => \wr_pntr_bin_reg[5]\(3)
    );
\gras.rsts\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as
     port map (
      Q(0) => Q(1),
      \gc0.count_reg\(0) => rpntr_n_3,
      p_18_out => p_18_out,
      rd_clk => rd_clk
    );
rpntr: entity work.block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr
     port map (
      D(4 downto 0) => D(4 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0),
      E(0) => \gr1.rfwft_n_2\,
      Q(2) => rd_pntr_plus1(5),
      Q(1 downto 0) => \gc0.count_d1_reg[4]\(1 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gc0.count_d1_reg[4]_0\,
      \gpregsm1.curr_fwft_state_reg\(1) => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_3,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[3]\(2 downto 0) => \wr_pntr_bin_reg[5]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_wr_logic is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    prog_full : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_wr_logic : entity is "wr_logic";
end block_design_accelerator_0_0_fifo_32_prog_full_wr_logic;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwas.wsts_n_3\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gwas.gpf.wrpf\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as
     port map (
      S(2) => wpntr_n_10,
      S(1) => wpntr_n_11,
      S(0) => wpntr_n_12,
      \gic0.gc0.count_d1_reg[5]\(2) => wpntr_n_1,
      \gic0.gc0.count_d1_reg[5]\(1) => wpntr_n_2,
      \gic0.gc0.count_d1_reg[5]\(0) => wpntr_n_3,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      p_1_out => p_1_out,
      prog_full => prog_full,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_pntr_plus1_pad(5 downto 1) => \^q\(4 downto 0),
      wr_pntr_plus1_pad(0) => \gwas.wsts_n_3\
    );
\gwas.wsts\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as
     port map (
      E(0) => \^e\(0),
      full => full,
      \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ => wpntr_n_0,
      p_1_out => p_1_out,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pad(0) => \gwas.wsts_n_3\
    );
wpntr: entity work.block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0),
      E(0) => \^e\(0),
      Q(5 downto 0) => \^q\(5 downto 0),
      S(2) => wpntr_n_10,
      S(1) => wpntr_n_11,
      S(0) => wpntr_n_12,
      \gdiff.diff_pntr_pad_reg[6]\(2) => wpntr_n_1,
      \gdiff.diff_pntr_pad_reg[6]\(1) => wpntr_n_2,
      \gdiff.diff_pntr_pad_reg[6]\(0) => wpntr_n_3,
      \gic0.gc0.count_d1_reg[4]_0\ => \gic0.gc0.count_d1_reg\(4),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      p_1_out => p_1_out,
      ram_full_fb_i_reg => wpntr_n_0,
      \rd_pntr_bin_reg[5]\(5 downto 0) => \rd_pntr_bin_reg[5]\(5 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_rd_logic_lib_work is
  port (
    empty : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_rd_logic_lib_work : entity is "rd_logic";
end block_design_accelerator_0_0_fifo_32_rd_logic_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_rd_logic_lib_work is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rpntr_n_1 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_d1_reg[4]\(0) => p_14_out,
      \gc0.count_reg[0]\(0) => rd_pntr_plus1(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[0]\(0) => \wr_pntr_bin_reg[4]\(0)
    );
\gras.rsts\: entity work.block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work
     port map (
      Q(0) => Q(1),
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(4) => rpntr_n_1
    );
rpntr: entity work.block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => p_14_out,
      Q(0) => rd_pntr_plus1(0),
      \gc0.count_reg[0]_0\ => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_1,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[4]\(3 downto 0) => \wr_pntr_bin_reg[4]\(4 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_logic";
end \block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rpntr_n_1 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.\block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_d1_reg[4]\(0) => p_14_out,
      \gc0.count_reg[0]\(0) => rd_pntr_plus1(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[0]\(0) => \wr_pntr_bin_reg[4]\(0)
    );
\gras.rsts\: entity work.\block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(0) => Q(1),
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(4) => rpntr_n_1
    );
rpntr: entity work.\block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => p_14_out,
      Q(0) => rd_pntr_plus1(0),
      \gc0.count_reg[0]_0\ => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_1,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[4]\(3 downto 0) => \wr_pntr_bin_reg[4]\(4 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_wr_logic_lib_work is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_wr_logic_lib_work : entity is "wr_logic";
end block_design_accelerator_0_0_fifo_32_wr_logic_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_wr_logic_lib_work is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_2\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work
     port map (
      E(0) => \^e\(0),
      full => full,
      ram_full_i => ram_full_i,
      ram_full_i_reg_0 => \gwas.wsts_n_2\,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \gic0.gc0.count_reg[0]_0\ => \gic0.gc0.count_reg\(0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      ram_full_fb_i_reg => \gwas.wsts_n_2\,
      ram_full_i => ram_full_i,
      \rd_pntr_bin_reg[4]\(4 downto 0) => \rd_pntr_bin_reg[4]\(4 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_logic";
end \block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_2\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => \^e\(0),
      full => full,
      ram_full_i => ram_full_i,
      ram_full_i_reg_0 => \gwas.wsts_n_2\,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \gic0.gc0.count_reg[0]_0\ => \gic0.gc0.count_reg\(0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      ram_full_fb_i_reg => \gwas.wsts_n_2\,
      ram_full_i => ram_full_i,
      \rd_pntr_bin_reg[4]\(4 downto 0) => \rd_pntr_bin_reg[4]\(4 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_handshake_lib_work is
  port (
    actually_empty : in STD_LOGIC;
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_handshake_lib_work : entity is "handshake";
end block_design_accelerator_0_0_handshake_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_handshake_lib_work is
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_5 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_3 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
U_GOT_IT_SYNC: entity work.block_design_accelerator_0_0_synchronizer_dual_flop_lib_work
     port map (
      CO(0) => CO(0),
      actually_empty => actually_empty,
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_1 => state_1,
      \^state_reg\ => U_GOT_IT_SYNC_n_3,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_5,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work
     port map (
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_3,
      rst0_out => rst0_out,
      state_0 => state_0,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg_sync,
      Q => got_it_tg_ff
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => U_TAKE_IT_SYNC_n_3,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_3,
      Q => state_1
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_5,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_handshake_lib_work_file_dram_rd_ram1.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg_ff : out STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    state : in STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \block_design_accelerator_0_0_handshake_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_handshake_lib_work_file_dram_rd_ram1.edn\ is
  signal U_GOT_IT_SYNC_n_1 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_4 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal \^got_it_tg_ff\ : STD_LOGIC;
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal state_0 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
  got_it_tg_ff <= \^got_it_tg_ff\;
  got_it_tg_sync <= \^got_it_tg_sync\;
U_GOT_IT_SYNC: entity work.\block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => AR(0),
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff_reg => \^got_it_tg_sync\,
      got_it_tg_ff_reg_0 => \^got_it_tg_ff\,
      handshake_go => handshake_go,
      state_0 => state_0,
      \^state_reg\ => U_GOT_IT_SYNC_n_1,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_3,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.\block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => AR(0),
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_ready_IBUF => dram_ready_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_4,
      prog_full => prog_full,
      stall_IBUF => stall_IBUF,
      state => state,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \^got_it_tg_sync\,
      Q => \^got_it_tg_ff\
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => U_TAKE_IT_SYNC_n_4,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => U_GOT_IT_SYNC_n_1,
      Q => state_0
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => U_GOT_IT_SYNC_n_3,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_handshake_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \block_design_accelerator_0_0_handshake_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_handshake_lib_work_file_dram_wr_ram0.edn\ is
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_5 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_3 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
U_GOT_IT_SYNC: entity work.\block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => CO(0),
      actually_empty => actually_empty,
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_1 => state_1,
      \^state_reg\ => U_GOT_IT_SYNC_n_3,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_5,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.\block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_3,
      rst0_out => rst0_out,
      state_0 => state_0,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg_sync,
      Q => got_it_tg_ff
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => U_TAKE_IT_SYNC_n_3,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_3,
      Q => state_1
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_5,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_user_app is
  port (
    go_0 : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    go : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    ram1_rd_clear_reg : out STD_LOGIC;
    ram1_rd_go_reg : out STD_LOGIC;
    reg_rst_reg : out STD_LOGIC;
    CLK : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \reg_size_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_ram1_wr_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_ram0_rd_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ram1_wr_clear : out STD_LOGIC;
    flush_s : out STD_LOGIC;
    flush_s_1 : out STD_LOGIC;
    \ram0_wr_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram0_wr_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram0_wr_size_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram1_rd_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram1_rd_size_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]\ : in STD_LOGIC;
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    done : in STD_LOGIC;
    dram0_rd_flush : in STD_LOGIC;
    dram_rd_flush : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_user_app : entity is "user_app";
end block_design_accelerator_0_0_user_app;

architecture STRUCTURE of block_design_accelerator_0_0_user_app is
  signal done_0 : STD_LOGIC;
  signal \^go_0\ : STD_LOGIC;
  signal \^reg_rst_reg\ : STD_LOGIC;
begin
  go_0 <= \^go_0\;
  reg_rst_reg <= \^reg_rst_reg\;
U_CTRL: entity work.block_design_accelerator_0_0_ctrl
     port map (
      CLK => CLK,
      \FSM_onehot_state_reg[0]_0\ => ram1_wr_clear,
      \FSM_onehot_state_reg[0]_1\ => \^reg_rst_reg\,
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      done => done,
      done_0 => done_0,
      fclk0 => fclk0,
      \output_reg[14]\ => \^go_0\
    );
U_MMAP: entity work.block_design_accelerator_0_0_memory_map
     port map (
      AR(0) => AS(0),
      Q(17 downto 0) => Q(17 downto 0),
      clear => clear,
      data(31 downto 0) => data(31 downto 0),
      done_0 => done_0,
      dram0_rd_flush => dram0_rd_flush,
      dram_rd_flush => dram_rd_flush,
      fclk0 => fclk0,
      flush_s => flush_s,
      flush_s_1 => flush_s_1,
      go => go,
      go_0 => \^go_0\,
      \prev_addr_reg[15]_0\ => \prev_addr_reg[15]\,
      \prev_addr_reg[15]_1\ => \prev_addr_reg[15]_0\,
      \ram0_wr_addr_reg[14]_0\(14 downto 0) => \ram0_wr_addr_reg[14]\(14 downto 0),
      \ram0_wr_data_reg[31]_0\(31 downto 0) => \ram0_wr_data_reg[31]\(31 downto 0),
      \ram0_wr_size_reg[15]_0\(15 downto 0) => \ram0_wr_size_reg[15]\(15 downto 0),
      \ram1_rd_addr_reg[14]_0\(14 downto 0) => \ram1_rd_addr_reg[14]\(14 downto 0),
      ram1_rd_clear_reg_0 => ram1_rd_clear_reg,
      ram1_rd_go_reg_0 => ram1_rd_go_reg,
      \ram1_rd_size_reg[15]_0\(15 downto 0) => \ram1_rd_size_reg[15]\(15 downto 0),
      \rd_data_reg[31]_0\(31 downto 0) => \rd_data_reg[31]\(31 downto 0),
      rd_en => rd_en,
      \reg_ram0_rd_addr_reg[14]_0\(14 downto 0) => \reg_ram0_rd_addr_reg[14]\(14 downto 0),
      \reg_ram1_wr_addr_reg[14]_0\(14 downto 0) => \reg_ram1_wr_addr_reg[14]\(14 downto 0),
      reg_rst_reg_0 => \^reg_rst_reg\,
      \reg_size_reg[16]_0\(16 downto 0) => \reg_size_reg[16]\(16 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_width_change_fifo_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    count_reg : out STD_LOGIC_VECTOR ( 16 to 16 );
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_width_change_fifo_lib_work : entity is "width_change_fifo";
end block_design_accelerator_0_0_width_change_fifo_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_width_change_fifo_lib_work is
begin
\U_EXPAND.U_EXPAND_FIFO\: entity work.block_design_accelerator_0_0_expander_fifo
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      clear_IBUF => clear_IBUF,
      count_reg(16) => count_reg(16),
      din(31 downto 0) => din(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_rd_ram1.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_en0_in : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    update_count0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_rd_ram1.edn\ is
begin
\U_SHRINK.U_SHRINK_FIFO\: entity work.block_design_accelerator_0_0_shrinker_fifo_lib_work
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      \data_reg[0]_0\ => update_count0,
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      rd_en0_in => rd_en0_in,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      user_clk => user_clk,
      valid_OBUF => valid_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    count : out STD_LOGIC;
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_wr_ram0.edn\ is
begin
\U_SHRINK.U_SHRINK_FIFO\: entity work.\block_design_accelerator_0_0_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      data_IBUF(31 downto 0) => data_IBUF(31 downto 0),
      \data_reg[31]_0\ => count,
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 36848)
`protect data_block
waB2SY4pvhvQj4gO+hYzKYl7L3s+a0bKFcSLE0OhiVYymZUnZ8E8IpXZ5QGJt/Rj3aoZcffpfBzc
3a4hUyXnhkmnStHJqnUeBpz017EEsxm5Iq43gPCFx+5W3jKp5hzdgWqqqALn7GS2MhAJy2PZYeg4
dpJxcmKj0Q5L/q+1zyJuS7G5Vup+rxComNH8emG/BcWvfWBLNrye47EX7bMzdkHGA0K5EZxSLFzj
0RensZhmTkfGn3mJ9hiPFgt8zqHRrURfd3hxpyurUcyxV5PwhKYfRrcgQWI2O+P+GFlWWn6Tt7Aj
/ESiG817R+ix4YATXFoZy+d6IfUnlT46kMKXy3yXe1o4Pc5v5BVapRJAgz7NgFSoU/Top7afXmak
qLTUhECotHYYfHDHjf7lfwtpCuugtijMbVV6WoIJxg8+HZyylfmVmvyPxKN89dCZKbE6VyV8m6tl
xp9thhlCMW5K8DYN74jWSZVvzKD/ecn+uNHMJfatm7hy3+0bSjFGUDM8k2dCnEl0yzpuQ4jFr/tT
ZiewDX/Tdcq4d1doktDBs7z26VWt2v7Xoa4LfS53g6FT2R2zloQBtfijE+akLnbedJR3pIN8P4o5
JIZinuR1ercHrvQRjlMmClbhXEj+6Rn+xTVTDLiDbsX/AkgcyY0lMrNDwc0SR41MJkBkGta2L6m8
UIyMA9PuA8fIld1VOpczWM/timWndGF6gMJT0EQngOFWb/Bg5Q7Zx35q34ABlaygPWoxNgJlOKIF
NDtH9Dmx8HatGUqYeDK/SaNbyvvU5uggKOM/itLCEqbqM34U7lpvmXpV8EgB+E24YZSLtFEyRnG4
7f2tRaXn3gjAkxOi36X9+HBRErL0tE4k9N85Jlt1MaqM6Nd3J7/1M/qFQgmzlS9anIPNEhWuX3xI
EWPegumHAjKalgVgQ6XqjfJAjwUAIkHSb/OYLSOUGag/wwWVah/Y7uXASZbdCQf4l6C8mluM87N2
lLY+jg2XREGfLODTS0owaxgSWP0wnKdgCmHkRHMVjEntNYmhRLBLkLDYU61Jl7gZEhsSi2eyF8nK
bhgFsu1Pxv1TDy5YLcKBfNDhTwMD+Q2Hk3ROkK7ycl2dQ6/2twKIGQvAlflo60F/0yNRxnkjqdyZ
ViOS2L8DxAwTF2KFul5nG0QU3SAtV1NXdafIoWkDeR/P3Ykc0q/16/XphpNF5WKPB1r2x9nyE660
8M6/BCkGVo2wIyce62B8K049wKU+tdZWdc6/ktRu6R9fI9tnC16UylVTpzQnj1N9VlGiUKxns6xk
7jxvysWIRhVGuvD5LTZQeYIQFrOhh04u2cbCXL1f8tqlnfv+1mWPjlUzak/9Hv19jBMLEE5pe4dV
R/FmXC1HnUvpySg58FGDgNX7nFqodx+RycxNJ1+WFODjuo+q8pJs23mG/+X82M1MrOtdIyVsVc1T
REW9bKGAkNYxUwJJK0IU1jSwWC0Eo7h9zZmJdr4aWPz0SY49BSPMVv9CILCA2e5dw4jumJrydlky
UMWbtTRyJcH70mScFdOgddQQt2YxEecXxC6m2r1pBylv0xN80eIY3kiZKbywaCFNj0OTDUx9BiAz
iDftu9QZIFoyUm7z+B3heN69w54C/TmEn6AI/KuohDzEKPQEsdLJUaYVhtQLkSE5ufwnzPy5yGaU
NGALnRYyvA0THL6o6iwVOqU5/gsGjU4k4+puI/tJh4u9ezPx9sdGBMx0qojj0sNtzobP6Gv5B7Ra
tWHABbxHN3uay020z30Ob1+FlWMtngTmLddDhF8j0jiA5KuYeG7nqFEu0kisV4aod6RjX17+Wdvb
Txphg8ZNbag1mMWtrhMXnKRRJj4VadFqxDIX1t9qxKS9mxNJL/bBRv2hhV9AJlvymQDTAjFgNSPC
02+76Q7AJhRYKiPPhqvAotSbvYyNFHqEaGgEMgLZ8H6QWYBwRaumQDKuRS144q0nwQJzY6StDi2F
C5CLrAclV0URcoJePyJGwlWSEPX5B1IDKLGNwP0E91sLdRnZR4SS0hegutlM6DwzTWil6QDsGHxN
Uf03GVPxCH1KgEg/Hbxk52TBO092OrElTsmqTWnZ0cR+9Y4wsxqZDVI03mStG9cxigpeYML27/z/
QcwYquUStPoQ2j6bGOfR8Wvk4lo4hKFF9DW1xmh5JNQr9xTDLiN/7Ex/jaUTqIWIyy/bljj1TwIr
su1PaDPdoM79V2Uz7uFjai6C/o3icrv8CP8mKXAL785WKlCkQ7tgXkZjZ/rEuMZ13N2lmNMhflsu
45KdVYKS0Z1I781ZDC5w5KDlU2uW3/q1lfPday8WGq6Tpuer+nUCgczcIygcjEfCTOTueSGnxICx
myVra08WZcvMHdccvZrIqRbxn8zUmqvAy2ik8z1YJk/CCaKhAP/IT7hbsVxmra+TTAOtFWmi1mk1
YEqjLrC1uV6/fAd2WCCch54Y72MubR5+MAr4mS3ljAdmKiqGULacflNLbaGvBhdrSlr1Vz9cj7rN
dKvaDGoWVcfzEMIGv6HM8VR7ZtMxRnSYSn45Hfmlc1OBrzVb43b4wYpfuLXwRfiDSyNROR+UVQJe
MEHejJhqqjlVq4oEnDkqp5raPhaae99XoUxUgB1u7e6BHRwqRFBjzjhFXOvfKxhZHk5XJR71p1j1
MUKiPWMBkvAO7PtGJnK0g1x0cxZ3Vt+PJDP1iv+kIkrS24Iu7m90lTa3vmW6IgT6XvgZFhCrsiLg
0VQrukAL+Q7AU5f0Ep3BLFIDvChaCtlFu9hRAdecX04ec/dKVCPpB2nu6FjYOC7boNDRNbjeXEXP
ic5fknKI36RCUw+eDiJKG/eA8rqBCp+3iCeTjwVdkF040sZOHIqmXkwvkFdfVSlYWFwFthQFab0Y
19kAcHf4J0XnMdWNUxkaoUBel9VRWR3/fHWU+EP4de/ofOEM6pUC73rqzxgzihwyOV+eNz6xEjKB
/Q3uVpI3x2Bpg9PZCAvnXMu3Y899WjzmrNNO58PFnvKv+PrBvQpSvVcZ6eGA16r4E+pBvMU2FhkB
YOgij+Ns0kk7VrM7AT7XAaCmMQozKPquEpkMc1up4bYraeiE2YtUO2PnqQrf+FiBUATx8c4tGjXY
UIk6nub4RMNx5p4I3uGn45/Jv5Bzgd0oVdwrVXLsSOGPBFMb2NY1Bl2+ZyO7b5zkZVEDo7+Tvwg0
A/YDt7RYb/+OaH03mLAr9CHibfs0NpCiGJ/DX9s0xD0wBtlEMlPa2qobTnDsoO2vlEFWBxiRfPjY
bAt/n+Mo1ZA+1nXl6/wb+X4Qdlnop1J+YkYeP25Ie9Vq3NAYy35BiD2E8Eo4Yjw5QpwK4jhHAIRO
RzVlmIm4QaP7Elm92gvgGJajjXgawVkNw6S4vNrHkctCTJ+At+S1BtwDwPytd6/aOzaldS86MdO7
bKmESV9avqfJH/nKISjO8lk/hAC20z6sv/zBx26y/z+7hHiYQDgMqDHA7Mt603zjyxFZiQ+ZPfmX
bNM48vHGGuLVIBiSM6S9nyWpuWcR6aQSo+4yIO0N62n6WSRZ+u2YsaLD+u89xwQ7CoLvlEAUVfbF
UETmMlMh1dfY6y9EbjCMGGRzFpBIso3x+QXuPuspJHmFtHD0lGpryaW01N8HrFrtWNbZTyy1Pt6A
xyxdUGbwU+D80DvB1HbxW/fKbky+L5ZxXyOGYV8UIzNRavEA5AH87/o63lb4/1TWv5mXwh8mRgr6
EYQ7IfRBymxtZNiWB22ukyVwIZQU4fkvxgIOmxFfyWtQwvjL1QOm2hbpoQ/S3kmQbQSM/x2Xf8+j
6LeVkE/HjMm7+HfuXBwOhoFxlYuR5ksTM3xsdw3tLaZkQknxqWdahlKjFnwC/n/i/9ZeVHtcsCjS
dQck6ZbZ/K+x6NGFTXvupp2deOPZKN0+/mBxcW0+j1fkEZGwGJ4KJfjxJ0+DuWyii56nVnqPfP5V
VrCY8BJmw9oWqFKY22Vh33UEsExAz2TJlPdMNMBVSeBa6zxmNc0zzgZu6jA2i64Ax/u65B2pdsfB
sliC4aIyOeog6Z/HLlzy+sQAbjz/nTRsKSPEMjI2+uh2cX9hFVx+IAWNI3ELGZfL5A17nSFAgTJc
u4tZxiQa3kReqoQKArh5ojgXy/wjPaoqFbnwsoSYVgxZcgHxlamC1omvWxeqBHJIhozcLn3sar5i
/v84D89oEo3tieqFzlzkKDB9BC2ZDwQ3c3k6vo8x2pAc1Zht2JKN2WlMctPeQgV27H+tPtzsDXyC
S10KtKddk0anDM+5Mj8n4GGTBoCkGPV41cH13OLJYhAex8QjkzCkc1ipLnopIuHb4znJMm+ux9N3
WtAF9TfjuM0FDiZNUQh6OeM0YMCqguR6nVBF0H1FKB+z1IAe3VThuvQHDt8hZfhty3PCUC2K3+W+
NAPdvyUs+54BpcycssSaJFeK0bf7UAEFZrESzPFTu5MGZkEl8bj35tAv3HWpx2ia/Mo3GJZtm0Kf
Lq8U+sdkv1D2wGIVOdYRGWCmAnRsKAAC/ezdZe9wNDDpEgpwneJWrBlQXWMplzbFaeo2WNMjUwJX
teXoYZsMNOo8UtmEiW52l3wHHlTNUB8R3ekgtAN/OL3IrIbqdm92bovNCzCaTG3aVVtZB77Mf+Hw
c00uoyNZTHfrwFE9yWeypktBaEdquWDQhLHl1yJ3wgs0JxDwd604TXJ4YzBL96DvjM8m6d0CQ7F3
qb80dqvkHo4dZhjYdoLEOG1iAzzLhlYL+cNXjSEDLnqjixe4J248OlXi9edIg3Lvfiml/Wt1wMvX
6o3wWnJrjyOGfObG9Z7ANWyuH2/FV1dMfbZaoWg8tDYd6jZ/+qvp6uiw4dLWeJgWXpIJ8+yL5W/B
aK5I2eIw5zlyYsa96mcbywDDNqnL7yKPYe41WwbqrwJzvJxzYBkUI2erCTs24vKgdvPVSmVQN8Op
mO7kemPHP3l6ydWErnxQ1moUoWFrEFBzAlnS3hHBbU7Rr2VhaDYX8aai4VzUKbR5+F+R+6cQROW/
/Llkle4j0WElwuZxj1Ehb08Q+dO11iDBJtXUJz4GYRR41iTpOrA80+v/L/Q/efCbtmH+Y7jCT85B
GnfKibEl7oaPoBDkyd3iZbROQ0N3SMCnTimS9Cc3YPzJd5Oiklmg1SOMNmSM9vVMcrQDMgCWNppe
lCFGVUufveCORFqkVM3kInwvZJFEN0D8kS28TK848dNnfdjz6i3OwMPreaqbg7DrcovNtVBvciKM
vQ7KPeLjeo1s6pWMawbAXozrrnIOlebXU9WyUJGIAQgCWPLCD6zivYWOZZ7W/6VGqCwv2u8f5fhn
SMcm2f1nhu5H+q/ey2/HiFR3VCzdchVFhgVh2aLCZxojkeHQBkmLfsm4VolH1ivHudcZGqPqEDIa
aGehmjZKqWYrnz4k/3fDZYOuA2JF69ODM+bQgSm0sXPkc9VXf8ChtNTE/HcTAn2ZEMkmYoVBK3/T
vo3UvHfGvUZaDT32YCuFmiGop3K6ehGvKnEwHWtJommEC5wxx/GeMpOlLAX8dXKdHJubnhbcbSW8
NN8zs+p4eYE5P8Ssxe4BUpR5u/0CTE76mUPT4cJ6NQwdNHBMlZTRCCdshRcnBb4iQUsVeQZJeyY9
9gGDHj4yqdYrjnjUX+ay8adKuK26MQv/Yf7bu63WQmgwyQlgyDmRKeoKZaJswO/pRfs9kxVUa6Vi
7cO/R7+hVNk0DkbvigyxQ2GrKs2xPd3feTQbun+codADyc020fgXJbW4uwyD75H/sGiUAvbz0h0B
NJhi4k1xNs08soKpFHjQUY+zQsbBF62d58vo9PKq4ieCVshF6+iDm76MXBm9m/gKg5JQC1XvFjBI
UqCnv1pDLwE/V7+oMVoYFQ4WeO0tGkUcZYFM7Z4jUi06EvQ7KpQ3/ua9KlU9o8GiU92GvJHwsxaM
UbQVlOcrKaT8jKnLXUwKp13YEtTMVuk1EYiNwglcMjzs+9gRJSCnnvhOQJNa+raDyV7QOhFIDAe3
g6OL0rBlc7hduFGKVFCGuKruOqi4HhN29WDSebpsMHcI9oiDX8NR6i3KVsWBLap9ijoJc/p7CalQ
IJFtU54YxfipH1iq3CeuotsfrrG9Nne6jO2KHtVNT6gWM1CSylERFbclBGsHJoXiYgcqQbKxb+yO
Ubbwf+wnf9Fex3wiQ/nHTG/2Fi6Ez+5f5/1lsmVV/45n91tBVFr0hzTM0wWBs0qyF2W0FTMkCb58
ErYXKfYhWvWeTMEHaXdv47D6/4i1VOPDyi4kmml/wBeVPmSfFa3ASp5VLDGXhPELW4XPtTIgN8Lc
FpfqBdWGUKzmXCcpKEWsygwmRbqbSDuvQK7exuUM459DQbB9tj3p+ppyx5CUUbhy+7fuhUaF+8GD
a3gNhwHdQytA4EdkTK3pp0064fYPRMOglXCklGGNL9AZTBFkoRA7K04tJBASHtBalbLkwlG0Norr
thJDDF5/aIjg9sOP2SwmV8arVjTo2hrAIuLZSB9tAbNhsgaYQMwSUghUKaf/0JEbUwngEqCl8u3b
Y+ADXBkQYBuhW+wcGS2CChtcFdHn2uEZmRcfvLxaiu4dNdkfGYZzkejTaeJCj/a7/YTTg2/JevHJ
P7E5WPYCM9+7M3WARDwUCMjT3auMIU0d/wjwcuxMsSC2FIhq2M6EfmmYN+mlsBfcLQ09ur7oqtkc
BaDKE8IP+DScNMJYkrRwCuwg8FKYACtIKVnW59yheY1ZfOCZYaWOYXWjOhD9VFVifJWI1VgG/Qzq
Z1sI+gCZkPMTq0VRJr35DbV+H2xRbHBi6xaEyF7awZLjMbqxohi9EZBCiyrHKBfl3S2OMRazq0ba
YXGhOd+R1zUqjoeHQ6bs2fjBYw7tWQRmKSH0RD5FBRGkuxl4UooHgoZWupZUFFKPXKBo9zHUxVI5
AwPlxNLV/65Qsl99LqmizdxRyLWqUVGI+sv0IlHTEw9baYF5hbWRQv3z2ijhsrCvr2Sgwrgq7al8
FGPeKnv5k6vTNWjCzGt8DoCy0h7oAHV04vj8yERxR7Xw85orh8e8xgHuU/C/6B1RYDWkwr4tR606
mf0llsHmlM5c2EQDMWzn/54m0iXs6KMrVbubGgsy39CA2rVZyAOzWz5vD/xg1qrzRrFKjYveLq49
853lB36s+XteSWyqsWG4xZVwj2fDKxdBrdqvE8xEKv8EiWWEkijVawJZrcCIVH3FdQe3ocvojC68
g1UvQToQlCJb4BM9q86qA5QoFHen+Nb4gEehnjrayQuBDpZyK/M6/sZkN1ZzUoR4cVqHz7Uv0s1J
eLDIEEWaD3zcMfuYHUfFIFJCftcCPlN4petenZf3LC4oYV8acXUwXvSps4J9d0DccErTlhZhN57A
9VC97SAPYcPK2LEBoFcAaRSmGqdhMvYEEQraVKKE3bgt/1aNFNukVMMnnuI15n3qaiD0B0Jnccc7
j0uFuGv8/R/peA8BAKeJ28Y3hj4zfU7SNqkWGguW1iItbTV77Y8QE2QTrH46CNrsA3UW+Hmra6sb
OKS3NWBlMvH/mG5/4gUR4a6gaaLfTVIQ9JXhBz8OCMqByb05XmcDzPvOKzETT+fsnbpVOPvm9tH2
K/OyTylyfPXx8p2oHr4lgXkMd0Ecn19cCzBGfRbft0pryOPPe/YA30vHpMRHpf3cZOQSFQmFD38v
2lPRdDSQGy2QuLB5jJ7mBrpsjq8G2ce50Lkk4leUVd6U63FXTC5jN25WtrTZV+TTTMt8DNYzxRLI
3nhBtV0gmlD8rggMcR03JuGxTlI8eFKGiVUhoPXUaCIH9HUOMglZfyfr+A9Ps05Qx6IbGEuLLIVR
ckuSkUXTku2tcSXhacUbBVsc+5JmwlkJl76NIWBGbgrt/Tobc/jcUoKGawEKkFp1OAYumcYCbRpL
3a5VJ+dmv1W4tiEOHVES7HCsT3RpY+tKVeBkcvYVPGxvzsnkIFqM1KSYtfOcHHPeet44rcdTL2xS
Q2nPrrUa4y1Tm3yN9Uc0sPiaUQeMY2t1MTY4iw0QiNHA2rEHeuZS1SBdnr+J2zW6a8XS+0Ta8m2q
YP1GqaXWi1z2khCSJI4HTT6AlAykWSkTpoVNydkSx3Sq6C3dXVDYZA0P8MHKsyY+BPzqcLDOT2cM
DjKS+3a6H+KLpspuud2bWf0lFp8FDaGCkY4GqhnN13n+sjSq3pUTJPOGZHRR96Gv/oSIrK+Utl4i
+MYB0rO6TMGUR/OWTG3sU4qAGH3iSA7oGM49BmtZnlCqkF0eIsHVt1ILMZd4kyBRrj/IrOLeII8G
6f4Ss0eGHPWUQi53Bgqc4aElPxempPf3q4NHxoO6TB2Qnz4rrgO75+ci8NrbbuHlZCyjUzvRR71Y
uVMy8Fc94HiKn3Lwg42kmPL4A7VLynQUpbOl6ZZejBhSbJ8z8bJDZDWj1pmbm5ZnYc4LxT6/w30Y
tZJKiM+tCfo+RqsmtGFOX7I6t2PSZgRbPA0eR4kOjnImkIXy3/BkhRuocHunsk5epSwqY2AZw+WO
FJ/WaTvnTx70KGF4CHYnBDwW09QoN97QbAjwgNUjoOUzYA1iX66QM9qfeDbwkY26zeiyDOI6+fnC
iGEsrGSKODO/nsSehYQqz9W4pnIM9NOpUTbluPMfEIJCsrO8DuZ4UJ3o7C09MXx6jv9OvhIiUuL0
Q52IMkCyaHh4oweh32OvfL77R6vowxArMLtVZnLNVpn2dLJ/KsYVYiZLglFIbja9wnO1z4U8AvWw
S7w0Vjm/3LkF7HOwvqZcqj82JyjJZHdtYLINDTGQGbXQK/0hyNOa8CLCOa9o2Fs28CAqSSKQlBjz
v/o4nAl9y7LKk0eBLACndSLEmrceiBoxdAE79zoW4dSUNL7T0apqhV717ukyVCUJKiGWkLFb18Ej
8BX4/nN4YvuETXH6TaEYFwqmzriYLv+PTZHLgJRMpfVYac5OgqvesmqM4M2PudyPiYCeFdp4thY9
JRKIRFB76wsnGD7/kfi7s41cNMVyrqZoIgXlw2EOjlLvXkUa+pNMewdSo2RGrsFMXd3prR6m8uBB
5ubkp6QhrZEQgYNmoL/jSmnUwrB90H+4Ejl+aKohV1h8u7Zwn1gtWXdz0DY4PwBZRePE9V6EeicI
xLQWgXQh/RceUDYPPm5hLd8UoZLWd+IMqhSc3KvOcbwRMjyxVDz36pSQNI4qLDvnFeJlTxBnTlUk
jDd0K3/QIXzA/8SmnIWC60WONdvuRIBJNpRcZAvNHG1KLtwvtm1K8L7jmvVzGqeX22Dn33hpPUkF
tEMNHfi9pLJQ72EnMLDcHmv5PsZq3yOjhOy3x2ce3CmlfhQhvqlCuZBkqWh0t2kpCBX9mrS9fG+w
Gjqbm64dnJ7k/yGpSWz6Hh+G1VkXJLx+FeSaOJJccire3/m3rujZ337YdbjeG7uK+3QjmwGGwsur
v4l7ltDW6xz/VH+NtWd41MYsIY6uIH0jrXXHcSSAwgkNM+MwUVbztbQEegbBxqrj78w4WMfeTm7Z
yiUwy68aO7faPtcrsbHniTGLlUeAqRdLnBtLqJ08YSFZVHihEkXwqp3UJNZDFNEDyU7Ga4jhLBE7
IjlIhOVkYZPcCHtFNyDZlWzRHTbFWwaScBoNCUkgsQrb342OQy8rXESjV9oQ8LfvhjLODSFhZCLP
r+Fzlxg67QDQggc5vPU0z2WDewSSpieVicVpiWaBP+cey7gIlUZwlJFF2V0JFdX7I9iGGPK43yDu
XA06yn4lOw2Ia7C212nhJxoapYRBOD7R01PASLTqemvqSfNFs8wUE8jPZvuzvjcsyhLvKBMDowWV
cKAoMn4GwnNFVVAIWStEdHf1f/RCAZ3FCeAEUnxzIBzSCqvGezJImC5Um8jK9CwRC3xzjPCQdaKE
IjULjqyoq1O34gtogurOjBXEv7RLnWp+op6WPoOmi4L9I9gJYmaweFzxKrv+59SCtNISi3kpj83i
N11JYma83olzQ1iQnEPkDj01MeL7nbwsNHCVpAvvWLvrpy4jEwXaPE5RsFnRmzeRB3VbMEm2J1zR
7gpGN75HXsudYTjqoO9FysERkmPnY+y+wZ/B0EBRTsB/JFF0lV3Vlin8/V443h6WY2Lv15jwI2Gu
ap0s7UGi8hyd28N/AllK6jdaT9E2eMOO/GwZsSghkBsLelMq7eudHfxT+rKBTnMYFYYmj5pHe5y0
20Mqq6BcP73JMM26mQIFzrNMWyrR0r2dsCvdKoONwXVB/q5qBVdkSo/QxvMYY3cXggKto+yiy0MF
FYETJIPUyl9grG3z4VRa3mFRPIuAeXcnvzqeiB+pFNucwRjih/UDF0keC+ghCaeGuIKdYdZwx6Cr
qUK+lbrHsBYCZINiujDvQeWl48/vtumg7s9M4u3RE6niNOLY3HhcGr5X/4CfZFQhP8hcQzuPQJdr
w9JyOy2ZfXMrtCRzrVVCokeWPjzun/Y+XHpTBWkDhoK2XXlzfJjlJ7LOVnJxmSRq1Y+7R9GLt6V7
WGmnIMopwrDu6JWCDdkAwSjpAYwDTIV1aPyzWlys2OQOwKsa+6kenE50q9NKL6StQ1NadP7/PjLN
5KJovk2Ju8s36pkktTnHbLJVxeHqvx7vd42F3RtbGv4gAOLvifXGehgvXTjZ1b/iHDh41b1ClJgA
TG/3JoklRnluAg3E58gIww23RQW2n7G/cTwBL3Y3o+V940K9wbmaozGuVI33qca/j7+CA8K06XsG
9PR/4IKsOegPqKWMeDOYf1JEolOo11Ma1WA8WedzEcRaAyU5pKcQMVR8UGcp9hq8UsUVHeoO5PXd
sWUXY8HiXT1Rn5pRd2SF9oAlTs+1XByT2ytaSJpqhUQH0VL8f9e6OuPXC3O67ts08InZPNNAa4Vx
eTZvfCktazrpXF5nC62DnH9xTDgB1sgVDgGVupe65fFGi2nbClyfQGkmCidZ7cjqG5kldq4/ThQT
gMRkTGOkBEekMGPgIhIDYAuVeYXk6lqPvhWKDgRHmfo7Jx/VH+gdgC5tlx4jI/Txtj8xSVrYRcm2
N4i+vKkJl0+ZdclOFZcC+CTt6LA1hep8pn1RyRB66sUJRv+d5lcbZVUnofgLCdEKLv6Ny4BWA+4R
/jP0/I6fSxzXWFRXHgXeWwu283M7O7mWuWQ3YXeM5xlI6BpVacWoJdWzV7xe+krZ60QlZa3fo7wf
NZygPL+G2nu/HVfT8Myx12Uipsa5mJmKRYNA73s9ZIkZfnKspeamINuKYdeS1YQ8pDmuAbDcPE9X
+/hULJYzhiHAzClc1XwP6nPGobn5grrbHpjDesmgTS2rdsZ/skPPCGq8vs2A1Wj+eODMHyGzGSBz
BxCOzwHyi984sJsdF+ONYpcsbVEavAp3Ld26noJw4+aKLgOhfHjvMdf8dCWPBpFT14ssYda1N7/a
pv8QLgvyhlorQdw5w0OO7RNldyQ9BdL1NhRFcryZpm0CZ1ftzNOSpc22I3DQ4S8xQKX9FrJpZ3qo
68erZsblPJX9VZArTdGL9GEpIUUBsCnhR0QMoiMTBtSGkx2/ajacJg5eiTfbH6uUggp8Hxb45hoX
BV9ssafjTfgWqbu6BluRSDT/C0+mK6r76xqKzxb2G5ynpmBRTcR8UOuytOTzkcsZh4490LWCetyh
ECkwYk7klhTeyEgp05uJG8R8V26lOm+I2a9IMMyNVniz5ROsLbJX3DlZMpdW/D5liwQh80QwlwTD
lyBAso3MeGUdzHbIaU7cf251f8vmb8Aaq5oPEMjIAw5pNvBhHGDmFFXobxA+eoaTb2/jfIQqi67X
0ROoK0uEAUqNEF7Ajg/XZsatzHcDnhW4DI7NB5yC4vtTwsvv7eqpSGE2LZavo3xk0ehHs1hMkfXF
cImjOS9BnMvbVCRFhrmYd6FzccR1J4jMOzYmq0S2NpSprm397c4+CpB2lsbNtYnHKFSuOLfUH65R
SxIubgotnRJb+pr1W0D/oknLU6I82W0rsbsWCZAthvVTjC5Q2zjTWIEUUIxsK53mq8u0gQ5WzNRd
uUERsWYBxe4yzep9DtWcjIReN7Hfghtqh0WkG7rL/7+XGxAWxHj/euIR6V1qwJg2V48NI1F0vxY+
RZvhK42svCIfR4dfXlDiFoY5w5zmt6nbrEe4l4Wm2W0aGyv05HiBPH0EiBKaPM2v/WmUIzCSXYP2
m06pXl8WN+F1u0Up9sj4Be+kEEs1oQeCCr6KvSaJtvXHDBaChSizUVxiMoHZOfhBUUwUDV8Qi0SA
z8HlO6fvkOb8W0yKv/uNlkHc3qjHF0AvctSnHcrTA5tXcxkFHZMcSuQTanJdy3x+zBVGjaW6/4IU
YesnEjI2D+TsmOFJrLmBxiKH06vsFNnUnC1ZkvPsdmcN9GNoddzeUyT4B2/iK3cEYXwVhIfktLR/
q2vIYbafLpzVVhOFpIirvEqcFhNqCmgiTbXm0ODRiCpuC8bVbMFciGIBnaYodkPXatCnaClY5/l0
yFD2cLm+HHCZsyQJqJXeD+p9+KwUIZV7k7SiQqjFUrsxBQWZB8Z2lAP7iSVwIqu8FBNZYvyfTXcR
gcLmg1Qi88JsXda7B+da9AoBTfHSawcPuQkdzTKxaDBLq+rlE7/Ieg5DTX31pWZz9JFopiD6tk1g
5wENYdkNYR+ZlpYdSgRdVtTBT5z87rUqyeknH0RmX0HGz2DSIaDKMKMQVKparbsfqu/r0rDT97vj
r3ntlv1IoLwn1advRWHbUJsgXq3iuAaXxoFCWZlCKqar5K4DfaG0imOYIanjRn931p9GyzqjZ5Wx
r2wsIk2UPq3pbYLSn7szUB7GGs0WG4nAdEDhTw7o+zVrdhntfND+vpCuQEI7Gjo4RhmWw5lRADkI
ZurzuTDhwPaIKZmuRyuDwEE6bQA9J2E2GHrBnexNIJ1OuN39A6vbFUrxCp5SltqkNLxnIx7vew6Q
JScrqGz2s5M25vE/loSLDTuyXYZwN1YI1/9g3NtBd6cFbIj/k3APjX8JI1V9G+3EW1J4E9N6O/KA
WLYLkkzEqIc/F6htWQEX52rtsAByHUI+nebwor4Ypr+sTgNTKxTsmcASXcud7x7lO0z5sHeclCss
mw8NLuzVfXYycMcjDIITZ4iFUDAAhckr2ibBPRLF2E5YUuD2ladj0sTkf6tCQyPNztTz0/ThYedb
Etf57X/OINDpVCIkYIyLhZ9PSDU+GSSTfMu0iVmOsYQULjZn/nlHKRRKZht12BEBDCqOQblAx6v6
4ep2a+s4oRJImzZJ09Q0igrDRTDwUtMwqcscY+2RWIjJsG9z143V+GJwN9u7c28hJF7qr23fiTo9
kN5kabrlgCImOUnfyTfq84Ma7PyejYu07D7YzWQJocNVI809T/WoeXM1U/t5LF1M5KYSyMwh3A7o
ZnKO6LNnXpfaiI/KeqJ8VlifVT2zvFq6PhCFjX+hGxY/JAK8PLA3SC1VV/e3cQuwQBCsIw4YP9+x
xQ0ua+oVCM3VO2S6xnEnSmIgnlcdi+4T3dcKR4hOavN5CmUeDRCRfYLwuEqTcEdnefRLzK/MH0zc
30JaTzaf3Yibdzj6+wXmBfj+a+3xG74+Hj2IwhE6Zh1LS1DmqkSjEQ2wStCEm17S0hErEtjkonzo
WhSguAYVydQf+dfeiOM9Bh5L+rD0uXibasH2leiD4jEn3dIyDa2wW//yprK2CMkRdhDZ5g9FLfcj
jBssc0DqbcUuH4e7NP1547X5r1wQCERSAXHAa26Hstf0F/eftCHAYsHh/KOhoLhVC1oA6c+jlFtX
Pxp7x3q1jdI/bn+NSguNk26szckhDjMHD9Qci0dGkyrReCkii4uUFpu/3ynKlXHJZQGBkzI67b9C
dClsfUS/qvIFSZjTHWALcKyVeutsucTd98Y4Sn95evSjyQlEpFQp43jzThW/7wy2am0CeGwqqyF6
UxZhsHBP9F7ONZrlUAOaNh8oIIRRltjk5YIzT7tVlpVASTESS2QlmDAddOQtwbpxG1gvCc2GckSM
/5IBHKaG4F5l1CNwT/Qkej0xswT71hyEXg/O90AlyYiqq4hx/okCFbRUh/Qz4WutrMLrFkCb2Woc
2mtC4H9eLPDbGBxQRi3ogUnbKOzmy/CwtDJWxoR/XfObhm2v/uYicq8WJe9hmmMunNHais2bJu2N
6JGuU4BzPAg9KFQ6SEzviyTsLjbjBgWrkidvN5mRMd6rAajbffLDpVmuLJnVXiSXugklcjFJMPo4
QDPhLksgfa63EtfH4FL63lj8BOG2qUEFV+0tVXGaI2NVbGDnTlSgzm4R8glJWTZTDrKWxdFwpL1C
Bhqz9U9/ZUjB5KVWKyehlRqcKe5xk4xP7vyNGolJITxbmFR/SuAvw/e0LkGOUL8VwsyRiEpSuRRG
1QzEPKJPLcpmIJxfASuAW4Xl16/ALlDW6+IVxLJRrDn3qawQzsix/DFT8+8XRMOigb5mos6NmlDp
1zkAkDLrHAtWeYFwlQweb6o0XUpjESaTsOh5QOM315AWFUDdW0xu1BKBAvVUusxrOSthxvRP+e4E
bjuJNQtilYGXAt/t5kDn9uPO39XzmhW+vVpT8y5i95uTECpXe+H6Kb+Ti09vsRw4ksrrhcehujEL
DQMtYA7J8v0fmQUkjXcBt+wy2I/HbIMHpdq7P0gxachMSsYaLbjo+/uCav+Y5u3Hy0J+SnXz/+PS
GBd752IRccomhsO3bKB5HTQHmo1z0tgn334GAMGFZ7NFsS+tvNLFGCKgx8A9mj/NodiMOej7GLmF
TdcCB8bWvvQVHSyv9wFM+FtGSYPakRDEhpeT0W2Yjkf1QnTCzK7QgPkObLIRrgYtdI0tuWDIe1Lm
wSABRv1KuIqlnE4gQXQLCSo1Jzdc2XqwRjYtkNym98tzKTd+msPsAUcKpT01Psx61kdfLD+P+JBv
Po6W1u8a0+jGXONlQJ/uTnFjGj0LksIkGAS9XIqKXOsOAQxIf4Y1NlROfygaFbQwTJvRAyURQN9X
DXHSDAAxcDnZ94AaoPQlt99zTMYQ3OJ7pamV6R7Y4HUtE9cShU2AS0aQYZXokWbhSCFQMj4TarUe
xSH84uOI++UOLt2cwTbwbAW76clSD8R3wVIz82cJqAaTwwbVqhwgxWJIXRxyLNT5NPQa1sv/ebPz
tL1dY9xOMuRnuuhP2qRfn8tx7Fqpq5CYTLkU03oa/dPAUgS1D/6Uvm4RVk1vb5k/c4qc7CWKXOid
1WfXAWvtRSuSoQ+nKlecFG0b0FLAq5FArcrW6Uz2Fp92Uz2rihVPL7qmnWGQOmn1YtCWKIrIhBil
4W1JuIJsyQWeUowhauAEQqUhDaI6jS9lsrgDcYhUXuFsX/laARJSm60hQotiulWC28RzBgJ6tyeP
3vZWG68kIxUqWYi/GpZAuHY8Wmfh9V+re4l0uGJO6Vt6kypMoP3esdJuOwXtQo+WMLA0AIBnFzBB
rWA4A0DhmseC1wCkXj3dhotMscuYmajw7YONvZyYehtM+v58WinhNSr41Oj8Rer8oouIx/hw25vg
SULSeZ540dm0C1mQzBFa9SkHkTRyB7dFiwRZu5Mhaob/9ufOKtUvXx7wkLnfdg3NDtduKTuByQxz
gbCjoLt0x8eQCpMwnN4wBJS74yriI+DOS7LFW2CMeU5yFrsnmDArwBltKpvuFy1qEXll+gsq1DoZ
rZOgc3CpN/Wjj13P4fWlLu3j4BHkuZoUQIuXScqTN4n1TisSWkFN/I9VM5iDQf1rOjmVajDqqfV8
nbRHfzgOIwshdiSS+QJ/USgV1btVDqq6VRuBcY6H4vu7eRUewRLi0dbFAWyidsSsK5TLbTjtwoh+
FT7DvIjNuKkqGDJ1HzBnnW/LP7XoYXKRbvOkBKYHhtZ4LIN3LqlL+XXc59SHnt8vYKfNdqmDSO/0
79QHUaGepGz4rOeL6aT00DyS33OaAZgn//Kk4KLPYPZ7/QK7/h/qQEbzPzcyWNOJYrdcZ7bYPtcM
fKYg+YVI1DSwSxB+2hvkTU/6CuFwz7jUItkUKcX4x0vWYpeQRzFTHKii6uAzlwrf0qRx2R6x4jDI
ShB3wHDB9IwMO/SHYHh2XHfKsir3stJa0lg3s+vtFNU1ZnV+5lHO+FWBnGfUYSqW5NKyRUTqrogO
hecgMq9DYRdGGoB9Kq9hc5Ju3bOXJu+5RRQao8mtMBXayW3HU6OrM0jh1nSfLNlfbgeuG913WWhG
VhjWsDi/mEeG13KUaQPhZ7QTdk4FgZTsunQzq/C57Lxn76BnzTVfSxZjU1zEexYW7rufckpv2Ned
wAPZu6Y46RfBfFYFwrUi0oTzTYnPbEFX8xtPIFDJSkAeO0BRlGGtkTqDq9R1uwwG24rkd3nA4yPQ
VZn0yveHcAQU7VeInaxqblsowIToUPt/MHS+2sjSWvlLehkYaLRNVfEZUf6lbr6wcuG5IMLvdDVW
Q6ESC5+aVtO0DFDeTcdVPySTmx0Z3B0PBI2QBtcx/NGNMS+N9AAYCjiYXLOtwQ/YXobRPUtZxdo+
4dnFerEU/LpJJ8D4st5+gl16AZMKYILyeyFa9BXKzYgSWgwPoxANL32TRSxHSYh+W91h+zQbNAq/
5CpeuHvyj4cqnGPE957vbOB/eUAPRVVpzGAvg970pYvNDp7Ms/oHMxCBel63y+MEf/4VnCDhk5+B
eWYR+E3dM7qzjWkBZnbT0/CDFBVivQHoPWPo2YHfoDc3VTJdF0dtsS+VEER9y5PjqMos7dwuJTwQ
0z5UgyhcHJ/Vos7cVbgymksVX7McYo7S2ELG5G6TMi3UUttboWxN7FuNDLyCrNSpMEO6xGo+M2eH
rfLCiw5mjElBL+3K+kvlTGVKtonuDJhJP0nHJW2aTUvHbA4AEdMFVBvYMch5GLUlZycdiYgmwEG7
oKiqQViTGiNlvHp5bjLz1/BL6Cmq6mOxfnXW5gAPMQg+FuDl4azNteSrMR+WEG22UPRFirMWGa3T
c2F9zBxAml2s0d3I2n/WJTFrgEQua2OjCSIdz88gZOoVE3QaaqCIoqJmWtKYfZbJshjDh8WXMRfx
OJNUI009NT4HQSS0oM0lPsc7gfLvMvz7KsdQmGG6TqVE6D4kJe/aw8HOo9gxnVUaMFLTw07QabPY
23x6TWYNDxFMBCVNmf4gFrJQ5BVmSTgGtMSE4eSercR8T4xWQxY9OwHJbtYKP5kirFhXJc9n4QU1
Bal7l6E2xv2aT19M3nNS88aoJ+w18PLSrrCdChHA8cX1/WvXQhrTfj2XjYg4Jws9SXl5od4SKmV1
XWBI5np16b8uPsjXUr+s9FqyaP7dnOW0Z5vMMcOIe/HH8IrPjtY/ipRwvN8xyxHpsdkfgLLB4PdK
9mfmPw3KfKeo3qFq8agQ6c4vKtJzFFU/3WGZM0DD7V/g3ht6BpLJhb86Go1KqZqyWSiNv8zyK7wT
MkuhVhVa9WV+xe+pflCWSfr2osSWrpIUa89tQfnT+qkhcctH3VFTISkHggFSJwYz5PTS2zRzLnQn
0wdIYqVcSfb7EbmI2X54NAXyxBKMWGRqoFOT+vhbgbb0nTc0I1mhZC0T2vMyyQBuLaRRPK+JBVgQ
OyWVnHK6m9CCVLskb7OBn5Y4TAO1/2JLegrmFGHIa0+NMVhdkXyPgc7ZdzTzwaOxetd6elWnT/1c
In0Cn+cXj4W2ZWRWdGz0YZOTCPA1PdqFXXCkbqMa+XeM9v+gBamxcMDfM+MI3RsY6PAG+uSM6nWr
4krGBzCT9HzMfQlcnpWPmN+4egnRj39wVzwwtK8soX1oR9s1ieYRhuKh6CSoTJt7MEBu1GwqtqQ7
4JeE4rG5j4/Nq3p39RmO1eVqUDjHKH7T/YYV4JiFZ9FYOQQ1XfIyR1CmtGkmeJqnlj8pl3qumtnb
6dCnqFuQ2RR++/gYvGJxT5yWTHixgs9LdbVBwYwOXfF/zXez5VGFMu/Jf3WV6SD7L9XH5nhKYf8u
LMsvNoOc46F8ztoJbgvvN4EFfxtMcEUaeVHj+y9iIiXrjxHSWlCD0oF6efbNtiYpQtCsIGDtrRp+
daI5MdhqVuX0FrQk5ZDDE4Gy89pgZrHSBlymzrFS19H4LTpzGkFi6gRcq5hWNFGK1GFZc3siMpPu
sSmKcZNFHNDoVJMt4Jja3rtGXByPT3Y5kcP+esjazNho0c/nx0Z/XG64MkFlG4HwX/RBSNiDlxdD
gKpMsNBfNkM32ee33k18EkSZhhf64sh3kDdJ1x6XQ7aFEdTKw/4DRm8S9gvdfIDjtTy91nlIAjDm
58qPyi9ZNmV1lqeNqODK1rja3RlY1/02J/xma6QYYei3gx6Hfenapep3rA71eB45wPRu79RP4klP
a7YWnfqKHY99nkV2cdlOYf0sPAA2ViOl80RGA7O16vjXwsvEwB/+jwC8f7LqBVj1g9qTuibdXdhj
tsShTlxuODjpGQndmuo7af+2nUkGrjIIk6Lr0vBRM/h3BqcsAGqcvKtS2+1BFvmjXdksPRD2dOmV
n/EKJQh8nkw6jISK6waGeZltnMELzLn5KLxB4QG2DpwSiXZ4YWUmZJSEAosB0J4l8k+Oxu62cc+5
ibLhr5iFvfX1SV0v8+bpjQt4eo6BfJcuQtvTtOKpJaLu5qgSjTdwvfjGCtVrNGlrEEQOZjr8RqmX
OiZqYh7IPmlU18Bj3WdRzFLpribV55emqwZ9zIHIGyTvmRDh0zqNuiqoJfVAQ7mARFy3KHd0tSq2
Wq1p0TZk0R8F49//tAmTm8hwS2yfhMbOG79yT40O9Im5cZZm80OZsoLEzZa/ZNIC2g87BOcK8Uq6
rEIGK/aF35rD56KyNI9ybH/P6pI17ZIwgToJBwsD8a/35g3jCsANMStfXDaZT+NvAb7pGD1N/avK
0kRJx5x5OgCOidayA0OE6ftd+WsYOzpjZXTlB05imdMmdV4et5KlK6M9niy31fiMDd1/pdJGSATG
ZUhLzj3XXfNkurHyX4vFWj6jMR+FcTA1mQZBq7mbgfQ0/vDu64Y8qpBkgmBYlo0sybqFRBIZHBJl
ljcO460pd2hxS2SVNA/pkScsBT49oigfU+ZOZf8Le39FADIdC+1Vu/dhA0mO68oLAAJDw/KSXep8
R3Y5ISCydAzEcrR/eCW8HVs5y+5cCGRexxLgni3srvkiqwkKupT5JSPJWhW4JF/R8iimaG/VInTg
IsUKEiBsg4zWmLURhZFTZwz/BBn8Xbgp6cvKntXfOHR6bkxsgpOEuwVfpH36tLxa31R3be4m11Al
wBIv6MmpnBnQd7jJzLvtqrDZ578mS7tOsg7a/wM/XJGgzg2f3qliAJ0+f92/cyi1mKEOkuipj1cL
HTat7F74PEzx36MgwAgXnNuaf+1vyA5UL9kZ5jOgxwKhpwSGGrVdnIuI+91JYiwI+NJ98uDNUrqb
qTuqw5DJD5hM45kOv2BNDsn1bek9t/+njvU5euPZFTmKKXvL9LPQyPezqCDZY2AKkav+qEfzeTWL
0O03+hsdre83Vtxw4vmrVgY0uWL4jL5x+oS6HCIYEftIgwUhIPt5Ib2prQQEzAiV+r2sU81X/B71
ygGpZ/4Vlj8oWqHSHugjcUThqzmlM+QGvsA3qjnxfxkC+tINDANg81cJleuSrqqedpcLvnCdnWmm
DcWAmRzrFOldZj28vEY7X0h/AmREkp2jQDmT+WenbUDZCzup5cV+ud64J1Vx9GSjLmkCy+m4Efzf
iFYeqOtzVeJZOlnJD//0SXNW2uDqoBK7CDWyc8ivEiXC5y3IMEBX5o1ReIKsT3E0YwmzSzHD9PYT
RPiVyejnpQypwja7Lap/CkDEgNPaxYGmMPM4Qfiz7UG6gKLxz9vvCkJ/j8VzInxvnQKnKuogy5R4
tNJE2LDjdn/hkiCSDOsdH5ehigqztYGoogZ2xlIKszqTdX7wU1V29TuWOn93UjCFjOBYXgJ46WSF
DHYY2Fmni/T3YYyE0N8OHJEDMDXXxcMl5tIEH/EJhUzwh/WasH2S42j/V5lF7lTv63jXETbgmhHq
UCcfDeK+udSpB0nBOcI/H7DqmB2schiaefpjCasGr73Q6Ni87B/rR9QIwP55FV87qCi3BvsigWjs
GJzWjiSPEbDgXmKYpFf/jjB5nAuOLy4raz30I3LCgNq8pLYtxLyhfvdWovUbibvuE0gsyZRTyUke
e6BTKFCaTBmrfIGaOCc2UT9515q1NrnkhsyU7j+0GBkmAtzyHRBentt1ctvcsRBtG+K0Ywq/u/HT
MMJEZV52Ad+uXwO+m7u6Dh3LkDIUUVuqh2wRL1JaOfSD2LgbUFAf2lyJ+B7qTC9+oDmrxBGNmV0z
48Q2CuhtxONKSPDnl+8buVUQEz+fdAfENWAdoO26Nw3Da3Wphofv2wy20fdTugRQTIdiuFIOp0pr
J7jgsoKkyux5e1B1XF9Bb5HR8cJ3KiAAheqJ5D8USsJjXMocGBUf5ukn+3gaH7pPqE4kJ7is5Rja
b4PZOPr3AwgeaxTwoqzwjJypFznRYpTN8FmwUswxGIoVZB/DjQTVDwkqkn8/i6bOdpEDxKVU0UYd
8rCcI2APww7O20o259qHYe2LpW1EmMZFgIVBrpmrcavrAIMM2uMWgWz8k6nXNwpvIM2n/kkCNv4r
6voZY3KxUwVPG0bX0jkbIijd5Y3Ixwq7Xg4p8iq2OH4H4KMtBB3/d2brVqf/Q8hNNrs5Modvy+bh
XHW/6O6Zv0Rfj5LVjohpx3o382s86ePeGOgEwctGy4vAIp5zd3/rapl9hf5MkxlKf1QA4xsfpUeE
/NNbORoPAENiye7Zt1kVwJxY477Pf9BWUnYQEeuq/8jMJC2v9trcD9C/oittsl8VOsPstiqujkFf
KKT75pirdkheNTPr5x8KM8xMs4M6WlddosiMWcU2CJXLcQBm5eaJzGBjq4PmtAY+weO4l3KJqfHs
g4f/bYl2xeSRPMG1P71isDSPM9qcB6fsCcJ5JVHFnK3jU8pVmHJQ1iBeMA6k8UmYTNP59o1vu6qO
FcUJ50cEwHt02MIs2w1p99JbslaF2SfKYaYTovNmram+4+aPXgs1ECnh3bIUoYqgOcuVeSJL294e
7brgTGpFqQRSgu17ux0gb0xRYboz1vXufvEJjuz2SgjYeZDk7hlQJ3qB746YHOLsd3jxo86eVBqF
4cWknwwyhdrVRC8+p5kzGOgtMdAtN3cOJCnWoNKYa1aKmQmbObXdHAUtGtA2/1VqDsMjVBUwktm0
HxCYzthlQhNGqS+uDjcYBShu8RlEAmKYzDOG/M0UzgYyX0t4D3Z/kbUV30xyULyiQFN1ASNHe8gc
4x1MzNci88dWJF+dfBWaIpORD5PxfpIvMdcYyA4UtomKjju7UAtq1pY9+NavGkgVI4KJS1gwZqYA
Nph/vztTpmAlxUa0sXKU2vpkYqZ++T17S+HRcCuth1nDHowx6AuDKfDl02tamuQRLB/lAkx224ph
NE2Taav4BdhQ0/d3ccgVPTDS2VZX3+JrKjDWY9AU8k5TEjV6MMv6LQpkcJ41DiwmHWQ83vW7iHc7
+d42Z7d+ibWA3gtFGpVgAGIBFd5RGsazZSr0Fsj1Org2mOsDcCKkBC5o95CB8gg73DPkGv5VaHIW
rs2rL9DOEgfQfixeXO2JnqjCP6+NiqazAztP7SPBMQLL0YLVi1g/rYG2y/MHn4liQUDHfcfTeQj5
2Vt7rD3iKYtasTioOMx6Oxufwg8/r6nQMCkyQNSBQslyhrINvh7IBPmyceALEUhs7O9k6vB6MstQ
nrkkNfbv6W9hdms0UCLT4gJtz1COKguPe7ZizV9IJiuBbKUrsWYlP5sUKZIW+L/J5xSMQen1UpFF
Un8utkjbbTpLqdTztVV+TaxPodslIW2ztqdceq4QM0zUv3NMxsitE4EOS99UoYWKvWAzNidiKBob
u2gJ3q5IfHBhYpS7Iy/aaQ5tHK2dUXUZybmxSy9Y7Owp5Qfoec2TlqkpSXtyg8KbngpcufwTycEG
UM7gas6/xMjdB21L5SGloL5nVGS3Sl7feBdFT5c0K9jbTpBH+G3BtGg1M6Fv1u/usjWDwt7McCKU
Li8yPL5seJMgyz9sUnO3Ae6c4xwRTUuQRKetKSIYFRp9+4bXzWQm1hW8p3gJVviacKm/Q/M1g3yT
YqJiFOyen/rLCa3vypB+9aYx9dKWK92JtWTkFLrx9AUmskEOqIkViSJrARszi5v8b/BLxDKOwBY4
MpOtw38wqgete5mW1f2SxZiGx+A1EqhLfmlBUCtdpZaLlb/m+J9JAh5SJzWpKhcXI3FvUuxm8Y/I
47jGmTgT5ebidCAs4N0VrxF5DYVSAhFHuWBZqoD3XnZuMHzCg9xX8p7+untfsMC2U4E+vuWR7R2k
pX4TAMxgiyp37jDz9bAaa9XKGt8+OYZy0NyzkOt+dmvlm00o4g3iGJ6/ziyS115yJIFIUkiDG+xG
bxT7V0smqnUq5epefl9f+sx436QDQ6Dur9mP4tc0SMRhReF6vChXnvvBQjZr0oWSk4/NoXxM0WbT
PqGlWG7dsexNR1X25lz7Furix3BlRjljhjSKhefMrBrBwtlPNZbSMX4YYeKb96D/nxElGp5W3/wK
RC4f8Zj7EwJRwFoay++ujy4jgpVZAFK2uULZiUXqgqoKBI4Ef8KU35rt50hTlyHvBMfetJcSJadb
EPI6njzJ27YY//WzLUVkF/EKv11qbXj0gDYpVM0qYngMjEqGkWAsRPWImYtCtE2+8XUX/332WhRO
JDsGjJELIpRnEGyPK/pCvNBw2wDXOTBcLNj9oR//jYEBQhyOI689rQu3iK+2cMS0VZI8YLBCYNc8
qDnrDMOs3w35rpaw8ACFWvcIIL2dElThWfr52kk3cs4P5cMW95t56oe9WW4hFEmBONsUT/FHUxZo
oMKx9YP8KTNMMfAnhpTi4JNE2QtPusEt2RJCCLap5YhErQbewsfCnYfEEbODzKRXBGzS/5I4UW+R
Yb16O8A3kc5kIech7wCl7TLby4EnIXfft74JMj05+vXkyr4awzXYMmnOify5WwTjjF7BC0BenPcV
2bPPO2eN8bGGFqdRwx3YmxlwNiSCVarcJs6+rvikuALC9AgRTvwe7hazGmu6eaYzxkM89KzjsmpY
PVCPyCClJBX2d1lT17muqtKOtui2c5K+zjy4COQwYxD+9jXmEkvEtBHPjzUmub7JQ+8nL8LuA9jF
ddL3+7wQSmLj6nHtfCtmIqarTQe92IfeGQP2gkXTYtU1acfXKdWVz2PrVXYbBvsaSi9K1NZ1Xqi4
1rO4XQduf9YUDIB8/LP/2GvTFGe5E2A1HqnF4cZaf+02hyG7GzKOZogt9cV4LAZ0/GdDfG+xwK4U
GmsBRNz4L8Y2jeUnZz9vcLpHXNst4kA3VTESwoqSLy+H8PcsM/pLHrNcQokRpmBxnd/uRI86vbnz
yKg4TRKdfJGSSYd80Ho4L46AeypH8j9c51h6WoJ3OnQffrggIWjLy66CKGtItQKATv30UXvMxmK5
kPAZzPCZ0dSLKeYjiNdmuQfGz/vZw9QTWnfhIUm+unU8JPFOyiivj3AmnwO4W/vusMha5ddETJUA
AQWtvw3vQAafN3EkDMHaK/Xx2+vuxc/q1xLY5j5mHN6ICqfDXD5ag067YAyDG6MpKCw4Zgq60HbZ
gaRhDl5nXUOqlW4gi78W4XJfcUenC02jlSrCeQXQV6SzUbFL/h847hTcUf6JeildnZYiuHmBzXox
hNqhOL0EXnUe1spGbYBobd8pr7hugJYaxyXGnUPDIp78l4Gdqv+sGV876MCMRy2VZUrooYSbWlw8
dBk8tP5E2jzHgC7ciXBwxvRmE77x4tqC+TY2lS9HDs9g0uFcsHxet6wD8y+thL4Nn9zIYSQbbDRu
J8Ig4eUmSMgeWmt0wIUQKg2HwE0NrpPzC/QfPSQ+bt0WrJ9yXOYI7Mjyx2OPylDLaGDgvyBIcO8X
IKZKkLgHBnnuFhReGEv5Zqn8PQgIh5b7pkkEetcvIEh+cORiUX2TnWKP8+SfRWbJ3OAgE+g8/MzP
NcRniXuYoIM6LEMIMGge7ZJiDPmGb80Nk+REB2urxC0rllQ8q25DM5azLaQmNBSfPSCctD5ZovwV
FnSgHZDt0i4vhDqXVY0xE6JjZXnSF1iwyqLDAaj5c423uE5UpMCbkxF9cfm12K1LY+fXNY9zngWA
rvqmnZNQojO80gIsoaEFK3Azkck6BZwMwL5rBr35dH9lxVbrUTCUmqvow0Fko2U4uj02VvOOJ+Y2
ozXvUFxjZU/eqK8lLbXEyAewZJWeaWFXTJxQVCxep3XDQu4MxQyw5ZFwXstSa8mmq5Vi5TWoiE9z
gTDPFZ9iUA/bMfEN6irz3Pizaqdf6+1WgjZVCvm74QouTfhDmg4gSdaf37aQevoa7QDR5WTfNAMt
OqswIDdIfeKU9LPtOZIPh7NB+9CyFfn6U1kR4BKaXHwI0Q7SKR6VZDtBSfe4n0s4w2aivJ5cHh/j
FD/jaT/bPfLcYUK0mw/b4odfOQn2xkzp5zlV55+OARJmQaQjcl0BabK7Wy85KvuizOxR/3YdQIDa
6KoqeyHHdD+8AyIZIEbsubviHr+WaRMP8bWPwqifFIK+p6OOm/LULKvD/iNs04zG2RQZZzvfsfyV
LPPal5UzS4lGtaC3TCX/dujqQZMscCPvSx+KMJTU+pg5kRI6hrk+54DE/wmNcfepI5NHkCArpucM
6HA4VmdPTzKlig+MedqgeGmecmuHV9sJx5xoSZ11Od5/kYoaHAq6Jcsd58PMuWcmssDbyadTLDBK
YyXHRIbUnomm8jIQ9mmxx6l0qnsn/sfihS5/l0uoGQzSQkCJaAPBrTJujXldCpJkIOiALzqw7HOH
/FrXA8thb4gyrAt5f2QXTEGRaldTxTATNDEqIwV9XERzB7Ud8EabgRBWOvwoGz4MtWQoSfnN9vjm
MWx7k3XFx6V5oyKJUPMA76/nXdBTSwiCfKNBDEPTWZqziag5jaawLI02CbFG2PQbICvzHEHYlrX4
HGZYoqQnNKXEorJ+vRGihKxtRfrvnHW6fNsUtz6NvZI7ErFqUyljtvmBmf2jd3zcojvNfUaojvFe
URPoO78ZFhXsvw5FjmL3AVWZX6MT6FDwqwPyBg2lK2mTLY197fy2d/eGHOopR/Lm8zzzNmBJOLFt
qGkYewoLoxHhpjCMb78V/5jnKHo0dWjNHKLfRGs/Cnzn0lnrUyjzkmzdOL/+Nvn67wc0icLmJQPK
Vy/avRPcSApiBC8LnVjMXMChwxSMkP1h97vbtEhw/01xU7R8JWXjo8DE12pdsc6XkpPexFVbQrp/
HCLpEMxlNvWQZ4Ngr92Aaug05hcrWZSFGlu2dVXKP05FfvJ8eZrSvvhUmAiJaLkWAeh9zj6CjeYl
HrY+JpL8Yd+AOnFkohKWQlqYoqMbnUBkK8KfPS7pdpxo+AnwKCXjUdoyFS9GXcWGGy++iDZgf+YI
6NWj+hE7NzF8GfC+nBuE3mcN3zqzB+mssRKjThqKnZzLpuGDETJTX3XDDqesam8U0B4T3LnSZh9e
bgaP7fqwMvkArA0dQa3/EfqJwrAqlniElNuT+tgZGTcn/BWIimT5qA6l11GpRcpGmAL2uiWfBIPW
D2FplwHDMx3dg7nF726ISGtRzu4bFXX8VyFrIZcG3OH+KgDmVdRkbBpjYh9pfds+8Vrm1rxyj542
u5xgoSW9qmkrETsqIF+0ZDSYkgwE1mVH4NZeUvfxO8gktLDZ2o27X+rkBwGhmaVCJoH1ZX5Vniyf
LCojWXywlfwd49EnbNHrax+D56qp7kLs6tC5PNEdFaDpJy2REM/RAa5EnhpWfHkucafsjNJZC6DW
JYb0elqldBcZLwEMfYY9C5+OrQkowEPhlvQrA48sAfleu+dVTQAwlQJyE6oXHr+Z7Xy9xKmCLWhH
HXtY/PsH/D4JJwDJV+Th/eNxCENo1JiCTnIEnYfq5GZIMDaUXU4Vwslro3+D8eoWN3GZim0M56l1
QdSt8L3qLWizZprF4cJTHfFcvzJjN00HKqzCeI0FaEdFEoKMdnFp4umTA59JSFHy9MWjHgR7CyLr
ZvU7GHacFdXcoBlbRO7d9y2y4hNUYmDuQrQWwxUJ7q9uVWdQMTP9PmmpH9oqrWiUwKsyxmcl7cuW
/RwE1QtNo+niixGpYEChJbbUyYozWcJKbf0mEYRAfHtrLY1vMt9qfZss3R5Eg+pZyG/4qym+e+VA
MyLU8azpXBZ6QKy6FJhxEQAhfhK/Z+0rheREpxzErQpu9xh+qOwTAGflHj44SLUo43LS2AY4D2iV
QF5Ht3GgmWH/RLsZmrqF7vWso+1t456MosCfe4vbSk4x+cm1nke1mM9ZHV9Cwt2UDbdGm4i+hT9b
gzqDC8IhtRJWtiJFS5wDENgjiACs8rOAcB2lvnHdCmb4btzYjniIATdDeXSiFS6Bw3HhvEJwT0ab
YB9GqaZFr8qUzSTUMGDIob0XpT/taTEoGIJOM1HPlRp+1tPezZfID7f4yq07vZzu2rZjxANOSu2I
s4Fq2L573q9MkOaglOh3xWFoiqpku1v6h4goGxwEsyt6wVW5FWtV3MWqzElnYeH/fDOORiHrsjxS
ZIHnwt4BjeSk1PxaKfzp7SMe0vdjh4PoFHEyfyfc3D0iZN8YweRLOK3AmsaCY8z5IBtWRNkwOA8o
HCrBJTeOToOSu0Z90ps6wz0ADapD047KXPfJaoiR9ScO9JX210W69bhhQDBvWG6PsyJrNl3OY3vl
pV06aaMPWoptwbix97aZ0ZYPj4ODHhhMb+7Gxh659LyJSae9i/dThPVJmdZfQ0tR4vFKV61eFvVa
TM4V8MNx4ACoW8hCLbuWEYy3lzNWKtqtjfJvaE1VbhoEX/CdlM1xHvKxVgwaqvDqbriSoZdAjkr+
S5/lJubiR35IjofSn9pONlzpCmUI74Em1gIqfnFplGrtGIAOFJiud7QvC9RVc1PVDJ0JjZz3d7oj
KecPfMi46Lb9/RMtTjC4hMYzW6k/tlZ8zkCCJ2pCYiwWCvX7Jfg17NS8KYHFupPxVuDFMq3gqPg8
KqL62FlzYDoc4wiia5e42+bjwTCgMXlofRIzZQBNz4u7ZYLJyJbho9IN0S3StbldzAn4lh2voiti
OUlfM0mC5smUtrIt0g8q/fFuQAwmcbT5pBdvP55uteC6Paik6gS7zpWc0W/lmvpysqYIRXYnOPJF
oU3d0GTlL1MQlYeEs0AoeCOqv8G9ZYCuv6W6wMDAtrqHJ706wHnbsOz1f7zNad6+OlxAWuKUVzrJ
KxF2wChi41TnP2uNVBVDeVtDKBkWJJt8VQjpESNI7itBPJkFo8uiKDrVGrMUXLd+KvQ26ukpTnNJ
UZ0l6V6IMl/rB8GqYmsq9KYh8YggGVaCEGtgZPotgr/nButwCuAkcdxkhbYIotN46S1UGb287F2c
+xTJiWn4xt6BXH8v26zk7SWafX4owNH0Vo6e6e+ODKE/KrGRy67hcyqTkr89BcSnfgrzO2bEjSxw
U4b34nEXw10YhDV2BmiDNyQ5F9TK5ZwjRA/2z10gNTlXGqJl0NZR0gHz9i5BeW8x4FOOttATpmXx
6MYAYJr3jIqh9NJnBj7egw1mHiYDQAfAHvqlV7T/4p1aQCHjbAni55SMs/KYqhPjKEGo74tBNr1/
lu5HagetWi5ddpJRoBsWTO1oc84EUqZBfkvYICcv48iC/UpD0yxS8+rX1Xug3hcbHTiZS3ndXklB
BLcE6ufpf7tkOB5X31A/nAymHMgvy7kNTdwC44cZW5LnX7q9AhWN6SoThq5n4V8Ijg0AcTtcuBcQ
2yW0A9/4G4y7Veib01Qu8vC/E83nQv8s5fqr85n8Yq2/XSW00HPq6DZQnM5JheGKaeFVYDX6MMpi
LVpmsB3pURQ+VkJJJ8jyxWgxTsvff/us/eUIRBGEQPATVLd8BCRroWiIbx7EQt2lNgFxSEitIO2/
bAhIeP2l57Xd1B6rDjL+YaVVacxakGYI8x7Z9eaNoxzPcDROe8x965TjjLQ/MEGKXsGvD2N8sBkJ
FWzZ0XRTV3hGRqQwBI6i1FeKLL1BcnCGo51+Ut7u6GfzXTYroNv4aKL8pGS3m/cud714sw6M4NuS
3dedCbP73mxGLo3lmUJcCiWOLUKkCBz04/9d/TQeS5czvX+m5Lc9HIJKOXVRt5w/MeF0g/rzLRRO
N4xSuOwzQ3KznMxIWN5wo/rEMgLRu8yacwF5UJ6NrIZh5AV+AiXFQusT3rAI9JpArluw+T60f8bI
Ks3Iw7pshRDeaqT3uShe4xnKfAlvsIA3iKDaas3uQ7YnvnrwgSwkcfKePKui95fhLlV9bJGGK6mZ
TrRCvQ3S0JOQEMzstjzJcyVi9yQMF+DY51wMlzcrkI6wQ9kd4howao9TvGPoOMH+r4fom2pyzZfY
scQKoRQ7f69n2BbjCFiJ7JvO5pglG/u0uifPSaSA1/w/oSx+FBPvmBU+urvfs+BwdauZPaLK7kx3
41b+UCc4T7PmsMXhnzp/9mMkHMPudLVIbAbDXqrXla1K0c8+n5Xv2Pd4OHkHWxdhGuOzfgCwHfdP
XZqsbVDYngUMsdknK6oiPwv1JHQ6u+YyJ+cduQ1sxrtiZZbZjb4njE9Yr8E4KVvetG/zQAvMZihx
l2CJzHzCJX5sWMRzkzhPy8tRQXtvljy443CBIRfCdGU5xjdxgOh49vaqwMOaKbL+VsaQwu8Lxw6D
9bz+e47If0FvtfTpnZx4ZHIcDXtyxzggPAqqLlciPWfjzXVEaFHFHTSbHWOCYC1zrrq+Et4x6e+M
ZPxigMUnhMNi4ZeRWLFvDCH6NxAtKfSYe8mBvm53zl9eprs+I8V2geCZTrBUp/9Bgbm3L+1+wXr2
8kUZkJopZwXPfV3DTaUKGEXMK1VPmaNShUHEbUW3tuDDP2exvpPAuG/wYk6h16z/qxriXXEM7H3L
FruSxXlKjuQ45Rv0ffUshuP5BS7+ha3bBHPYZXdc13tVEN4gckiNcM/nKyx4RmaWPiEnBTpoZXR/
7fE+7ZqqgArdF3TB0FAxBmJnffcrQFrMBXfMh/6nBrpAJq4oWR0EK6QDAybt6nHiEUkel3LE4ykF
Qg7lK5K3Ca3vbW0MfOxxGE3ntNLZgBvIn6eWI8odftnjhVpAIWtgu0Ps/muTHBdSDCS0HvVoSRHM
Taf9hQ29ma2hWN6svSNJDdCSKIcJWeRWgzpdSI7Lulxi95HzALw2gMVHcFCADVW+cll8fiy5++Ld
rIX8mlEL+uDZn9uG4tG8dVk+a88Otxk7uQ6ivdnAogLRcj9A1HXeppZFsoXaZUKT8f5m9sALmteC
xjzQoOpAPy9Fmmw5mJEPteElg+A+YCj2icnrXixoMqG9fMKf6z2IgAI/Y4eeqAcoGUoAaG2HI/wR
lyKATVqSC68CAZ4RilHvHWJU98z/WMVppUYA66RnXLgVAw6mrjRsjdI9ZRShZeKLdDC5rYijiNpG
MS+w/hkbeyLidsMCMjw13TCMb+c3MBpfjycxbCe5zg9B9vvXWEEVBGUg7ohGAKy9tyq2FuIx/kOQ
01aacvyOtjwM9cOcdTNFH08b9HCb3zTUKZbk3sq7w3YxrTTjMBXVJ5O6mUca6MSUzkxYyPqutFfx
3tqteiQvMBao2jEpO1y/zPCX4oTpZoKAyX2p5QdDBoweye0X5hDqccZpq2RlDApFd68LOCGWkCA2
TAgskTL2r5DR+XlBMCD+SZ22uBSe/5tdMtGxvqEyedCuXcmPlMfyUylHv7JPkzEB8Vy4I8jHINbM
Hof3sHOHWSm5mXCr5JJbmZyrHOen9qGrezUIEVW5k09+sRr9mEYvAigHlz4wlj+ENe6CXQjtQnGl
eYawv0/rVKphD7V7ios8SdBoRSiT6h8lEIK9nfNFAJofsmtqG1kcx1GhSoQJE6y1blcQh6qGplKC
e5qs5yvXd7XyZzB/0ha+41xrrQ7bR6lIEP/dNCS6P1mofMUKm2g2eHQaRN3RiZOwforck+vVMZpj
zQW18TlFlywY0otXye04SZCfc0U/jIlI/qDMhjKpt9KYe5TLia1frzauMryNrVXPwe2CzVxU2gFY
ltvu3q9Sl4wUyAEKb2NjWbvXvuRLPeKn57i/OYdpSvtyZiNwdUWzk5zJRaTPb58ozGKPGR9tQ4no
UAEw14sYmFAG47Ku2kmGB4hJ43IrWbveofVx/nsXbin08HfWe7SWHBzr5seuUR/2WtbJMJBPFIjI
idy+p/hF/th/Tyu9ckc6MEbsTfh94c6GMaPKx0GvxtFB+I0CDo4/ZFvQ+1+kv31o6WKbfCwgbrey
zZdZasSXSCKEiZ1XD519A5giWg7t6Mq+GupKeIxL4qnUDVpZZ5DQ5s41L210ezUW0g1sdCBH449g
r9hj2aeb1eKUJrQCHa2cDuwMF9LD3WSuOsjpMC/xjMEK73wxhaY9yXgdpBTT78cDSSC0HlwQYIKf
4g7SfuKd4K+8qWyvOE/xYKkcCy2n01NTKqJwb0n1hUbxvy7Qh+8+D9Tl6msbFAy+KeJSgfyg1BHG
Oq9gJhfGnXKZ2PrdudsnWlvU8xGe8jcgIIr1DYmE93YebzGS5hIHePgyXM5QyFs3iyE7rGU0YoJk
9C0NH7H0xKP7s5QYUTnnblPK6wqNcwVC56BOsc6bi9z1+dNSLGi6VxB4k7lYnMq7Lv9iM5t+fiWr
d5nTVlt4x/eCgL2+jEW0b+qoREFjHpalHmckRt9pELoCkf0mbECavxSeiCLe7koKzF9HFjvvIy6t
d3Vspeo11iqT6uSx+oBPf4zYGFTjZImm4oN9tFixDAnGWAI+jEA6maKFfmgfhzqy/3KrH9+cRq76
DnDF1IU7vBQNGOHxxfD6sw1L4DvtZMggrzDL0DGcusuHtI2I+OIdI39KLXKvy56h8EyAOadt/bWK
pO4hlNIetkZW0nX7UpSfy0+Koa3z/fvqwJ11otHtBxYiIw48KEpokk4SUYRLINEDtZOuFKw6GwaR
BpholquApuauul2FTMh4DitxPivEeWjUOI83J8/7TxHkrLAYISzkamg5zAd4zxfyu88+lSiIYOio
cAJBVJkQC9MaX5rr/XhTuk0HGy1erKd3R7IpM2HlxRLEPGFgrqWqDmJF8HPYIJgMhJA82UA34QvU
2CwZn3wK2Lt6Zeq88zpOWET0B+zZB+DukkClGLeXCBcGyExfggiuW+NUaUOpsAPDSFwrgjcHO1Ud
k/vlTjHSZdkL8NmyRhkGZdHJqFm3tAHSFlb8SdH8wWK5IMWbACfRxN0etRCHpt+ucTKjRB7UIuuA
BFPI2vkN/2YOgaElbH3vSrwUXiFtD4jXJhC+/mL0lEqVzb/yO/g+1jW6e/mOUK4n4lxrTPHrziOo
t0PXvNVRlbjgkZwkew2QFS7yxDoUuFBCq7wpVgkGNPK3NhNwC1mQysVaqEVCrwAa+Tpvjpkwlnz8
XQN4/sQrgbIMxePex+zAky49WoS8uKIBGPm0Xs9qRjB8BayN0iO44zZoejjMbFcvKZz3v9rlaRma
qZv737tfwdMEqJzsahNVnGhxlv6uW7sNUm9whaKpXw7QyEG3yj+YEuIZT0SBj7TdUg5FTPCpwBvN
vzzFAXQzysNZKXFsywRqKtLl2K7re2uuwL5qIxhK2n9wTDyDEh/ey3hvuFoq75zSaZ4mLCTH3eRg
mbyiYbMDjdKCwFunnaB8hbLDqRcJcdZzr4qz4xA7DijdSU33Xeg8OxakaTQmmqDAfLD7lD4W9wtz
Mlz/xuN+KRIcRrika1fF+61MRN3z2u0r0HBqNn4vqcC/zybUJG+QNJ4Yb9oGsmuUJ85OBp/VPpWJ
wzbq4L92HgLo73KNkZjK5H6023QKJsvP6xZXSDYUyO53SCMF0NbGD0n/L0uE7oF6OYgPXCTWuhaf
QJmI2hyJpbjNBhkwHOLuQdaNVd/3FeyKDtF59OKruAKrRL0sFv7nJGkY6Qhi0QYIXdO6qYlWS1pN
SsE4s5f+Bi7Gn3yoKIjsZf2dRyW+QhJK90lGgTCuFB/UArB8G0Uj1ZCYa5IlB5w1UchdbBYK2CID
4uutCDIclsdpPBGFLlJgoa/EXYWvMYTPFm2gggNXgjGt0Ky3obpwMzokWAgdzNgB+d2YTRBcsJYC
JTau4On63dv60PLKkSJAGSjK8yb7m7q+VdojqkMqAvKTs4gwlBXxgXLTHpQ+rgF9pGY0SUDfqtfX
xppdh/oaufWT/VU0BUU9NrADNTKLZW1n5ynchfORZWExUXkqQLaF+uuFOZOMbHLkpTXGwaqHkKRp
lC2k4sXGPe+yB/vPmp2vXURGEg/EU1DOwbOcjxdOqgRKqH0DW9QN/pYlLpvkBtiYKhq+VOnajeds
KHcSi8epzG8XnV8b1rr6aku5675lvEWO36vnD+NVL9vetXUHYpkPx2kmXNVSFSjagqQVkPtME0fv
rqlnJUynTmAgxGLnXinodcWJ0lYBHGEseY7TLBePTUa3AQiI4/Oum8nLk87oPsuVFja4AbDBrGHs
tawQUl+Y/hz6QiDl/uzrKXOKc5LkruB/c/FLlkGC3c8+PdeWXCAS4p7YleTq95zVFSDNDAGJtjf6
4WG1n1jca8yja+RwiEvtJoo/wY+jExIaXXhlL9sah1pAm4kRCEQLvmHN4oLJ/t+fzz1WSzRpSNuF
TpVD2Vcy1UGN6/uCCUlgVWOWKAxJQe+bkH2otjy1IpPlg22a9+Sk6NElBw1Qd4y9pwn1MjGezryM
+xBE2JTp/w6NvsTC9p6fvWNLM+3mhDDZOZZHlK2+bJIo1eZx+x7qeDDXjmN6bLyuXwbJNPpiKCWc
g7JcBcHF9XPzA6F4+YURuXlLMrgu7FfGt4tn+NzNclD+8oIV9Kbp9xwZD6gwou7nwAlYUw2b98UP
xPeuc9Lqy06xCZCdWlEOe5sjJzpSQ9ioOh7EWJQvj2P9xqOGdGfkvFufpYBgfJRxBZXYCQq7eKT5
d0bKUjEPZoNDXCzhchn6QirVjCVb6nQpBShXFs2KC8yuqo748Ylf9jmWzPXgn0Xaz04dL2bXt/8A
wQuToCEvTGilnqI/iPUIP8+8/esYHiPT1AdrLiznK+y79Pyn9yzRm1ZYSi7mafW6VEqPk77uGjfH
3FSlD63zHT0PMkD/Kg5T2JzQycVw2Ntr3POn9UtQxB0pFjxcoZxiwM6w45YUPR0zXC+unFaMOskL
0coqlzSRRFdYMj2N2zHicByl/9DHfvaZNysEwfh4ydkiWGpY3R29gOS21WFxybYcQ5s6+8MTT6me
mc9+GjIIKmJOPHNsTAcUI/nP0Oj/9DFk84KVD6jmUkHX6Nc1CS1G7v7GLa1koVoN/8AkEPejF0iG
VdUm05A979X3dzMAUdAxEPpkhPBHqvhWH7f0ghnXpiij1BDYU8pJ1/DxeSr3z5WUD8SlkrLOSICi
TK2l5TzT0P/IXSXF0XFsyCYoYyJ/VrCAQqdFF5xEZjRqGsgUoZ5xEfy3LBne68APXu4l0fR1cg5w
OjTDQF+sOEB97QuRi7b+oZ4X5dZ+MeXAs7Igb6B3/v0j5z6hTGpRSJdJsRyaMpMipOhgcJyuU8cd
gtyUCrNlzixviYhM8raubwx3fjrpXIRMu/Z3flxgXip4KTt4ZGBiYdDTRGjbGPwmGOj0eLe0Tveb
0Jho3Dg4qos3uz5+CsZ3xxV+3/w5y/7gk9AarxeR1dAyxYGmgv38+QHrLZ9A0Jvc8RZbHoMfqmhQ
M9GyCBRMqVau2E7cZSSBiFi+HG6aemH3PgpbFyUPVTkn6O5Oejgq2tkhbAgtDUXZ6vVt0UKVCyMn
2EFiCx064IJEy0SpLgTXtheayQekB5YcrjMWVXILKuYUD/EsddEPKCND37LxbFF5bCEN9hlPL2Up
SDyxeBBIn/Z7UbO+W0TPW6X36XV5O9m04oGRAmwftDw8oix7YlfNCpVQTMXBSRyoDvUF0el05AnM
hQCQqA+R/6f89IIY+Wt4q4p2kcX1QBytJ35k4h26quP7Hv67ZmO4vjCoTy7cWSSuM+0j5jChdQ90
46PBK+8yfD3/0BTTQXkRSI9Gfisl+TTrNn/wRa4PjwOUHgnpTQWdeWxerhAV1E2xzzN4RBOMV74N
0GFOCLjfClczjlluHCW4HDkTscSUDH5XK49ZtLHWylnJGzc+UYf5ddoceMl7HlUVASufhtDb3ItB
ynA9rj0Ds0HW8HWugAe8to7if6YKqnhgTKU8iLdu4PxLeQaFHG5prwcRoiZgpCO+KVVZUiuxYi3c
D5inX1oNH694+DMzeI41gnt7KznKfjfvV0+jYCNq/ckeSGTHwziScNm+U9+QGGxl+LuJHiacmp28
Vam8i+sloB+b9FbGpXhnN5t0AUKjK8HlWrkqXfy5NfTgnBMeL3cjL7TAiV5gFJDslxPDmnHxPK+P
PdKdvmnmx1KkCVU340bnQ5OGDIwyGAr9vEWg7/ecqOUaRbmw4dTH4kvI7IRJuM/f/YEvNEqSTjiA
bGyyePSpOiN965+SGzSTgukE+JCQ9CNUTUZsiFPSA8imvJ8vlUPVocAoyRu1RwPnGmcfri+T0jIV
0NiUAun2+2obrEMqNnEjEeXalFfTUEfTH9gHrv0fjhNjnBafAZ8cGTBiViUHp2zUmoNu30iiaDiv
/TFpfWLCq9ADQKoyXha5FtBVdmKsxs0i55Q1TwKr4/BAWIAO0GqagLBo9IuCSrpNj28T+cXJ2Zpy
CfodubzkLJ7hyRE/6atEOvNmvpiyOs1p1gPlNemZjJE0zc+dOX6Os+L77DviAutwtRv6l5jnyt7b
NfKd1S5SuB1HfZOGksBBDw9+y2FqNkzZJwmFWeHmcbCUAvRtMipzEhIh62CtWIgYGkBSpZfcTFaI
5yp/YeDo1jTc09A2MKTj3aIII9XlpShg9krVSN18ttgogL2vCg4nAVEcRzEPVMagAbIrjZil0WqE
FaLZcat9i6JQMuiQntfNdzQbn1C+ijCGkd+wkbfE+Ksm6q5lE9tPhz46+ZjHXVpi+ApOUhtr4HON
WIKPmueWyXg1FLPjhcg3juhQ2mhKaLUjYFKGQcoNwMRb/uaES+FDmeWfHTRwGdziHhns6fveaJAm
cTFRtvgi+9brSnaxMdV3dQBeqXsBZzAaLFBq9f89XgNJ2UcqypTbIDIb5T5acMVXBoG4RKaJUtYT
PwexVK3Zm3COcV6e8sCXAVMzkKOXzpve5aUcRr4/vy7shtGYwuLjlUf4gtfaSJpiJhNZDhZE5CCF
fRuO5aJqp4tAvSL+Yj95v/7KqKgQJp9njnODRppp5abHXvCpOLmpohSg+JQuo56Cs9zAqL+n+pyi
WIks7sA/vyUFhdu3/rbg+v/mm6pN66zeJ4v1SUMVbmxIqTs/LmiWSs4pniGjskJhFat/n0Ilq7Q0
q1m0CrBs8JGHTrKPn7qL+wt63lOWUFlgBwSkbA5HJnZ2wUxa9y/f9cFtDv5oiQyaEdhDCT1tLpQW
5HOKy0w/kAJsTDdHAsmnCGjNUMvnwh/78JrN36+yZgsyV+V7xC0auj9F1scaE3HsxwbPmrU7D44A
mCDF7iZRZVIX9OFvlKRDlbAWuCudBSg7lRTKja9CBM0vpSj1/jflUKDexZiqV+COYABTgCzNP70P
IE/F8vzPND2Sq0Bp4N21olzFbVDteAuPZ2V9ZOISMX//I/C6TgUh0I8bwP7scgR9Eo3OFIN7fYhv
Dg5yqenjgVmAYxYSMrM7RH/nckyi0WALBamuFZ9vyV0/yI84EeCqwhh7PCs3aNfeyE00yrjFo5TN
CbuOqG74/oGgsj/2UQJ0sjh1T7UKTt5xEOCwiISTSNi0xFlUGQOrLz9Id9pXaoii0L0SOFWOg5n6
G8J0s8yVvuvwq/TRTj1vMV29dLXncgsTE7xAC40y7e19LKoFrQP9un3ajcrAqtsqXqSSKg7hQ3hi
EZYjDmChvmjk2hcLuAvOFT/VmHlcAej1pH/0WWpe5ptOrSXLULTichq987t5lrz+BEVXS08EfidJ
aeNybOfdfPmyhtumAGmkUy9zeh7JpBR+6p7uwIxzmEBodmMMJmXNEdtP86Wm39h8R4S0LyFvC1yO
6qrM3oq3h5uUDHmAQCwmaAKqlsTruiGkeZRIFavIIOOMp86Ft6km1im+AeM19CDxkvHnByPdItxL
Fvuk9WvxauScf59DM3UhEqnONzx9vitlttbcw2UfJD9n47l3pAkhB8s9U1JldLdwvTJORzM/28Xk
vMxeAdT/JdiB7WNHzH8qmWluZa2ZLk4beCf/TUe9KF5efPm0Znte853T/LLFu3lZ2MiDV8sg+CZM
vC3AgvVz2DvpKhttFM2FefBPVW53LabyQvweWxsZgEYLfJULOioHm37vfQoZxOIpMddD9rBKv6n9
QD4IM/EurpXh89ory5xLR6XtnXfdZCTlqnm5hjrzSOktOKkUlunPPjdEPwn7rwNHdMYG8URn/Q85
yNu1VBwdT32pe0P0KK6J/0g9cOT/N2uzVydyoStDbPhwrYA/yEdE8HMNQgm1TFifG/JwMCtG9iDe
stqTBBVPuDxr0jZxS9ATm33/5Z4uC0kx2S7q8HPAPb3nLQ/r7cBXzCWcMPVB8QINjl7/s7IA3k1v
+fBzojWurrqV1Z34J9yzxfEevfWNBO8UW7Wl78G14SNQ5SOIZUI8Up8Bg1FbJDppcvczo0ew9Fnf
Xjga1LXMT2DTeV/zQO9PwH09+cqvkCpKfs5mFop46rR6PbyT5zDYag83m104ozKP+4Zmsicl94Ex
wAZcrS1l1s64yZaFLgyyDCqTh0/aT6uC6AmdAKLxt434lTDJHZweIRwAHE1S2/TMM3BFMYw2CAWF
NIs90hIXbj1MEk0sL34oGUEqEdbseqtAM+m8j1RyX7Q5NZE5jgrJqVQRY4F0AVTNW6pzMiDU8ift
oCsb7qgPcpo+S+v+mIJjdh0GeTl0eSbTVyk2i1DL9Q3wA7Tr7pCyR19+XlZ8hSgr33dmZVeVKo2J
2hJXHOgZjJt2D6/no3q/iRI94/GBeo8aGUtwualV6DNbsRTKIdkat15ualbiWrDZvxOciUCW1S4S
mRd22LqtrwvrPh3BQ7KJt0SBSQB+5XjknAEga3/CTawKrGo9J6pnSKd8Wxf5KyQcc0HPDA/G89cw
m7kWqUC/SXkM0rc1ofOMfNd2utOW55wudEADiYV4fzgJDy1Gr2cfijpRjtQhC35x5UweVUMNBu8N
LBrc3ky53JvHMXQuRbPlhKrMZfohwDqjzvqTf8HsYCaJW/giFp1+tQTt0kULFiVb5rcaWpqRDJlB
mYs2xCcOm2200VILqwjTYVTRok70QhgplrzHdgdZu2ZCpi2dbUbdz7xGSkf90AeGlvrWxQ3WPRxN
BDZDhZVbnEI6PcIVEXQUtjRDqsBd/b/8p1+WvJXfUevow4iwvJPblK1qZHQhZXGAteze0XpkDauU
I0iCRYyjd50OQk4fnypt/wBQarPurvkOOqo0V8oECbHxzAMS7ergjbymirIPjtZhjlaQc92U1Sw5
IGsZU7FqDv2sjx/48SMyyih2bt+OBc/t5tWJkj1l0vrONzSVOPfkJCIgBOweO6HjwBoAli/xN7XH
jylS3Cxj16yxwTTDG6VWlDUF8X9z7JWwFiBC91QsoSrvpxhbnCKybIvxra9hRE4WW+vLj0QDQlbp
JUnut/nFEVtbdp5/hoDglpc/YLHTNn4XGeRxjSRNCzeoiPcznIXJAiRrT+1pPB4m5c3qYYwZZaiu
0WgpPtQjzFoYQd4S6B8B95lM8ZFFdsfIpiBPV9v/XFuqc8EnOwrwkXW/gh50C+uVr9heL3/MUW4f
wqtwwHo8mpYSzIEFqUIJLWjS+R5L/tRkouxvIZTF4KWZDM062hknxWI7V2ofPCFNE3AXugaAjnTc
LD1i6jn/27O2xum5CllYQgzAewktRB1KXARQve/ZdrhRsemTeP+fVsQePHMdbLh3lh9MYXYbtZQa
P3qLzQjQRj/bF85V09gGs7f5I+2R/hMe67CqnBIBBpYD6jAHqa8g15XqgkubSgNYzBm0cSwSEUTu
fTWq0ACRXTK8g12xX68Km46BbBUUmj7x70/BXqnOAwBmD9tScLSVYv4I9WAacLQV6xPCKcG/jgHH
Ay008VE3E6EKrc9W0JFI0+1PYxQHiyLG9ovrOCgaJJUvFanflA2B1QTBnHTqc2KULmHoMICglGJY
ZQ/35MYcSP8XtPLY4tIUN9VCT11e4IpAo22siuyxaNPlzdhEdy4OhGmcMQIjqT8C5icKf3oLTTMs
Qhk1SSrNDyvsFg67XYpztTXFVM1v4LJJu3Cx8o+Uy6WD7IZ1qty23HYS0eYQ5/CE6UJk5tgGzN44
WS9YNZ23APDyQMwEZ8ZQMZNJmcR7y6udLZ2NeieVLdgjYIpLJys99y+poVSeOc5JWIVqR6X0bfru
GMX3aTBTaGPKS/45N6eo+68Irrxn6rx40KmCVV+O5L8bHiK5lBtBUcm4gDCAWnT7hZI6yWjjocJG
QTr2I4Td2BK/frD6OmLZX925qa9YT/EeFT9vdJFmcfGd6fMJpARLWeI/WgzEiGtVpy1h28OYfVYW
8CzlBft3b3f4l/S1zE1+N8FVnsordo7wKnPj5/0eTcqh5LfFgelGJAaewy+DtspR5Y1pP9D2Cf0R
WYd9OnOoeh15pgHFNRvx1NfyKxq8gklnTH3b4CpgwGCJweC6TuFYuPLkYM7GJqXyWSMUAi5icGIz
qVpbaZ/t4Yf2UP1LON+9yC7YBAr/rjfiK3U3EHEDjwWznMHGMmC/oA22IdLLNL2aaY2k+MN8TlWf
VfFiNEqjLWCKcwUkUOnOxXOp4jBiyvu0clkLu9OxgnI9d/Gm7kQY9GsRIdqSCn7xp55bJbxQu+rP
rROO8YUtnEgvtltoKCmXt8wcWK5fFggGkaYr+0mxjqQmRwv/3OZ8ta1pj9+244VfIbWDPiFVICcS
J3jOtex/gvSExpnDpbtaAcP61ImbKpnA/WFnSGk1O4FthulyuKCcvmRZgTGq4PQOzlduvuSDcSg4
6gNTIFH+8qO/KuXdhwtjhypwLQ3Fu9IhqcpDQi2CTTEzVosrErD6hETn/fBCT5HjCtcbu5FP2JZ7
1OhV9rNdHgxgFkiT/p84x3gAP/tERk5Cl/fRUNpBje/qPIx0tJHS00a0LVAXbPuXmvBVWNQDDKL7
ZhFhJckmSIofCYyxnWCWzZAALRRk3Uf3NpRNILge/LMnHqoC9XxV2JUNJE2TtH126TkI+WIFxrJp
AOhQQWroy2xY0VSunnB7/jzywu7Jz9tGSRek5sGBJ/Np9bfHkfga4VIFoy7XizMnS8dmfs3E4cM6
Jyc50D7Dhjyje1D3vwlh4BxsFjgB3otoAR0rSCyDAuTzDS53Bi3hTwrqJ5tE3fGd3sfspY66p6xO
J9hr5w5o9DyqbVybK+dtkk7p53KIhhsOl41E9gfmGs0TmunRzndrHo3GLQBF6yxnwOY0NIq8AtLe
R3VR1YPEU58iLLxo1hX0CIJvBP262JKu67r9vM8WIX+Wdk4UCTA1Ko0WduJ/QQgZvgF/e0KF6KqZ
UAmrR7tAwBuUwFx/y8IYoO1HUEiMq7/Njj4Yqx4OgeKCfDW+Wuy+3AyvsnloStgidq/THkDNvodF
xGV63qQffFOmhvefuCsgidNnZ1t+We1rv7BK4TBS0za73XdNEeDVBAGBJ1Cp8zEA+PaaKjSBZT0f
9UrtQLUFF9Orj1DsafDxPa875z95h1v3HUxN7ffLRHHZvtN+twWH+c5np1WKeK7EGNWFcddzENnW
1dufN56Tl45yIz1zyvbOqkSA9DgExN9QkyAs/yfR4OqE8wTtBOyNFHzDpZfzIPJ0j0Ho7w8anmk2
VvioqA3F70JcTtU5DiBU3UrKs885wpqyK36z/l+aQExzmd6cMej4cwNHcn/+DtySDoQh9EcYhX7k
OTex3k5M5FvjWcZgeaIRYSlTvF70fKemPgVWahlQayvzcbIYB+AXkjxVImp+KHfKcUtw6voDfP/f
gowW35Dkij5pCMx/vPmXqK5W64lTvxkgJ2PJBYYBncRJplVUCojgS5x1npslLGbWBSkEDnXHRKDI
GlztZTaQdgiGk7XFHXX7Ih4o0IYFmeJYt/DCASQ2Ap8++EW7OzoYC4gp4736DNKesSY/3jXWnGzm
vdUF/6Rsoual6A7tuC+4GHfk9H1vx1yfyFI9dFk6Z/DFFopHp5wMYEIEu6VgvLx5Uv327EWtOnAk
ArbMbU/uwuqJB7km177USb3/HXvONXvRafzN74vuybN2etWVp36m7eaZiHYP0jb2o9SUx3epVha3
rtZw5IHZOYb8qGCRig9i4jyBg1SsDDLW9h5IpRQ/0bUC3DEYHEzlm/D1Me1jVpaOELY4u6yKX/K3
z1K1Yum1MwjnZwfodSR/29YIDTvrFhaHLDDhgvCSIlQEk77RCqbnvfTEBV7Cvb3zugp+ZHP/7w3u
KJGrT9RYjfRwPjEVEmxTqXoXkg+Wy6vSIdsv23Ak9uIaoXcxD9ytvjG7fcNGlE/cyw0DMJemdigg
W4Ovu8SEi2MDq5N3VfAN4yHiP1iIbUkrDLw4jmwEpYRWrThKOm5WNioFhfvqpcT0ML/TgUkG1UAu
U2dF3fhVP7wkjCzIgtnZOXrx+0y7lkgmkvc4JX1BX7C0xFu4LE0OeER2+rfmN22/r9CeWhzwD4qN
LSiBYU6020ZFhmSijQGJdlciko1Pa0zc34O24m454qugtEfQcBfDRVqrTPOo5fBlHyDiC49WXlEh
VVC7esoY7ZU0cppA4oyxx57rUIMyx+GpXBDCXP0+lbGdYyO8iQ0Ix3QnZN+Y2490w5WzYg39eWUh
530lye5GMvmV2XZLdlXobHIgDK35LmUR0N/vXlyQJ7oqy4LtV9atkAnP7gjAU3pSouRCoznkBCwP
d46TN8zxwJAc+0MKYNtwtjlbJyh96qFTKSC+6QGSx/ficqA5i2/aFTfvV0TTllfpakGNhmjFgGfI
BH9p9Mec+CvhLNWNh/aF0TUV/GKiXSj6nwxrltJ2l44PFRh8CiMD1hywz9YF/XRTCWWb8zXPCMde
RlM9pt5YT5uHty1/VD1E4GhIl44yn5c3I5UthUaypN9crIpxnUGQ32ubd8NUqtipYj0x5mrZIOX4
x33IgBacjY1HyOzmuyxivq+u18ICLhUPSEpBYMByvbBqzsVUMQUgEXMDJC6XZxSeQvQTy07ScR2a
D6HL+q71UoLl3lGkniXdShgeLPULsRkZ62RzNyhlWSWv1gBRFTacCOGoweoO3Sd8WNjfB2qiK0Dr
mydT2a7K61QUkfRj/687hCx0JFIdLIRti5bLXqeFCFrjjBwGuPo4jKXoDB5pnHhfdiG3+/mvZH1s
2/a4ScWIw4+IwWitNRI9xj5vjFvXY/s4eq+UX1bWAKde+9vSYi7WEP5vNbNUxtYNBA7dypqABoNQ
xH0j2aXATlb4IkkzJTCzwOu3sO5knOHM15XEXMMezR4mE8cueWp/+JwIAalbNx+rfurAU23K0PIu
UktE81f4s3HE+K7ucl/CInMR6UdHOA/QJlUNrea/Xlvga3scRMiKZ0aaSerBleXYPJkvYiw37Y6S
tphI/VA3VsXgW7cM5Aa7i/s5/auS/cXg4E6rJjTzWApxclx3ZCX91qRJGxocKjg1Q89Tv70cGGIC
EIALJwSJvfJJ1+M+DvvMWtCpegdFiRq2P3OQx3tHHagih1Fte2VDxsQ7E7XzY7MD0uIiltBEBySf
mA/iWyAMpjH84IagtOH7bb01saypfZ4ZAAZBUlzzg8LimBGx4+V5B5ObpGNp2EjMofVTrh5VZgEO
YEEZ93f+NPTBlGlwTXemqv9cUPy/5mUdHzgPFON3WWjLKzQFLZ/MiSSBdBnJQnQa+R+ASkW/Chea
Jku6zfCcwskzty5VTvn0MPdH+29HCNgf0SLCnKCR83Fo22E95oB+r0EXcMw+h4L8QjuyKUY9K1BJ
8LFStxn/GgeNW3kG291/7AJNtFNSuE/nqI9+bafOvAaW8j1GosyGm0G8FcQnZ55U9MrEYdwxFHPR
UYd86uu23cUz2YHNQp92LAaraTKtZKtlobzbqdoY4T8Y6XSgqjp47tUYrT6GCORDzXtD36njj0Dj
GDW9Ew0yQF/OIdkbyg/BC0vMh7C722rw2nEucBvuwap7XmbWGjttTlKgREQ55dv/J5nSJVPO3Y1E
ZWuFPOoXT/wQnSQHVETjdR/JQrFFh0kDBhkwO48zEPP6vbj74FNxf+cuR3Lb2+xgsFWSenDdlvB7
Z1AdjvpjALghfSdUt2ltIXAVDvCj0U9+IVmPs1fgmN7Q1TSPIbAT9YI4J9KBZ2BWggzeMa+Itzzo
ebV54eFqE4KFbO2y5f9b8XaqP+vStflMJU/Yiv0HLGS46gk6Pb9Unf3qzAm8hQfELfsXI2L6ftlI
nmreeswnmka5B727LWRMx3ZVoi1ScPKNJYagC24WkrB0xZ0BbbfhVZO2SfTZy4Ocil/o9IKrcGWj
VooDN7F7s45wSnEAHdmHZjmv+XqEOaeRLnrsQLAR+xaLOabUbs54pKrZg/U+xnW/1RuIXLIgDaR9
FPmrjLaQjyPIx+ehlb4WdpuJE+K9xUCLg1peUnOPB6hRr5GO/o2H4tz0VzQFkz+tAk0ji6jMFmFw
OmdHhOJS99uAynsc/pxRJymEUyUOrdNiN1D5GKIS1TCsUZxflqIbzRbsr710GhQsrvLZMx8vVzIG
CGj0vIfSA9IVx4s2iT2AIdMgVYu8pkUias+nRfA79aksMp05ay8Is4gRVGX0P2hEhk0Kftam3nuT
NZ8iDm9K/hXhTp5x6ahk+ngXhYE3fxIQ1SdEmiD3fUK8oDOEVQCEOM2X+rqbb26lgHnpCKQQ+NZw
U0ToDdaR6BPGV6d705NJIndh2SIbfo5X+4TPCZM96JkJu4B4v3uwQrY78xpYKf2mzvxHrqcsWCwh
Fq6aIvUxhKk2aVMeEQUGB6AA25nb5unEUs4UtwRe73cQnUa+qNSpBaMQfp4AgVDFgqmt3IEqkTiS
ZKPd9hS/5r7gaTbkVZ5VSqF2J6Byevpk6ryrhq20EfxskSfM19Vpuog6oteR70NTKWvMMUkfGbVU
ifIOsRYCPeG38Ab+T3N65OErr+YJ0yA0/EosGYMIsmkf9V2lIZVjCvcAROWYn8mozUdu5xI3FIJv
GHroiN6FPRHMqF7Kp7vLwtRWSHKs/ew2xeYzgH7+iC7pKsYucK8YKI2uar0Wnl8vj3FYre29cL+8
g+cTZeD4l7gcjVJ/skgIz+VLiGSvYBsNH0g28Ks38kaDTBb0xnrHDh0//ZYp/UuxvHiHitiqgbJF
swVa5V82ujuemMZnYjtpwl8PPE49s6epMV5Dojc+ohLBo/M+uSX2Vnn96V8o907lwrhdsZnza/uo
S0u5pqQqoPAAIUzgi33NfLfzxjomIc0XvGrK8I8qGEUCIr+dNgOjKCBIdf5XhoigY0bhcYEQx0ok
DWOqM21F+1qnzOMaL5PiW467Ejx462irWHI9DS9WRtQATCH8afbwodq8zRtNe5dWkzAsiqX6pV7q
iZJ367VC1yEeVJJ4zd3cdu6sMqbdU8koviQUWzvyeC1zxF3lRHg9pKbjm0SNi5K6+CjVqkGQxTMe
7hY43QwC+LEQS9QGs2fHRH4jTCNyKiu69kfFWERN4xGMiNTO2W2WR7rS31DfFWAMXHvaqsqShLqe
cyUYL+HVqvTiyQbbO36TynzDcswFAQ6lLMZcRHYDhnikV4OBA0P7cHQtxMNSPN2gDkfMZ1ODrT62
Jp9dFc7GiVc8kqzeo26rZVrGgnOt79ZKJFw5ErmVcdgbNltx4Cb2jdZN4qlkKUrdYBAPuyCelKTc
hUM27cH90luKnjonvBsG7KYeWWSnALQgoKkVsiYdO0emFopCvifHE8IMay9/Q3pqIDjL4IrRl9K/
w3iPNO/1YIflJ88Ss/VS0Czq+u05boFqxDD5AxMFy79LwSaIjSrNIc5LB1aJgHzmYuGPdeWuf6OP
E1L3BRKZ3AkWa8x1POtWeTWKWP4cp4xhambBZ/7Xb4uNYMPVyjlahz+b7wlHnS9CuXQEh0pNBEY3
P3HmxqY8FRM/RSB5E2710cx28hAe4eJYN5XZ3/sx1n89mc3sn5FXgIoQEe3jYT3u7iJGaIfgEuFH
kMWyPbZXAcGHeTWLuk0OvKvy4zQeDBnrTI4JQPPJDv12FS1vUToTLl9BqBUPfnNQCftA8w8Z+/BH
0tFWyDvROua+e8Z6MwRzBVCKSr5caJjX5gE1kBZ9EJg6htT/pkHlDGXfwNBqGAH4J0WhLVRyZpnH
XQEjkCzWY0RbNX+dBdBM0CCnvhHaa9xK6CJoTohY4IKwBRy2msKbO43/cmPQfOTGYhdFH5yGxOxS
4o49oqK+/bCqYmgXz6NaWMhMVc2wszr0ate73TFlB44/8qPhVs8rAW/w1jSkqfMvGy3rblXnp5FH
NrjRxUEJet4MB4CvCvoQtCVWQhS14d5vy6J37f0bTCOSl/1md3W/iS2HvipKEV+14zNojDSegMMJ
3dHiA298L7JSTMVuHdShfgAdoeoLPIhICbitQoMke3N+euaXIZ10RXnwNIP6xORmwcw/l96Q5QiH
ud1tir9ue8p4NiLjTT3nAtjpfKG1r6GU2e0zP0mthVw9bQ6Gu3FXNzSq4E4vFoSt08ycW1r5Q2Iv
/3mYGIJJswTluqBbwPifwE3yaG1dsSalWrQ+nFxMbxkXhKntPAvV7pfKG2beEJFHfxdzuu6oj3nb
qH06JzrKxDr4DH15s5hdbJoCVV80FYIxTFugK2oDm/HjX6rGMj5L/eP+G3D6JKJdYPL8CduMrz/t
R+EasNbI71fRgRdp/IYLGz+OjheniB4DfxhvNT3DPbu4U4M5amqHqkCrDOZqWNCdZ5RCDckGRnaE
x21ijEgbADi+JJ0tIISIaAU9K/mj1FE9/iGgGkE2JxYD2xf8GPtb0aPgOAO9Rf6+xenrUXE1FK5P
6l2iIcQivBrlc/ZZggdxbEPjxM9YAsCqtAQC9xGxgBf/SQlewe0V15sY6LwG+0AJu4/ky09M318F
cwYueLXRXio2Pp7AHGsjRFComEdSZ/bmBxoVcXvp4ha7tS3DE8uL0c//asNsCV+GxjVrEz92QCXU
lYgAV9qsjT3IULtNwcIYcOsXIdKrWi1URuuh793tGxdE3bikLJj/dBs6OIJ8jYa5P5/7qRk3Z4en
fYToYuUAV/7dbOh7XIbtbYvjHNosHKvw/p8vaB5DU+A/06UXzLre+zrpO8JwYOuV74kmyzC64GQA
6GHNJoaRBfvca9LKTGFbEETqnijPyFeHFgw+xHuGnARFOrMgePR+oOKOdBjhboSXqCgU5MqKZoo5
WQxyko0iAyOKmhxGm2f33+/HVgZDI6rEYupdcCJoUH6zDBX1y4sbJEDzHHKLqpXKFGrXPLIiLyqC
dCC++buxJ5YHnN+mWJkEuviDx1+Ca/f033j3t2Uxk1wbAvMy1eu3wmUhDETXl9yYwfeOOUF6PDe/
ioNqHchffDbneSwWdQe4AgL47bEdvezxIC0FL4lzqKQ5oVgGYsYzQE6SqFS+7hSSFFuhNl50e2zD
z4EMI6rZjlQRGZOdbzd8RPJddXUr3QfThHmc6tHnmT1WGGPJMZ8eXrj2sg82yPK3eXrgJOX416gM
FmUi2Jxghc934z0AmBBSlJibL5xNZ2tfkLV4WwZmx+2+zHdeOiD3ejMBrey5V/hza+8tATF7UApX
GRPJhOL48Ehv2JBdA4Y2H57L8PD9u05c2Ja9JvjWrijMsUPmieFdEW6/1ERE5SXI8SbIZ4fRZZTo
7sF0HxeWLupKvhtjbOAP7cBDqu/fPpQJaA0k1OERif2vkTmRFYcnuo/n58wvHERq2UpN7DXaQ3Q4
dfpeHwegLhzO0WLst8Z0e753wViH9eF36UQPBLzcSk0vw7BmU120mDCfD7bp4gS5aa4mt7cUGWth
uwhaLU5gr7xl4iQxD1+o0LU5R5ZCcPCLO3qH0larsQW3/5K58nsFxzCM3iatgs+klvsG6iK9TK2D
si//TBbBquJNkqAfWXiNFOo9Ejso2jL/YRnTtzcnU9rRT0My9tq1+g7kloJS9pqRHvT0CraTeYDn
sWQfEugCEy153QkkUhTxuCNZhYbRagW4uIhYOR4++ghV+w4+09zhQ+zDEHW500OvzTV8bkSrEfwz
8doWyAf9Fx+pjHj+SrsSKMVQZdm36PzqyH5X5SKvM2FZXIJfwhDc1c4WH+9KCTFej1hStnXqxlIu
oc/BD1VBfTBS2Zebjqy5Td7OXnJDwuq13U6aHPinjKChdbHpYh3r6i+yrZaYL+9NXbZeReDixVVM
JdGThkAotp1ZYYdp9IUHCbvrJgUMoFMtnxYyA6emA62rVsTsF9MVItFPJYN4bp5iS4JmK0lnp2R2
Q6U/gTTWKb+uqT+1n21H6Y0P3SJ94vHeO3DrUGDKled/dUxBUiHRqGmDuuFOsDASgp7aanprYQQH
MlLY6HXMwwjLDHxIpustiYoFd6XeL+vAsQs2QQnRk/VDGY86yig9pxBoNGZ2XHyyLiRf64RS4iRO
zxZwiLje3o1vk/8NoZbMojPYTdX5Vt8icoR3nUJwnGgNelbdAiXSoQzWGQaZFkLu4IBBNU8DfKiB
cZVj2w8ut+7HCdFTQXIUNGPYw3F5JKlpU+hziTe5aafU440wh/ujKGMo2RxV7ziuEqqzO1geb9WD
jRC0TtCTixUD8sdJM6mK6mVIBG2eOqWNb3MscThU6DbirRu1/RAuEXy6SRigx+2cMB7BAqBq2uaf
AfAh24uN80EYRUMjmXY6z4hFQA/wQN9hg10MmFW5auNhcRsATBPQf5RGNBWuaJjHY7moVJDAfD8e
045Stk6/egy6+ZCeYyJxIwQ5uYzlW79R/DM+ohDsIXSNkoRe5jX0KwyaTMPX5/EIwdLq0wctcOtB
M+a4pwbwBO1/NmIiGqlx9Z8B4mx1fcrypGupngMYfHibpBtmgAmLpNeLKsfSmH2BCkgRj6Qjj0ij
Vz+Uzrg395hGcR+TEqzZu5jTLm5OVqEA/y3bS1hiLrmQFOBAy+edAsqyZC+O+wtYhYiRvU+qNqPO
eGMvcdgnRFXcpZC0YMLPyQXtSGfUdqwc3APYcYGCzbn5Dz9gDBlfARHd5twhBi+pS2ZOVd18zT18
mocuEiN5Z/itNgWBz/fy7wohI7mIZgsb0jISLywnmzRqIeh9se9EJ8zDjCwebg9a7ZEYgjZNaH8v
HiwIHmeVzaSW2dlmFablc3nwEhWbYhmaLSXW7nsWQtMGCS+XB/Mh8uRuUiNgwfE9g4kiVXNbW9dj
eVnBg+SWIKC531lpIL/hVpX+AZD55dlNXNwRfWty3PfH1nta8frYlShU4GhWfy6QOKQTNKJicZFe
T/ET1lPI61EUcv/KP2P50k34rOIhJ7pM4WI323TdnA4MsNEFnC77aEHT9ULJFezjOUaUh85oMsK4
SSSkYoYpYOLZtvomvifNHL7bXh3yvymmhtpjKl4/dKNuz40vHL2+YYjZhWRzj1Vh3yJfxI7RSE9A
p02zWRUACWl4RvjBO0Pnp3ZDXXZM+a3glIAxgdkQskMeb8Bm2ctpG0z5upFH3VaEKm53mi/y0QaZ
CQiAuxOcIcfCE5D6/yU9snD6FPYJ5cOIfx5y/5Q8IZj5oTcuI1LgVFl4N6R+G6p9ptd7UQklOVjj
uwVgx1q67c2aiwk/DN+jn3RUplByRcUK0yz+GPQzV1RIIII/EmzxYFRTX5A9/T+qbHFc8gwTsEA6
3g3CLq8Y3+5t+tbTRV10OtH3FTAJbcu6fSIA3UKPbTz01jdO+ju+8QLVaMb86Z8bx7+bGp2px6Jq
dudbqJpIExMw9HnhHwc6/eIrAjlQNa5np5mJxE8Hu3+S2K62VCZaxZBnLrYubNuDE7/lsJvfe/7s
NDv6tr67MakUP3OJQsL++Y+QvzV5eYbNREPzGt3baCZzrXZnc29ltBhBKHjkgNNL8h4RLdI9iao8
SvRrLFej3yvDIeMwjIa5zT8N+IU+JqlO/5rkS+Vek9TyigeQavnAl4JN8+iSs8u99ZlAGjmeS+xr
iwjyqzBmmoCe4StIquSzEFyEI8bz7g5GTBpU/h3RztN9uBR3eIblQ++ePxSDImfFlkfG3Mj3kehc
kV+pUFnE3XID6xfNwXOckwHbx9LqQ3luQtZs6FpkBt3kH/2Afj6JMNnQbkggMA730hLMK+TO/SQM
CQIRK8IiRFNytu9GTYoW53C3qG2TYuF3WSnH99WEkY3MgilfQnE8V2CQJrg63htAx6qXytmUDMnz
aHXQwDEh3qeSEyBLLIwKCR26fNxKBkpWoNGvr8XX7AZx8oiBSLeHQmzEjOeiJMONNfMRWrpmkklM
/yIGH74CHEnjb0SH+ay3zE4xwQpcIpTeJ4MD0+RpbN7+045EfCtOVQ8qI9zpQbBdSyxPOiY8/RwO
8m92R/s3Vob7FYcEjYt85dNfLfFKvNaN6liQrYbboQcw11K2F1Tw6UnHSCEA2VcIQ3a4nCQeeF48
dPpzWHaz4n19/kPIBuuhl1NhH5W+6F6c7yLkFPTfVJGTKO/D6GZmXAHJu51zow4xwLBmE5iq1TKH
TKAq3e0Fw8cLBbJYHlR5aViqPCFx+pHDky0hMJWrB37KuVq9i6V+c9rjj35WVaLuEXw3EUc02Hko
2ix0DTLz3FrWfdRzPEsKICf1sSVmuNgJbnv9BxazjFEjJlnSAtLRtXZA47NuE1XIck/ht4477q9S
OyBRPwF6tSR1EYTSnJr1O4WKqc3/LNISbQjy3u9QZ8bsGaNb817WelgwdW6Ttk3i6kFRDGZoCcFd
sKpY9u79yXAO0pKakzm0J6vq+Kb287+qlgCDUwoSnYzBkpqA3dcdDFqJu+ytZoaV5HPE6dWVzAWl
5KOwbmuToVFf1rFNGgtjxbmfXDg1DzoWVTiucU92LkHdgzl0VXDW6wOlGAViEa35HRUzB7Bm5O23
buv6MP3Mnm4AfSzxb09iRdBCU+STBN2NaTk=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work : entity is "blk_mem_gen_generic_cstr";
end block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work is
begin
\ramloop[0].ram.r\: entity work.block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_generic_cstr";
end \block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ is
begin
\ramloop[0].ram.r\: entity work.\block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1728)
`protect data_block
waB2SY4pvhvQj4gO+hYzKYl7L3s+a0bKFcSLE0OhiVYymZUnZ8E8IpXZ5QGJt/Rj3aoZcffpfBzc
3a4hUyXnhkmnStHJqnUeBpz017EEsxm5Iq43gPCFx+5W3jKp5hzdgWqqqALn7GS2MhAJy2PZYeg4
dpJxcmKj0Q5L/q+1zyJuS7G5Vup+rxComNH8emG/DpJXlrwWio4sZpItXvuAYY37fsM7EXeNcKVS
ok+MvY/J3ZvAKHFnU46SR3q09AyPh3mZax72biV9bs2wo/BlFtk2ssHISlcVYR7kFTh/u97+oNT4
yNK8olU+sKVqtx0AtAc+63GAkO7/uKqJYqnV/injAOa0futIvgjN6m3fsF4P6eqMn98Rwqa9Spcc
rvxmPm7c2s901mA1au8+jnYINcy/OeVN5YvQbWp8rzQO+0QG8f3DYPPBdarfSPNZ5EuVClA8Bq8N
Mf3EzZHzVPkRGG23KJ1J62oYKxCHUaegkXnerendis/ClXSXVPpqCSbhulfbSveqxQmsdcu4g+qy
f7wSYm8tW0rfZCJJuv5gFdcnko5yJAdBL+GsFn9fhN2kXl3T3SkcDNNOZ8L6YDIpdzIX3nap/Zrq
pua0vzLWsNsjVUDEW9cnlUZvKjCkE7FGpu0ptfeMsH4SSzLvvKWeFljoKRS983JiPclPxC5PY/zn
AY6t0BwaNI9Aa//cP6ljs0f74PjXsPaZuKqTC3UP2BhJckhlSQmrF1gzLfhMn4AOQkmCe32zFofA
8nOgWSIh8j2vb84+bn5jptJ8ggemiuJRzUncw2/Gy6NTlDOCftg7HCwCR4c+7/1MO2vomG7fiVDd
DqKNShtjZZJESaMnD8vDPYiig4fON3EjvcxupdPGw865MUHCI2UFpBXAC+zDWxtY1WOlo2h0dx7Z
+l+C+ruhhzsVWgtxKckvc/9aRsXcKIdj4XL0Wms4Vv2wuRhrGl/TttpYrmQKc5oHTKztWy5DQ5Gy
gp/D/1AAVwndrz/8uG/QvE2VYr4H/1K77tOxom0N7yc5Nm1bwuLZRQN/+tN4TnwIpn6LuW6XRios
fY73cCDEFptPxwJlSSD/+u3MEEK+4omt3Zy9tVpHgBbf5nrAmKoQJM1ww9D9X8BydGKResJEyhq4
+hY27ZQC6/XMD6gmlxPiw/0STqZIFRBYdkef909G6ju6CHKfsJmXE0JDwCA75qn324LT1G1OYKyw
kp1xmSdxKmh9t5no6X6fMrP3HDjUtDSEjeNcb/C8D0YwsV59CAvSUCfF7M4zrYLX/uAWWgOx9F4T
cLUFHdnGWnfCqXvec45/TztObduvJSQrjqy9VtxBMMjjFsJBoS3fJYSs1tptTmTiCtj5kMxqIxHF
qFw3dNZ4TOyL/jSBoHvnuQEhm5ODT9A9M5BQ1k/BK67uQBEzD6KMLo4BKLGJnqDIccT5ULykwYMu
Ed+zMnQTIyGKm+pwW1JhXRMWp3C/6+Digdq4qF1xRcS/yw4RfoqZbKO8d+4bUplKz2xQUgFeuP7+
/XvmEydsMIQSeX2a7xeh9z/z011FChEehZocg2UME4UKGDjMVXAiOHM+QcdxbdC5KB8LWM17q6P3
EvEJ0s35waujp6xBOdDu9BgRBTlyCbilxR9P6jDFPEu3Icquw0qZuBgzlxEdMiHFPvVDpuOL4mED
3TzIws5bRYHdrX8DKKDya3VNSOxHnSFuObDoJW2z48gRqLjETc1HXVEQYBYYQ9V0bGpMTHunbqfP
3nm3sUu+7eAqmJwFEobKwHYb2LGZEbtMxkmgeNXs1/3nYQHSEhNGVyh/Q6sRoMKL0Zg4qx8lkXvC
4DbEOT8l2FoEJNrWEGmByigg+nfEfXaTc9mBFw/H7b1ovP/QFtTXrLOt2ZEfFkNHgpnp0m/9vAu/
QSYNBbY86/4xpLQ/LlNYZ0yj2fyGUSEBJw1t4B5yEFE5D2Klr/NGcB751naPL17Cc7gWInk/PfL2
pHLXdieCrDfqs8fU33RCWHMrg07frmhlVB/rbOmAilK4VR9iF66gkxAx+cbZAVoyA/rDLmisHBaG
zzVnrz+ZfPmexmimV+UVroVDwfPAyxYopvF3+jIajhgH01VrNo0/t9XPqbZeHMf1SS8Irfkiw28C
HIESjdUnPuYlr8zxx2S4fvwZ/meyo8DcjLBxAJWHrlUiUtc49SHuqpfB+1Ol7CDNDCPUldpCdtnS
hWzvakQMEIm1xg7j3NG5a3S2gLQo0h7/Vf1ICAWu9vP0nAdieUE9axsG5z3BmgACSIpjA9tKLh7G
/mWfoSWaVwiskCvshunqoIWb
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work : entity is "blk_mem_gen_top";
end block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work is
begin
\valid.cstr\: entity work.block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_top";
end \block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ is
begin
\valid.cstr\: entity work.\block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top : entity is "blk_mem_gen_top";
end block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top is
begin
\valid.cstr\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1680)
`protect data_block
waB2SY4pvhvQj4gO+hYzKYl7L3s+a0bKFcSLE0OhiVYymZUnZ8E8IpXZ5QGJt/Rj3aoZcffpfBzc
3a4hUyXnhkmnStHJqnUeBpz017EEsxm5Iq43gPCFx+5W3jKp5hzdgWqqqALn7GS2MhAJy2PZYeg4
dpJxcmKj0Q5L/q+1zyJuS7G5Vup+rxComNH8emG/3K2XYlHUmaeJfvL2/zIDksscP0KUyZjXwRJV
IR0gPa3nShLXIp3i0qpBEIo+DXyzippAzsz2uTDJ7s/uxVPfyQ+ni+QtZihU/fqAezLWUym5cu1H
kU1pMc8HOBS53Qpx7p5DMMOV684MZuuZSH62923Y/c9zy4Ph1dH0oDGVhlYewCTsyPvMvhGAOsec
gE8P7oe8mDnF5NhPv6Cp5vqCWkl8jvG9hsk1x5ADBzrEm9jCYSSlMfdJ2BrbNMzjzAYyIVoSMn9a
0Jxv6aJbwmShA5ztRo8+5zIYqL60XSk3SL21XBvLrsG2X/Bv+flvjbrxDehoXiZLl0Mnf4Nmx7N4
p8qBjIncB+AgctwGzBFcJVWvS6ANnqzwDRp6q6rhm/HG32HW3f9uH3imQmZQOO+gUVBntFFfQPu9
YPlhJcePS/6QuJD4iSEP3lGip/l8KSlulyldfOwAj3Lcpmysl/2HAXXYBimvlANwDToaFUjcn+eq
pYYFce8CKEY9P+ikLVUd2ggzAfGTaMvUGdIRicRkaY9Q+1JP4HV+9xA/SRNL36GIFYtV54jCPciy
NhYeanljeOw9+9Boda7/oKULNBuXZfRjS/sEvS2AKXJOamlkGyLgOy+GdPnhVlTm265OG4LYl8A7
4XLklpV2UC3rJ99+fY2H2MO/37bZFAxinQ9NTG+WJnYszIAz0dx9zdZiBmNnB/meLLWC2bxWTxAu
j7FL9ucY7jkIAnt8HyvxobcZ/nMSm6lTMKEkvSdk7QFKP0B0HQubh6GP6BRm5hp6gHj8z9cFqYAn
nFJ9k1K0e0s/vNSUbUki//MhZtki+NkMyWlWMOQBFbKuuiVehZSiZbJFV2fOH1YUk4PC0+RN0keT
+WszbSfe/5Tfy6UyPnp/B+aOik11GyG+o8oWZmcEWMSw70EhhjPkaizBJ1Ze3K8V70rs2EV5P7F/
0H+lNskRwwJWMGtHDK4PZm89NV7Tx+bAAK0f0OQllaMpnSHgCoS8Z5t6q/EyhAHpC5DBjGqdNQgB
vWZEhhAp6UahehgxvvLiHvCN/O1IW4xs43ED7w6WyM1C/jR8Y0dD/MqFe0EcvvjcLSL8LhpWGk0m
+Umxu+uwLpngUZKUpearKtOk2GpF0A3LvGUmKn2Z9kxhzakTfm1eWhtnlHZKSvCHX4jqOQxToQ4K
H3e7aqOxRsx0vlRe5zrHP+PuAYeiC2jpLboQ97O8Yp1zbfOj6OzMP9Iu9qfZ/WUvkSxU5q7z+zGH
W6iKLiuWNJUYoNMaF4Jb3UAm/D/EZWvpXxHzPbb+m2Da7jJfQC8y0BCcUnx/L0NVj33WV9eogNn7
Ap6WmKNqy+SNqcfsiIoygCEE70mVo6UGmr7M7pXY0s+sEUTnO2cAmhEuWf+CulOOMgHXRMsec52C
PoXjJ/KXqfna1li9edNfMAE0tTp5IHKnBsXuD6d14Y7FUrUJ9nPEGAkEjqadq+eVUzKxrtJMb8cR
qm76jJ2XqDENfaQhV7dBlZNn2CP1J7QB1/xroSmVhYd6BETykk6Pbtb5DdLPX8B/cGvxSSdYbxYk
UQ3nrC4eQM1S2r94CblDe+2MCJ4PVtezoijI1m0BShOCN6trh6UGYq0/oIlAgb0MXpFJtk4GIaYU
BQAVjZXe5srhVUgreNfysoo1/vOEKjuqq42+asI6jZyoxxykBVeSdqJaomp4UtbVrkh3aMTrlD7k
FY4GZuIbUosu7yZjF7EPf1c5M6/1aEOkONoF3gVujRhIXmN3WbVSzqHep7t0hgstpSVYYejCkUKD
qAN35g7xqHo9o48Z2zZQmFttRTb6EIpaNHgJC3/wBPbrvN84jbbhOHr6Cj3CNhPPd+PXiSVMlDP/
ORPhOOfHsxhbhHtRN8HPjcmshGPnyh4H3cbreWlUaO+Rd1fjSutDvlQGOwAEYfmYTlqcS+/WWyey
vPneYp/Fx2JFlSQblWNcb/olNvJ6PRkxFsZkX6w3ZolV0uF6KhdDaWHbLY9AN9zY7hUCqjt//cib
LtftWDE28WyD9KL90mLHWb6rWdeI9qbMJqFW
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work : entity is "blk_mem_gen_v8_2_synth";
end block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work is
begin
\gnativebmg.native_blk_mem_gen\: entity work.block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_v8_2_synth";
end \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1744)
`protect data_block
waB2SY4pvhvQj4gO+hYzKYl7L3s+a0bKFcSLE0OhiVYymZUnZ8E8IpXZ5QGJt/Rj3aoZcffpfBzc
3a4hUyXnhkmnStHJqnUeBpz017EEsxm5Iq43gPCFx+5W3jKp5hzdgWqqqALn7GS2MhAJy2PZYeg4
dpJxcmKj0Q5L/q+1zyJuS7G5Vup+rxComNH8emG/glgk8d+Wz1LScI7QM/jPpdfZh9p2Y8AG17G3
LVUl72KlvzvTLp7n8vIrrezhGB490okzepI03DdH7uQlJ4RD5LJLjN/yEY+04QLhs7vQ887BGpNd
1IQBYlfHPD7AFh2kp6HWmm+hmAjh3dx15E+aMVQEHE2scEuncZ9a4RrWhcMyQuJaLSEjwRz6jB/+
buXZae8yQn1IOMFAX+BTiNApjXPaIlAvAp2BiwBmePsDvTKQ1MakmRxZeUhbMqbiedU4QIiwvPZt
JHST21knX67Qpwagm94JO6CBMq+UNl1t4w1tGfADfP/nP4mumIYaLf4DxOP7zZGQkcl3XKNm1UUK
nU3g/hgld1pZ41N9/Nnpc8o7PdZn7nsP8HyrKjAxQQJowCd0NFi1hMBHX3T2H++Ht3Bd5i4Tjcpc
uxXIJcre+3DleMoxakWoJ9T1eU7Zks8UavRbM1PkJ//kn9jInsiUKZNyjayZRZ3FYDpOOhZkJgw0
afUp5CmCN/NBc1WB1TT/Nn6EOiVsiRJ1cVSC4PNC1zW/PsYpktIjNrKhJEz13ImRWNwLQJ/kgR5F
Fz5xfFVZCibIGoJdI+rxDoxA6wd8snHzKKSdqsqUn2ZoAn/5yfna8ftEExC9oHBbbdYPq927kPvh
ChV+JfkSgRrLkjLel7xX1kbi2/JM8I+ueebvwgw3mOfp6HCWFJ4MnlqVVieN2RaLtJmZPgxShf1h
3br1FsRLht154H4MsYgkReLzG847Hw+mFUaEIO8j6WjlxZScmwO2OKOnGjcUqklS9jwsBt6LJ//u
PzrjTeZoCQy48WH/bqdPvJz7094+XWrfVgEm13jrhU4Ai5pmeiGHb0mL4FsiUVlNDXSUG0sgCcTt
y/ps5pzoitLNqbch3xXPkipAIqUCrW0lkAPrhO7LCYEtGcAQg7TwPDEf2pAqCSlIkOQRc5Cep7Q0
dc+By+xgRcVL5Pzg52498HSVGZCC2I+cDKfVdrYu98LWtbb/5fx+VEjTPJFF3X7eZokvwJcrsJJP
97vu3G64rZlrkiw1lxrnpcV7df3Fww47sgisgddXAY8E/pTE87g5D5VmQQCWcdk6uju8w9zgb2mo
SokQOQvLkEOpDgECIQ34A9fqWalQyv/XtaxgbQZ4qhnL6C8pW19kN/MQ9ow67fkRo0eLub/4ShpS
bKLuc8N3t4BOjoWQgtNDKECziiuLPnDXz6uEI07S7ClOt4WGGmed0UZ6UNVQzqIpR6/8FRodFIse
yWU7ff4l3e2Qm4aL6ILbl/kGrSFMovofMJXo/CzVvYAYSiH3Ri1CoAb8QVNOb/CmXRrygCf7y2vK
HR3uHf6fNEIMM/6UaUV2yVDhFgONiXcgEe7fXtC/1ZvjIMISU7zFWEp6e+C/KJVMwf1t6K3q6XBZ
3ma4DyTyEhlHE+73IqTBx0k95nJHKl92LQaKWcT2GSrQLrXW4MBkjTa1pm98Tk204Jzpza3M8lln
FwEoVQm7z7uBWrw4JxDU57hESdrc2+PSil6QYjG8modw4S06qUKLjbvUQcJuoNoP4LXexGd11FTK
TFR+TDHXPwSoL7lfVg7bY+T51WO5Oekvb0OBKdRL1zu5ZvE0X9ID+cFty2ZzKpiccRtxLX7bdP7J
EOK7PQb4JCXP8VQ+Aj/PH1u+nAnu+nOEXpxRtD0/kHmcajm5gSQwxZj5Gk2EkoJT4tM0VA3zlSvW
e5WxeQ0tx7u2AyX8URitURqfPOpVUxE8cCiz6wLQ8OL7g0pjzoTQ9c/ADeqePrLo5qaSEYiAP/5x
Gtagdww9xkmX0diksXG/083yAfhHhG6KqXJnz664fgtm0nSVQwd6pEH4D1svv+hAh6xbSgZETcPp
H7/9IPcotWHafsULybbvEwlLGltLT1XBMpw0iIHMvA3/wg9fRBDysS051hO8h+xwvzDfOHV+bZX7
HF91Bkj6hz9mR6Xntk1d1nbdij0i4ggzfRAtA6+nB5SZmiG2lVbNAXw5vU+Z20wc7q6e/lLBkau2
aJqBEPtDqaoODBaqs9/biEf/CwmpwxpPjOU6Tt9cHySAUqoJ2XAJaK46U2Yw2sgCIwUzOYJN972c
qAlgH9oi9WvtOxw+7VAF/znvpC9n1Qtlr4IDHHRCX26eqA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work : entity is "blk_mem_gen_v8_2";
end block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work is
begin
inst_blk_mem_gen: entity work.block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_v8_2";
end \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ is
begin
inst_blk_mem_gen: entity work.\block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2 is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2 : entity is "blk_mem_gen_v8_2";
end block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2 is
begin
inst_blk_mem_gen: entity work.block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1696)
`protect data_block
waB2SY4pvhvQj4gO+hYzKYl7L3s+a0bKFcSLE0OhiVYymZUnZ8E8IpXZ5QGJt/Rj3aoZcffpfBzc
3a4hUyXnhkmnStHJqnUeBpz017EEsxm5Iq43gPCFx+5W3jKp5hzdgWqqqALn7GS2MhAJy2PZYeg4
dpJxcmKj0Q5L/q+1zyJuS7G5Vup+rxComNH8emG/XUjzgcFKAvzaDKarQbWL3dLyofiWY3rkQ0ca
hxZ0+X3Ssezb+3ljEnTAUinhrE81PS4VbbBJ+gkCDrI7g2kjcb92BqL/mcy/fnFW1tu3psAea7kj
ssDYT8jv+v+3Mm1TPihNl+USz77xlWNI7UAzGy28o8v9TILPP+1kMFS/AIVTW542gdvLEjKBeqGr
IV4K6G/Lk3ZxNezpzwGh7UvvyEH8KkKfsrQRYITKDuDlj3ClxtrjMRLKx17sAaX78deklm2q8BI4
vEN5xO8QUx3GxPAbfm/vl3h3FlZ4INRTwIQZA8ZxM360ymayrWyWXDHhIStr5UK947JyIHOiXYzt
/LZxmgDrOiAffsLrkKpCBmUpJ6xXytrSbXFi+7Ke4ARZunjklRIcgV505Vs+Hi0KqckB0HPgTTUO
pO7VRGTD11TpCkVA+1MOtw0RLnwgiI4dHRNK0n7goqGh+SFh0RyWXfwylZ1dwGEr6GQgpw0UGEY5
irEZxPuPKFp62MLHKNVTLUJtkwjd+5suJkyvOOZvGNbO2wQA5wiUxTbSQdnxnbd+Q7ErfYQ17qm0
uR3vy0GH9Sl/Qg+fweMY97lWyB+E9AXf4zHE+EoIX5rdTz4OD1t4FPntCxcGwy5hCpTQPM1gBGfO
sZNZlUqW7CiBgVwvjhleYBOH/WSfkwtZwMtVvhihqzQuO27CE73uAp2g+U1oHF9Hc6sE3S0a5hCp
bnb/fKzccgmJDPTO6HqgESCBfE/bMJL+amooTaEWTF3PB7jSTHINZxjvK080HCM1kj/ZzlOBRmuA
t6dH2AAZBGTBQMUZACtslsVFiBtH6aZHk1/DfyVylk/gCaBCrk8nI8gEwEx6/rIDIrlC0ECegNfM
t9meKlnSWMkIFnsLLntzF+tG8WcQDg96K8C50B/f7E9vugwpoDKIs4iXo2oMbYO5X8zEcMiLBFjh
flAKEQn0+2lLm7wg9G15xiQOcMlLqSJteaPcyULTRGfn0t9KKOkq9kLpDlEhKjv9weiubRVw9j5t
oxgC92oA+Zj5LqCZiZVtKGN2/v+UROlJl65BYlWD0I7ykQ/oRih8J96iopn3KWQPapHUQMVfinlS
JOUe09xHkaDUnMIFQhI4TJXWr4bR8wBgvA/ZEr5D2XtOwQ8OoyEdgkie77F3wzk44TPBybcEZgml
3QRiIn0RoXY80isjtfb6JT8fhARupXb0zHEFA9nuk9zp3tgWHfeV6LEQV+tWHEiR+AH0N3Pv7hsh
0MIInBlzyK+f0oMNXAHsHizcBGRRgASLtzSFZ83q1N6DUP870ZeLPjdJZfQVMSN6+UPwH7HnxnFy
JaOeAZgnGfGZphAgphXd8eED/rOloaFkIRduky4nY/9FfOqK+F5GCdWw5adpELC9g0z013KBEz/G
RNNJbz1tu4AvJNddkbswPjZ2T6/AUSqMQ6AI9NIEHeXcsiTfyfan+1PR9uuDp/11dJEsJaYXc2SH
GDSrVqZszDHO6vZXarzQvDeJd4ZU6ua0i6232G04ilu/vZQORnoDaNSGLMb/o+mkJSO1XhBmVgi3
D5IzA9lMve65DgtwplyzjTGD31dfNLwYFSt+dphcyAQnrMh+WnnoJWDVVFcuaMEjoHDzSes0qZqQ
bxVZRvR5gf0bvA4kVMQyEy4P0VEsfoVmoIVSJnoH84HGgDSWdU4QJXNcDHN4OHN+VAtUTeMh1wKW
cWofZDySM/EQE5SgUelbqYf+YIJTBHDimdJ78qPXw/1P284djzHpnDuezRwiYmRHcBzdjg02OiCn
bBZGaCH2Chq1KKWG/868mxH/0IqN2a9Zv8y2dVut3ucT0VTHaz2gLpP2+oz+JZJhUdKywzgMTJCm
QguV7rTPPGon/6UztL9OInbDBnb7H9moVLe0RpNHUNBC/BIOm2NjL9midW1AxfCFv6ntZBQiU2p1
EW3lwe9BYHsECVV3iBBJ7TWU4N3etXR0B+JxykWdQ7pHSIVgKaLV6lnYef2foT5X5WfMSBHMOiY0
muLfHM6mfxMYFK5rNYD6ZBrBbyVK8NbFrU2nFmk7Fy6CJCxdjioGho+M4A==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_memory_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_memory_lib_work : entity is "memory";
end block_design_accelerator_0_0_fifo_32_memory_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_memory_lib_work is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ : entity is "memory";
end \block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_memory is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_memory : entity is "memory";
end block_design_accelerator_0_0_fifo_32_prog_full_memory;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_memory is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6000)
`protect data_block
orICphshw32UF2OCG/xMOjRK3MClGvlKXIDG4GKh15vC+L18apBXH5Iu8FRLWKU1MWlGBzc2+PsB
9ZMe/d/1FB/QCgy1BEHY+Ur9oVpXna54mMc+YgL71pl6+szkbf6+IArY/7MPgAh3cUsF4r4bkdbf
jxO7FfT0UHc2lEQIUrky4V2JVpjZXLOM3AH7V/lm5VvN/7dTG5MYGrE+XrQANNXrV+Laj0/HNcAu
GFc0hzc1SHneL9TxQ73TVgRjiEA4OA1qqB5WeQijoSGRdytJzv72lu2LK5/aoYvgLtElTLJKtd5x
rUAdeJlp1yHJpivoDwZRc7EoDKT+/R0ME+2t8rFQ0sMgPvW/4p2X6UTgln3BlY7ANksrHZAOGwUh
xjzn9cngDA15iOkvL/16XaLaSNnG2kYZEzxHneq01MKgGgTdNXrdL6EL2Z9lcyVv5dTpBO7pewtE
xliQ3SWjvzJOmHKXmYbocLJFkdMVv+6PlagYZh+pZXfJOizAxByFv4iaTTYBhHU3ojHhRZtEt9ku
xqcFomOSod8FDjh0xYLE/n4Jms3xa9Xr78nSFUWDMCIU+jfvCVeTpNiualA10KDgoDVLaekMAaaB
FacBYu2AO3eFgu+eAxsh6jroZpY3NthNbdpHw35q0aeI1JvtF4HuRBYO84ylWPhehrw89PmoRbMy
v2g9QYQLqALB5i54Rs+ZmuEUAsY5G+QcBwyvJc258S3qgKtZQZqfR+lLQGHL3K68h/h4zaGJCBiD
Elf1kok/cTL5+24O1RSxFy+97yDvFO3v1yIQ/5UhsiyuvsdvgPV+adZNOVN9EVAgudYR8H6A5mrm
/cypHABOGXiMaslS/QjGpKCRJ71eqJhwIJMevVFBMkgMpG/b0WV/yPX4dzg81Gf2F0p5toyfhSvh
flFKqixUNJNiUNtTl2NpwN4h8a1j+QUlRWoJJOw/zKZj2zULQCyWiLe2EcOa2LbnnPCNdK8U5egp
uWMBSn64S6Nqg0a2JLjaE9dVsnYlkg4f4xaRJDiyfwhrHjL84pX2108AdtB8MST3RYB5PRw5ShC1
6R+45+qKj6sgxyR9gD9mQdS5/DIb1TSgINhnRYlczVkoqS5lCGQEJrOpgekOjTcz4Ik5o6HgNPz+
7/VNubSeAiglbLvBDVKMXr3yMG1Lm/d+KTs/j/7xHg/2DawQDQMToZh2vu23C4g5CsiQoN6AIJcc
kKNXf2A/f5ZWwkHtoXfnzMjecSkxvOu8fd3lQO7OXyujoy4gorNs/ejaSmjPQfUqEDBKkjMKEPmU
CGNKwRiB/FAbZkDZUClShoNudxyUBeHpIveOhUCdstOWsEKKUVDPA7/8CwQvfuoieZ58u5vO0UIv
SbQ+5PN7UxxqL81N1U7Vz8opTym1ihzEEV3g3so1TqDnqjpl86s5bi8z+o/7lOLOt/V6vuwcy4Jk
ESLGFpsQ52/17ozQFnW6uJXmmBO5zED0uOa0cRbdW7UxkoOkc0PAhUy3MwMvJ7UBbFlH+nNNRCy6
lC0EybfYwL7XQCy03bi3toWREVShuV1CAivd7xWo7ewGFT6Tlrx7iGc7iigGaUtM1xqqdnI+Ncxd
lKxUjm7Q+MAWtCmAUkyw9s3PqyqLhybA/nXQb5O+DUv1WAM+8arYwd4hUD4wE8/+2dGUlw0VPkeP
Fq+pZpM2kQyf0F94Wa8GiJDf11JLk4lT411Ww71RfyVpk5yfZyfUOjoAm4P6ZAzHdyThRzY5pimM
TzHHsWrQBOKNSZhhL2yQSWrFxAg11raBOYbEoyXPrsVQFf3MEFM8aETNOJNlr2Ag26qndeGWY+64
y+CI0fH9f4M34mmDwjbPayWvM3Jj60WrVV5uGlTcDoOnL7tFEQoYDvv341nd83QAf4J8yVJjs49s
d2mpr+scSyKKWBKYzqhLbO/k9bKpgV0bkE5nIPxLG0D6nTRYTah4jH4y+FAQlrYJq5FUnW+7AD2E
gl6gkKESk9B5x22AXhVpyaXo4661RtGTcw1Jb59zCFLdOO96Uplx5HbR3L1WH5UOU7MWaXsBXJtv
6m0Pknz0gcwa6HjrdJ78DsyE60Q3JppTNAblsbSFqeqYla/kl0Mo7dgjG5taD6TJ4bdalG/u1h+3
4AiJ+VVvsYiRjPL8VBloMslcventSdcqHwGm+0mFqFlR0VqiFbB24oexJvhrl7Mq9l4IDm9kxFav
IHhVEWh/g6c6puYevAKKFQURevPk+x9OUkiV/9ON1JxtdB2G0e5zDRxzD0sMiQGDzfRfijyplEzP
PiRCjLekcHQjWgcwdzS4B9HoMc8VZmlY3ycowpK6LEUSWZjUTkb37Cq82aqL+Gtaisb7ZtsyYU4x
aZJVe30cm+fBrx9uhFNyL7RebJ8XTyCoKN582mAP46ReEtiAi0TuFrdgzWqS4SWvYvA+HbbZ2QSy
MBZqKWwcM36DQEtu9sBdA/1ko8H6qkrl9FmKVvMe5H1t007xfSJQ0DlDYWat5XyMFZgVA6PyiJ3y
0JO3Q1QWpUoLtielr+kPiJNVQcjWfgbOCnnVBsI7Zy5www4PPEKLKNS2Wyr3MWaay44uZ5RVPZyv
gKCIivOi0PKCAQPpPMgLhZrvvYgGbN8cJbh4CTWS5082Knog/WZbIj6L1RG73AeI7tr/qzPjIZEV
Efx645mjtBDpKvKy4Gx0L2+t86N0SO5C28I+vj6y118v7hQvlffBaJgwUlCtgLoGRkgMPc1n26L+
P2amdjGUE5yCAtVfBIwqbfuOUzT3CfhHcbHZtDIIA63IEMxUIce2Li/1QF3dYzIxcMddjl+LZxQY
I1qp5zb/1MfjLgq92zjMjwpkEmgbiuyNhORpos+jnnUiditcIohp6WoY1GDzTBPfuztBXTc6tJ/w
MVCPJwobpMLrjHbIKc6ZuFC4Yc9XnY2avsDqtk2lRTROV3PPd+h8MiocySHHx9s0sVnr+19C5Ac2
QJClFjFw59J/P9P02iOABhiIRHBr/NRu3s2EPls+DAcC2UFGiL5CvuagRCPjgn0HlLCnjp5dLqTa
fVK43vl6A9nmHuVDDdJQVhteFYjNGbXqV9ChvinSlgFpuvFIzN7BnOhgCCW4FbZVwFNAoxOsuEhx
9ZNfhBLylwQB/9p9N9BUuwE8KEgjRQ+mPaKoEBF3eVqwrIZ5uohzxoyb0t/Nb7o52sYiF/JZQ8xA
SWAvPDKP95th63+lyg7nJvvYoj7bPLZt11QUskodyy8tCPK/qKtF+YoX4h+M1Noj35toqrsc3Krk
m9jEVNkggvAtxicfDSkSxULfm37pxpZytd/qOAQOJFo4ERpLWimtdI4iLmSRYm3kJonujMhUqxqr
Ksf/naKVwxaayuCvgJpBht5Ta7s9LoZ9MFbOxm6rCiLseIoJFaOXZhiSzrV9Z4yNumjP5HzAWMtD
VDwgykmzqXW3EewiLwYSS9zCe5H0SMZmGnssWYQOU1fduuvIlp3wCut1oKngge4Qyp6oiZq38QfD
cx3fhLyKXy+X99TCZ1usk62aJmgdxJ7jeipb7FtijtPQD7X76tI5VVHewbwKEZ6jpMA9/BJeZ5pu
aQtqqeLy+LgmtOhdDXyWazYN7i3mEZGTo1IkMog714z68VmadWp0yFl3r82iTLTezMhPLvPfRxf3
9hVEFTERvQ25q6diMYPNQ8oMg1bQVTeaRFjp4vxckr2uSfcaTnuXYmoNZSz6/oofZHCBemqnLWGf
eGP0iojG/yzfDolu/kuYL0aIDm8+BW3NDZiX+VVZwBSIpRKGQBipO2MX4g5AQ2KLfeA3SMS+6T48
JMX4ZC9/7U+yJ4Pc5o2lcPvA2QppUMeuEJsGwxB6UjSVo5qom3AWLBbn0Dli/Cj/hubCxtUY/XsG
NbPmXIulp2LQfh2RQnJuFIoWlRULtOUbcXviVOB+fvuwd8Q2Spq1//dGxQmGgCReuiQ/Wpq/IEbu
4pnEDJxBD5WhulstlxHhf2yVvOU4n7bTwMpjrCyVBqtP2PleRlck40va/7phiCa5inzTBRfdwjyb
/Vgpged8G50h7JUVjxV9UhQYmsBcEXBuGQ2/e3EeyBtrVOKYWo8ReMG1UJdaOAJHs6RDmU3M14RN
STaYHzYnkIiKX8034UV27WYdR8jx1EXbMULJXZgm1cFoSFUQD82qTm9IloMYWRcSlp9ebyIj0xDu
lLiCn5arMb6zy1PC4PjinOeoZl35jiuk1pUB12GuFknqHlwdd9QxDP/39Jl/3wQjASkOCZevDTKe
CXQraBoglwwl63p3xw6X2T8XwPZEnUAyOmPBvNGoNrrIYMeSTKEisgy9ZnU7VKOUiud/tSAK4waU
h+iUTQQSwMb4Z6JvBorP9PeF/k1wZezDJoq3W8UhXrmEHAjI+v1pTXwwDlisQYDy8S9bSfZ0B0A/
Y55qZQK3Pk2HF8E908fgZCLjqXxauMNqelb8SrwzfS0OKrNKqsehC03LU5lgTe5tVeNhTh4R4yCB
sTTIiIM4Jui+xjX9D+VLjEfFt+uFfyY0Wqwh/P5jeofdgpNIs7VSonuvRrFiazgRJ4WMUPGkkrMy
oh+FPz40aYB1D/0IFYWDb7s/arErU4BFbVkIG4z/xWcmxRthKRKH8SsE/2lhGE4fiDV6LBGlNo/6
x5GfxbekuCJJ1jJqI5DZm00UHNd26HpYE0iwMwKvUartXBj3nPB4FvEi8x0CNF8Icpz83vkcr7Y/
5tPXHORONCnOeB1pk+D8C24VYmRcPpYOpdDk4h7uV6AN2Fu4gW7kPZoEFDtpKybLu7RDwXm5fUK4
5nnkU7aP+svWH8AfWCgfwBW93TtR1/Q5Mz4YGQZr13QnZSxVfKSVQCTvyyVZhYkUSEZb/FxeLV/1
moSqL3qjbnUq2GYGXBi7HmGtXUt8mBTVwmFE9pvsS1kks2kWWgrjcWXUDh/DKWKjlykl94s0bvsH
n9FYcYnb5Iq7yTKN2CWLX+LROCAj5nGMi1bgEDa7x7Z7lvIIxf8WNuQ7vYqb+H5brlmCGsTLOv+u
Rel81POGWClsZIMcI91WmVtJJzpgvFSB9HnezfDlXntqrFh0i5CAzWLTSRrtkVgdiAGUmlLuBdQi
0CzSJ+Jdnz1zHIcjYamy5H0XG81Zq1dgeUpqjE4r1KUf1f45tnl+/YqIgoJt34s/begGl7xA2XzL
9v2hx60rXa626ZYZck+feRN8OnoPzzT+UT7cYTCltkDB3rHAy/43r7K3AC6YQKBaVZ8IP1ZR+V+C
OmOLWlg72WEwd8/Jv2a/nzHICDG1cugHSlqm8etx6Ca/lOJERuAhAvU4dw+jHox4gTcID1Il8eXl
2s0AUI/hobyloqjS4BoZLfqXzh9U5nq6rvJtenekfsS1FNPFyvwxI78MXw0fUHAI6pQKNX3vAskH
zZuy13id+XNh5eopGgTAv/kStDugoLFA60Y3I8IVd8kJ5I+z4XEZD/4LfZ9hcjqB46k3kGDpQeXx
T7/eD/dRRppAxJ9GpgjGof3URv0E08u4DAZcg5mQ3z84ChMtfUmV85QdF3+cIzVO8y9rP7238Ji0
8r7PDy3AVY2fLtoeTiGeyNOOfQWAhqyK7/R5s5HGR/hpBRTWle07fKAncxPJr6nWPQUhtfqY3/es
9ynEtsYDsfF9IsYTOUZ0me+ze4o8LBxq3zvn6/Q1/+JOp8MpcWzOTFZ5aLJVGX7bfuHSO/V4hKQx
mns8DH/pAc24qFbL2Yo2HDIbBOYwp83iSvlN3ST+Z1qu09I12EV7URjZF1e/st92lvTME/lRDjbO
vHDOpukecjD495NfMrmcPfpitsFmKZcpMCYesI+gNc6YK//BZFKyufpoM+xerLQM3tqsygCjwFrE
VZFGTu3DL3V50Ysy8a+GX0l+KT3cHrpDvrtIHCCv/20NjtW19rlBe0+Xr401xr+ZAIh6e/+TO0J4
UXJ69S5lKkgxV6Ly4plvlWY6WqNW9Lk7lFhYYXJFrQCJ/2LoQYg9RVvJIyk2CTFUynrVjZhB2xEq
YogZsRmmQeJIa2CFKAZLntU6OminF9zEGGNHC2GPwk5EyLJAPsYplc4jGLLPwZ8PIV9wcPDqq5VA
p7BgUvNVOJK2lafs1FTYYpyjgkAzRrafrBD5CPtBFvZ2kEQjth2JBMhF++w3Gveu4Ea7h+ZBXFwj
SP+xnPHCSjLBFQmZqjQ3tMXLisxQrWcqWIMRPUBrRGLX4qYV65oHhHqneuz7KTUlX4s93xQ4Hxc2
hEc6obVlVctubqJg4ktky078WRdre4EFOkDERuVPf29+hV+1O4Jwr0Wlt5gCEs2cfE0iYqWsVTQv
KlEs61Nvh032caLge8xxP69XrY3e2ukMIMjiOBRzBFe9ygIovtYO8yJjWBgbW+ZoWWYUFvieo6+I
OwMdlx8rPy6yjNTXTnTyuW44gPdPYhsEQS/xJgClfdQtff9Lfcq7CnABzlmdm92Krx6exdGD6b6Y
PoV3RIWLKGudP+Lu3ec+UR2IpB8v2ih35IdbibEUibs5ekj17w5s3L4i/ifpaBmDPO6LJ3ErAh31
l0mUzIbSq2DlCie+7Z3fjpAoBNReUlGA7WrVpsFBlyqsSN3K8Pw1NeG3PZZq60019dPO8hOW8VKr
9LtmzuzgAOSfbO50P6dYmfObh2+dRMIE9j+mfOaNfU8oiSJPteMSazhcyZBeXyv4BbVDHO4fEcJx
UFn7oEqrr6yZ682EYm2BjQ5ssbwp4yTwOcOjDxewMwZ/2qHFmdyd/D0VL1rajBc4LI6KputkWQjx
6iO6XJJnZ/WGwxeR96+BXspgwUtYVjGsyCUTJ0uawg/5o19Hm7OcnkzXefgQVDuYJCKN0z/ufQmd
YRYtVjzmLZk1CZeE1Sd+2NuyhTtqWfi31/Hr1m1V3eNqgscaFYDkGABLzKRs67w09Yx/PHlcAIKQ
9SbzeuruYjbzMwXrCziotkJthdbUnzyA1Zzk+H7D4RtRb6jtaBncjRJDyQfbDBzbe6YBkBQcgbnt
iiDWpqeWsEn1ZeVRIyl+KSiTVKI2diAXtajeVL25P5YsJvelIXM3/ZYlHgMrPaxcVpVSw1Zn95WQ
pYplPwxZ/UCw3Lv5qVf+EYXm/umb+CZmtILYJLrTprj1aLxgbUnMcKhX7GuvqT0x8nKQygfGLiQ6
5YxHuGc2hSr2BEE2fq31YKUh6xEmdmSXWmmC/iq8wT9zqZ4rTdw1FvnDq1v52hwiSvtnQiBRnYIs
Eyz/IZGA8dAodPQL3IyyUVBMtYnSL78GpcH+z7nYEhBKl5LY8bC/FWSH6GZqm5CKe9LVKE9WZYZQ
4ld3wOTUeSMGigLm9Pu0F8NJLXZjEEteA5lhxbPerkTQnPXM1xBzQMA9YbanSQvTvjthwn2Q0nrn
BzPbtbW5QfDXa4FpuyincI3Lx1wJnOQey1ohjO+8eyRH+EE8U1A8xpk7mH4PVV9jJ6nTali0No8R
JlZAio3JfYWLiW4tzGBurj6DRjEV6X6LsCnGlv0AUxyEam+9oJKFqJFfGyEWR8L5RQejzjT+0CBG
J8ussW1MxFA+6B2qTwTjsa93hUZINw0Utcbl3BlrP3ikilCnCSof/8tPuid5OQTQzrDiDf404bnL
3ehUY6qw0hGZFv9bHP/kXM6roY8oN7kTjMzEyhry36yp64N7z2Qj5krjM0GS3vvJ+GkYHZtm+sNg
TWLMnTsqn9UE95heiMCqUEX7FoM6TMdW2CZ/V4LSCjGMKEDj8fXNp7OWu4BSIMm6mdQ2SDbmEdEn
vrtQBVdRYXSwWTAOHXt7NDUTgX9NqPglUA3MtG68NlU+0EovBcjKTPM2VNXxicb77bLxDOCB8vZC
MxusR3ehRSJDQJATvC5GBlTzRDrj3xrVd+9CIwbqq6VNc31oYOgFlJfjJethreCOvOoKdW7abo5F
ibORVgXc7Yw2auFmKSFR3brlL6SQnHrbZhXeYiy5fX5VemUR90A7jqmgEnT3qml4l7p8t/D6O+Rm
Pgbh6JFJVsCJcVKCz7J5
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work : entity is "fifo_generator_ramfifo";
end block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      Q(4 downto 0) => p_1_out(4 downto 0),
      \gc0.count_d1_reg[4]\(3) => p_20_out(4),
      \gc0.count_d1_reg[4]\(2 downto 0) => p_20_out(2 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gic0.gc0.count_reg[4]\(3) => wr_pntr_plus2(4),
      \gic0.gc0.count_reg[4]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => rstblk_n_6,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_i_reg_0(4 downto 0) => p_0_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.block_design_accelerator_0_0_fifo_32_rd_logic_lib_work
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_20_out(4 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_1_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.block_design_accelerator_0_0_fifo_32_wr_logic_lib_work
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_9_out(4 downto 0),
      E(0) => p_3_out,
      Q(3) => wr_pntr_plus2(4),
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      full => full,
      \gic0.gc0.count_reg\(0) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \^rst\,
      \rd_pntr_bin_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.block_design_accelerator_0_0_fifo_32_memory_lib_work
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_20_out(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => \^rst\,
      \gic0.gc0.count_reg[0]\(0) => rstblk_n_6,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_ramfifo";
end \block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      Q(4 downto 0) => p_1_out(4 downto 0),
      \gc0.count_d1_reg[4]\(3) => p_20_out(4),
      \gc0.count_d1_reg[4]\(2 downto 0) => p_20_out(2 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gic0.gc0.count_reg[4]\(3) => wr_pntr_plus2(4),
      \gic0.gc0.count_reg[4]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => rstblk_n_6,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_i_reg_0(4 downto 0) => p_0_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_20_out(4 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_1_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_9_out(4 downto 0),
      E(0) => p_3_out,
      Q(3) => wr_pntr_plus2(4),
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      full => full,
      \gic0.gc0.count_reg\(0) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \^rst\,
      \rd_pntr_bin_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_20_out(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.\block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => \^rst\,
      \gic0.gc0.count_reg[0]\(0) => rstblk_n_6,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs
     port map (
      D(4) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      Q(3) => p_1_out(5),
      Q(2) => p_1_out(3),
      Q(1 downto 0) => p_1_out(1 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => p_20_out(5 downto 0),
      \gc0.count_reg[4]\(1) => rd_pntr_plus1(4),
      \gc0.count_reg[4]\(0) => rd_pntr_plus1(2),
      \gic0.gc0.count_d1_reg[5]\(5 downto 0) => p_8_out(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_9_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \^rst\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_fb_i_reg_0(5 downto 0) => p_0_out(5 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_rd_logic
     port map (
      D(4) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => p_20_out(5 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      \gc0.count_d1_reg[4]\(1) => rd_pntr_plus1(4),
      \gc0.count_d1_reg[4]\(0) => rd_pntr_plus1(2),
      \gc0.count_d1_reg[4]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[5]\(3) => p_1_out(5),
      \wr_pntr_bin_reg[5]\(2) => p_1_out(3),
      \wr_pntr_bin_reg[5]\(1 downto 0) => p_1_out(1 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_wr_logic
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => p_9_out(5 downto 0),
      E(0) => p_3_out,
      Q(5 downto 0) => p_8_out(5 downto 0),
      full => full,
      \gic0.gc0.count_d1_reg\(4) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => WR_RST,
      prog_full => prog_full,
      \rd_pntr_bin_reg[5]\(5 downto 0) => p_0_out(5 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_memory
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => p_20_out(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_9_out(5 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => WR_RST,
      \gic0.gc0.count_reg[0]\(0) => \^rst\,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 7200)
`protect data_block
orICphshw32UF2OCG/xMOjRK3MClGvlKXIDG4GKh15vC+L18apBXH5Iu8FRLWKU1MWlGBzc2+PsB
9ZMe/d/1FB/QCgy1BEHY+Ur9oVpXna54mMc+YgL71pl6+szkbf6+IArY/7MPgAh3cUsF4r4bkdbf
jxO7FfT0UHc2lEQIUrmbLAXR64N4XGUGr8KZBypMyKlOi1fFOPHIpnwO0jvi7kd+mda1Afgu6Sre
T8dE4Wli30OMbzz8HZ1VzZwsBpdLk6MR64ofj520hlx94oom71IO49AZfIHO42Vtuucx1t26x4ff
PL1qf+CVNRZDSbSXkjZcfO5/YACYdJutzgr+Jc4VCuhn3mqec2wdIrKyn3aHC8IZ1RMx95NGJip0
FCf+aDql1k6gAMaLoDB09EuhOBvAHEXU0+GC0iMtd3naT4UBOn6bNPxQH7Hbppu80HKqVyDaNchW
TNSTAVWESSvi8Mpns/8ahWdIMqJ8CG0Hd5XxJxZTyU1aM3XkETga3fUuaovk1bnw571wPAE9KRFY
A56x5PckPIk9rC+pZEltMqFN9BsO1PhxzUiCmAij+GPjOHKdZ7OSB4nlO2P6BY7vdRT7a/mAVFvu
DpAih06QwkDTfRJHp7RDZsLtU3lwAOREieiXJhhyfv2yEW1UGC4pJgWRkZL2VcBcuPZeIBHLjxJ8
umsMrWgrmbnQKWecGb8EBUWbEVEzRBLeme0BCWaNhdi2ms5zpaY9b+nt3C8Rd3ZOErw2H9iUABbz
wGoAhMLvjFdnCCN9G3fdViVFAFO/OSjV6WyONpYhsnP9TatzbJ+HbLejfFYB3m7aJuHvhJkmdgIl
A4BalXzPOrkrMv8hjvmky7xCKRjKQ+zgl3CCzwd/hTXPkpv5gJayaoGzl6YkeWRh46jfNKwK4mfw
KSIzTXNqorI/wxGPROzzPdE6LvARA0xoTCEnSVvJovvNh8aN67WCba8vVRkjQWE1QmcCkKyTZ1PX
Rh2EXPc8HZwoe7JwwoxIVWyFd+A5Pohu4Z9/mm+K/A7dk57dAYGQMiFFPaqDQX5RCkLgBZTe1uRk
68VBdx7S5+JSso47zW3qBVOkBnXWtOYE/xXs6FqdxNoiYTZ5VvVNxPZ4KxZiF3D+fw6GkgG+M1sR
t2TIq6nw+DqVSMg3HfMp/eY/iw8HZanC+/w+y9uakOHy8GX/zQybUaJrCe3wtod0jl2XsHRqgtGU
fnvhmQE1lLmvH6ulL3F/KVhEJbvBnhaNm3t7OGeHzuu2LJtmthU7ZRtWAsrrBiPcYy6iz8lxbw3F
TdwnPXSivBqIW0UXE2PX+eTvFrCpLjRlCWUGm2bZCTL+Yd4kLa1uRY9EQqquDHtD6s/161tA7MwW
449a/Ejdbe7VWnlyX6GYh/CTHmNAStGoMIbGuBq3CHiYWW3wAEDS83VAeQKDydCO+p7okF7TC+Ib
jVeE+bUjjXwjfnb79WYAAgv0vvBRwBJAH2Vvz8Fw4I62ZZJrledTAeVOO1bh7ENAV9SZBvGapwJC
DnfO5HiernduhD2mn5c+ipdsYRXrqItRo4pSxKoU9gMlkC4X14nMAEwMc3J4AqU1HcDk7KelEpm0
cQa6cQdNv7WIgpQSqeJY4JcFAHJLaC2ZNUZLQSnayGQZ/QIpZ2g/Qs5jJeqE61zTBGRSOC01rbeg
2qhN8qrMLKgl+eK5n6bb83RW/d0YIubbAoBxAO6cBXJdnVUckuzXB8qzOjehw45J88lO08y7hDTu
qPzOqNaOc/WasZP3LuZ9qCrVud9RwsNAF7lB63+GZI++lfai3cc+qYHI/LlirKkA9tUflkIDD/sF
vmkHIUV+jHaNMbmaRSJZSo/rsH+fxJNdHdhG0IkyogXXHUrznPSUCDCzeB5YYKIcQA8frALyDIlu
LS8qmg0zLN3G9w13B1BVQNgBScBe4U2LQ7zgUlAyVoFqkvjVQjaTFyoDQBr4aSaERLsVDclHEvIx
bbfD2oupFK8iJXLLEsCBTwjQRJ1F6dPa0dzPI+0n0xmS8G40HT6BNksEmSoND6TQf+hwg1aO107p
zOqQOChA92pOyK8b2JG2a9CRCWT4H5930BTde1MKrfDfXV+mysPYodHWf2N5VMu5ZcMnvJb7nflW
tv8WqJAayeRN7BpjOfF11uFBh1NnqFu81LBwhIFDVdZRgj0N88nnWm8f3sO7I+ToqeHOY97LyMxQ
n9TMFVw/S6LOW/1dosw27tHMaBpsO2g9M54VcsJYVm7YA8zkC216+UznbR0/gL+SZ2bcGlFt0QBk
rIZEF/Ujtomn5hjcOxKXM3SKncUKTCOrpzHCdj1qV19P9ZysvriQCYc/tsyNPpbFjjJziG4TdFB3
xYuTFmOnp3izLW5TxAfHQiizaBdsEHhC7JWZJe7Ltqwv7gtBP20dkpBiYnvSX06iY4PguuC34KZi
1P3R9CfonDBqjQug8R5wE9EkiW1TSx7q8tg/6wAs384XryO9/lOzPg3yG1kLfYFayxLo8PozRONL
VynBwJWWheh3AXFnsm9CA7odmjZD6VKSKB4giRDNdzUx6UEJVpCJoT0Wps2Kbd8lEb3IeecEQeO7
cyNBSl7f0h2GNeOOtk6gPFiSmQ2LNjEV7tmUjr+bS6NPh5bGELiPurk/QvmGsHz1uUeMOZe8oMP+
XOj+QHmeOvepib4vHhSW5TUy+5nKZdxb3+DQpkGjX0BJv2bE0tfIeWbcNY2N1LS1tz/cRrzJ0YO7
CS1nX9+PISNKpZmrJIF6jvFelDcZRTiIW0C7WHA9K9b7XfLHHQ4I5kjX4a8/yTQj/wAu6Ya+xE87
WgB+In9Kjtiy5AIlWQAa0stT8qoG7WXba/IpDzvYJRSqFWT4a7xMyTLQFj0p7PBQCiLJYkj58+o7
MQUbpbXyQ+yM3tRNaEIZfjpIdzDIFfm8VRH33FYyBpPiSy1dY+Wjo8DjdelHZmWdmG4Y9aZQpXq+
SOG1HVTVqHCVvwyscac1iLgdpsdvceOeAcr/HvCQV36vIjEjefmbHuVBQ/n/uOsGS3dq99Npg22d
PjzI+dICQAJhWdZyWUyrI27yS9OX11b7ulqH8sht8/a4Gs4Ow8E8vcmc2B8BC50cC9yoIOMVDaii
bgKUepVDo0Idx1Ge4ORF0uoTW3UMzCtqN85/YXgEKc+l3qaltziw7WOLSd1baqQufM5S+bQQy9WE
W24YTqjW32tSQpOKu3MNgJZutI2U1mM9Cujf4CO64ybxUEaEIjcqAUgaHbuDfFIq5igGr6uXwFXe
3FxPOCbfuq+Dlz+lBeQXozT6uftQX1zz/ES8JS6HPISdzVFzv0PuWRVEMly7nvqke21nnQOnfmDK
xNjqAA0Jzhah/5I2+5mMB7M6JB9OQjUsqvNB4biENm1/imakqZW5v3XcEISaD6pCRJNbRrl4dr02
svnoiqa5sE2SAGzf0tohFEaA5hrmuGQak9O6VUO1/ANqYcCw70AWQHH6cPABfWxSI3QC+h+N+huO
KxuVs3s0hELMBgQfBL/P3RIxsbfADAHFLTqgHANFowas+jK6fUMtVbJ8gdDfN4KOBwiVpw3uG1p8
pD/dbng9gV02yqCmZLzC7OzzulRmp7cFNCDZ4vRGCO7MJlj7O1/VOI3ZJEpp8EKkHy/EIn5wKg0i
HZL63h5+5VuDbLQ9PZxHeuSiTgyzsG3xhI13zZnE9WNOYyMivx1nnIMTZvmFrvhlfkbb13T4H58a
q6ZstS+Lsi0qc3e2zUcTO5qvj62hNjkzAfyUNSPJqQwPcqnJqhdmkUH4+Sv0Pzi56YyX1Y0TiftZ
Di8pBZ7PeJh+//wov8HB6IuZvK7Toi0KjSVpd8hhDOY955KerekTsjCaVNZyXRqtOsKHqCaE+xro
4x2UnKiF2U/PR7oKvSw0mt/DdwwdtpA7Ca6XJJCxF4wZSjwqTYwz43DMF27wrzu7JxEOuvbxyV16
jnIfX2SZ3PcArEYhFmq0pbiKxBOZUkktH8mI7QVQQSkDsaqOWTwanE7+vopdgFcJqf/EX/+qSqjX
WmC7mfmxHOTUTxPb7/2tuP8zubfsvP0V1RI+epoOM2uts+W/ljlCR58i4xLBN//hW5Y3KIDlF9wF
39gTP/g728eobKyxuxbfH71rIgepG8WKd/D8po6SsELg4YZqPN/9XsTKXucLwb6VnRunzZPMv2sd
NnYnmRf9MCDY4ayliCrKMtoZ+y94120asrIAHjEvvCJQMap3htsnsqiTvN7elWMQ4wo5A2ImGjan
skJgy3CSN5xXCv7q+weTejh+Rau1ap4FCm8q/OsFZPvQC4X+JPTiWZYzO5Uoi9O0Q5S9KJDKe77G
rTCIhYvAHKH4Y5r55dQTy77p4Tvu1vDUnn5ZVG0GMd9CPtSpfvM9Vd5kPJ+qHEHg/5qyGdgm9aLN
ZSaYKga2IggdQxlj1iHLIHjzlL3nhEgdmiMiRTxDEBWljxnnGHsVF+BJghl2gMbt9g9D3+7PMK0i
uNxiDb5Tjc5xeaCjYJYbJt1AlfO1cTHUwb29FMGXQo4sIUkc0+Xin5fyQOycPzhppSUqvGvBeRLc
pHOsr9cjHhzZmffjFo9XhNnKiMxl3w0DsZTveIbfCikmDFcN32h8oFOa3w8S5H0wvMf8eM77nM8l
0rm94z9VpjmkxlICEVNLatmieOPGZBq/ILcoVx4kmeGtaGALPacyJ0PmciDC1yISKpesKZP6Lwaw
QwVkUx1+99wyQTe5qsLDtMgdYCRuPrQO3q5u/u5MD3PSUkC/cJ/iyAsm6LUC6IwZQ5Y43+P7Wg6C
IB0s4mCruJ7C5BQaPNkfRb1Mn1zX6KaRHkErCbinpC/uGLZihghX95e/bkd5pJjxqnBP4gyVC1as
SheCqUVnML0aqWNtNw2oe/1kg5/wtrVwtwJZzsoTg22xCzxYjeJtP2vKaEvkoIF+BT7652+o3nYW
mDWN0vgKrOi0R9U3z969oiNioEE0KjZPDLiiVl0DmHsU9vDuL4XOJaiCUOl83bOMb0S2S7V5MYW4
lQ7pUZrKmO0YHRyC91OavCK2k8clJnh1tmTHbE1xG2HJTy6oW/CXtp9ea4TS14xUq8Urz1tUxTjO
yQVKfIJHIOelukcl50X8A4vYO+eEDUTv6+X/+BGuxEk9TEBXFYffdIkUVuXduYjG+l/t0+fVmP7a
A2UIz6oL+mjp8FCUJqKDNPvlyzbXCydXMnZV/Pr4IroTk4ggVoYtCKd9CgzmDbRYRux9hGMHaC34
ZlUDDoGrpU1evFll7I0XraHZuf6U015pboVJtmgpUUhBvBG5mtqv8exLxdogNG2hKiLHPV4F2LAQ
aRX7xRwx2OwVNktjLQlVX831NrOXh96smt3657/ByUa+vDHYo74rE67D7GkSkUUHmb7O0PoZJA3l
5BENmytmQFeMkHhHz6vVPb8yh8aHd4v+eykwlfCcVqFwNaE7SdMPWjDR3Z915D7h9lKLV8GIDjeY
Kd6txcJgSrzOiufZ21ahAp/mD/TKnPFZ9e2E4evcQMVyWn9AJoJirmqQJdhYIERkDKHxy2/sO/SE
7wBeQcvEsXPPCcLSlDvN58mK67Txb/V8w0Gp4I9BBelPvBwWf+IEU9RcSonkQ1+ZepzbmdnJQWOK
h4cAJ6MEmJdwnMGuzOIz0zXHRCS9x5gHnBDqY0+TnOXhVKFdgM0zXojMLOOqSM+429cvWigOvMbF
4JzJ8NL4R4zVXeXnN7oB8dFy/D7E4hhU7PzgZ7Idd1xPcNwEmZ82PV2fSt2cH5CBnycBvQI5fIE0
He03XCa8ea7y9mtR8JVnvF4pGWGWt+I68aeKj/CxHNILPvdhchG7CuNcihL5z/QsdbamIoNiaIuF
8xCNxA1jE3OHIUpaq6YlKmw0aoZFOaSBiC3aO9YcnLkp06C76ezVRmo1W6DkKKE1AhZcyIYL99h9
pnuSn6uxQKz7OH4qQhORy+xWiufxP0AZy6oqSDVWXXamz0YzRdj/noSaOIMLIhQyw0aSj+NDV//U
Yspyovk1Vt8vzKIGP010sIr4SaQc7gPxflzZ528dLGS+jG0LICVEAJYY2Ax+kTOjHOXiEhsNXSbq
gKJ2r7KkrHyeJ0lNi80TqIBKUoQzWXu9eGEiTOiRnRnkwc2Exx2ijk5JPW/bq3v17GnWL8jMvqN2
fj2i3Yx7YtKjB17h/zF5fFK/T84n8wLrD1SzZ99wte8ifCEq1TJdkQe82w65u0beyrtsxPRQ5aj3
7ozlkVMy8s3OyHfQqPzvoFR2MLHQS9GQZZ3VKu3cF8hbqWjlHBzvCri7pRCseNs97G4KvTyd4oMk
/uYEK0/EFwdph5QDYnql0tPlbJ48B11PGJJA6ljF4VxHr7L/6rPKKBkkebuyV+G4hfjC9OrQjpd9
pEM6fWZBSvsP4jxg3NASN4P+aH9tt5awtoU5VNTp7WSypuZx9fFpAFVGwkkbDqNgQmwsL3klAPhR
yGHwAB0MjTxkLTpX1saiHjZin0ITe7YMHvMMsS7zZ3UYemPQdXI0qm/0QMB+FqvzHAANJqlUuttz
7gkVFgldgCfRC1m2Hl9spkF9I/+fnEcmxso8d6wC2wyNhLxD5GUW/hdhqtkeWlIxJIVOPjqcF0br
wNLYrtfEshGWsSwChggZjwhzRG/GWkp5BTxxand9aWySYthHu24Vcdoj1EkrT0xPADKn/iM7tE1A
mgqcvIvvi+alONQbGvpSkTcZnxSNygnSfsVD9lojt7HhOLcDP02FLoav+2oonN8ryMwz7zgo8bL1
ROhJSUjHLvoNVUUNI4WQW4hUXr634a/HQxu4AneS1/RJTNGH+s83PM8U4dfgr6DieSqxsS8rYnyb
LVsQ0NYWT8W8/A8fyLw3Uswb0wDMP4p4//QTlTBwMMsaWAzi4fOvir3fxA5ZnjK0gH58M27SCoDf
n8+9h2y88D0cjpzFu2TQn2mPld6j8j1fzDU+3pLMgWSy4ZebHd6OPhZh/rDBoLjcEhzVFFQrT0df
2AQVTnqebk9FGosZnYe/rU3VHdRBsy4J04cKGGfxzdV6+b344lYCLNUbCsfuMFEZOqxHJLInCaiz
suAASpzcCI6sgleO2FG4/adVnMdCu9dwbjLS2h+YYZZtSWtYKBg8EXoZFCJfyFSUfEowozCeVVaj
9vvVFVNajYrY8aFfkOUKMiFPHIDvQmcYmWhnw9UNjiPGzTMMxrjRWzEOOQLaD7+btX6hJKtire01
2br4Qr/Ocqz8Jb9tjIbFtKF+2Gq1lDu+bM02gyn0D+Izd4da+7xm8d6dlGEFXalSSSbCO+h1FgEF
k+nV4Z/c2SYbZj2R4ust3SwI7ROflf6RCHn3s2YSnN8FAhO4N1fick8BrGPTm6nfGQBYzm7MBfCb
q5M3dyPRpJUtO6+h6Cb1YVImNRNq3NCY+JidVOdagp4n0tLP/w13bojsh0M4yzsl1GDLobV4V7Uw
aRl//9xjCksI1WeRZW9mgy+SdEuwT6BFzY9HH/Riv2TYSrKZX91F7j4lwvXsFstTY9K5Ni6FWAFP
5Qpy+IZWlpIHp16XVzh+ZHSeU+A9sEegbjvtr4xNxM52lyVO8VCFX0t2rysSYzQjVJNXYACX8xKB
K60jJFYg/0k9323ODqO/D0B3z+A5FD3meyA6oNRzuNUjMu132L70n1mpFTOrkhjZhsubZfoiY7hs
jhLi8SvggrVvPPL7VZk+npvZpq9wYS/9uVGn61Mk/koaK8vN7u4qXP4j5daWEFYFxTDHWz9y+VQq
GYy79xRx3RIeyk+ERZkCcpcmGCBcbrMkVijUUAkZgxibFDLPL/QdRSCdf2fNDH/cW664TxaWheSW
Qh3lOeFmuPvmnYFGJE/BCxHC9rTEqK6VUIVa4BLdHrwdVlqRvPrwXUujyMpEND2iwTZjLP8hkZuR
QTFF5dURTnVhnxc35CS8JUEWuI0hhbgojtiQ7vjruc/2l1fcKTfH+kzB+CFNNfzJl6FXX53XPA5/
USkvrz7uub7vJUhO6TzSfvHawHyFGqc3eqbvpIk3hVA6PJj2C+obWVlbcJNrDjvVd4DlJI1y6Mzq
1XApm95i0yQ3gfSSY8VXrRVj/g3CVzrADXX9M5FroWznPY7Er1oKIOKrOLVJr4GSmowE47Ue2Xo+
3YjXu9z+XKpT2z/mPzeMAzBWDhrxAuXhqbvHPpqoOPeakTvhOxQe8/hXJ9ZY+qs3W9hSs52okKij
2M599EyXHL+Uvz8VFlDhOkWhgOkUK2aJv+xazFE6yfNnMNNpVxGsgiuFR1gn83kLPA4orknRHwtP
PYmo+5Frdl89PEQULir479ylpUq0fZkV64ZTqnNfeIM2dtAe94zXOKKeNQgemE8h5/y3/p5mDA3D
pMhwDhyNs2HsZcPK2ISGXgHhIYLwQYp/omccuw++sVcFgOLvjThYcK0oM05c/IbUHnYOJtMzNOrI
XnrL4QuFS5Fdu+YflUKDbNBuKgSM2E6tDeC+mWR2wpYUXI/ZB6BP+3v6WtNy9B+6tSbRG+g9j/9J
+vBsALQR8huRhWKMrKhSbxsEhDJKurzj3C4zQnasGz7auNoP7LyoW/+3nFNjjERY2xQsRZLssGNG
DQ+NAvU0d2OmEphca5A5+NXDKYplnyZ7abqdmS/Mqmz/mgedhUdAb6pZ+nDhM890k07MPZWkRcC9
hDvfJUSWs5N7gsY7veOADhmazva9Lc3tLT1QnF1elpEwrOyMTKi6bsfh91hNvE9Ao4rztpIOUr7Q
MIpRXgpE8mFR89n9JaQTgbGkBe5QUcobjhdiRcFnOMHnrV2sanQZhslMcSKJIvvFoBuDnSfm+cP6
Rgrc7IgFCKCirSFnHiDUlJ7RcjAigprKC4qlmB0l6fbUDVbdRtq5rwqlXx4iEiaMQ4a5XCNh6vTL
r5TuxWTOJTsWzgOdwF3SuUxevrvBpdjm6OLesCrihP5Vd5/95QDRIqV/K9L52zjQERSHm0H4T0dk
PFPLG0e6kAgqSKJ5h/j/PaRiTfLxA+XiT1U13HBop6u7AKrkBPMwE3BSqmvJwuBBjoaD8izc5FLD
9xKsfUQkFls8Hp4/D0zvMKaOgE+l9DJpL8CsJRHgqk0XQn3vzv+K8LXVy29RZCpzn6VKGmXJZXVG
VwmvNbZy7rc7fzvSUVsamqT+q3gV9fktyX6na5D2Y8J6rybSnvF08CVzQGxHYmJ1Ox3anubUTf/v
DI4tl+qcXCSVL9z1DmZOY8Oo7u+eyag9P5mptQj9v/Ag6zvJ13W0scxojOAl3uxmieq34Tgn7N5Q
oMcsRwuPAv7oTHgD4ibEheOfXAfV9Bx6thJnmJujwUytCau8WBNDsqW3pbB+ZggzwsMvapxCg/Ct
bR6CM+k2zb0BoW10GF6lOmZTSqtW1ylfOCoc+emthcDKcvhjslRD0VTxVuYZCNn0L3iK8mEiqUYP
siPY6VV7icGkl7g2c2aiTbZi6QeIXOKvmZl2Zcy7HWy24dokVOIIyJpof6Qr0mrS0YhKF0SF0Us2
9u3TMBA3mGOlPf55fya0uwpE0GoSyJDdNhzHOUhvRdBIcSFE7Bi9tJ+Hum3gfISLeNHmIw5FFamw
UQqqStE0Ut2Qkn+oecvFqRZW
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work : entity is "fifo_generator_top";
end block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work is
begin
\grf.rf\: entity work.block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_top";
end \block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ is
begin
\grf.rf\: entity work.\block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top : entity is "fifo_generator_top";
end block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top is
begin
\grf.rf\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1232)
`protect data_block
orICphshw32UF2OCG/xMOjRK3MClGvlKXIDG4GKh15vC+L18apBXH5Iu8FRLWKU1MWlGBzc2+PsB
9ZMe/d/1FB/QCgy1BEHY+Ur9oVpXna54mMc+YgL71pl6+szkbf6+IArY/7MPgAh3cUsF4r4bkdbf
jxO7FfT0UHc2lEQIUrmbLAXR64N4XGUGr8KZBypMLMW9Aei/00J0fd10iiOybQIQ5hrDvv2cG8kt
A89CbVTkaaH2ucC5FVFtmoEDoiYfBVDO2HdAf24pSb8zT/OjURu/TQE16ZM01JcHKjHloCwm+fH+
x4959LloUbiDqdDej9nXjUHUZu34hnh35jeaHLNzvQeBP6t0rGiO51sA/M32kgkxgmjwXMTKbUZq
bpVCxMKHQmmaxre0nYDPrOPazkMtMMlB+e/AguNpyggX/6GYda/kU1yp9kequyLxFfhb23bdPGv3
NStK6MEmfeRoAbynaHttiFCV+qlrQgZWlmHQ/79pMC5LVtCKHSBxF0lhXwEno7WDcYPXCpYVqTzO
OhbeYQ+YSVVRnMRvwg7VeF32GR/8r1NmvgmJ/v/STPygHzDEy10ok6yn1k+VIBCXm46ttPPLcl+3
YSEeb27lpNz7Xoaqe6Imga11xZ6lH/MuXSefybiHBxGOgqPeMwc7LMbVnZmUr5Uvk8ogaAbU9VfD
3BAib0Ng8uFeRMPnrEoVdJ6RkwhaAB3qkjbfyt0ubScJmDtOQ2mACJ44gojrGnEvZrnyrCAEzfvI
K/qdwOCFAeDHgLBOpicCBSW1h+NeFQwr+LtjZNwHW02WQ473qS6zZW9u5JoIRxwrNeQ8VhHs04gU
OkTzokSRQt/Hug2YhMCKn0j4R/53LL+w3OAmZ5CWsxWqSHBD6AlKiQ2G8uMS+is0ubRxF79xmo7p
RlMA0TTs/onXkTx+lunXJfNokzidmU1gLkSzcBGp/pubu8xcuiVqE0olFwwoXmgqKoTmn+uw+JvB
7+1UJfT+7rQPmwfGMkZLTIAELLSvST77hzrKjb+1BmAtmuH8N2DnWkPh71qe5E8MAPSJ5yNRDLfD
1dCff8UdgmFEhhiYDc3OHxZgUXmJLFob9u7+h0+4bkeAdDL9etPdqid7FbELzREzKJYGXAKOHwes
NYfLuvMIDH/nt2G4KM27uO2JICfw8XcoN+yU6C/LfK5ZhGW4rtIcZ7Isze5NT537Oa+S2d9YxwFQ
rmWHQGNVUIdyaenJDSnksahQ+fM7bIOBkyZKV6PKfrvYq4K5V4Qpx2BRpgCkQX3nJQeTjhqKSpuG
s+p45sPt1V5oIz9vD+r55jOZR92dc1lX6MuYQpPzdn7YjV3d13yI8iaM3WFPLylDc2V69By3TzPR
CqldhaRLoeiFdX4835CZDTTozFmm5PvCM2IAPjhG1Qt0kGqvit8J9uzTRuSA/DCPWLQRbepF2gI8
g2R5IWhWO+VxXmM6vk72pA0EOD6emjFCYEbtT/sGvkZMueNXZuv6x5UfKppNKAbt1suMREBMFdMD
6jN5KeoVUkyr8VvbNvZUrtmsLJRbHLLsA45NlPx+HZs7za2/WAwdW+lpgPS8J+wxxXHy/4ywtJ7K
0XdPwWqmeAIXPyemZssRRuhpeqKuVTqddIG3ivznZmK6nBk=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work : entity is "fifo_generator_v12_0_synth";
end block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work is
begin
\gconvfifo.rf\: entity work.block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0_synth";
end \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ is
begin
\gconvfifo.rf\: entity work.\block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth : entity is "fifo_generator_v12_0_synth";
end block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth is
begin
\gconvfifo.rf\: entity work.block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1280)
`protect data_block
orICphshw32UF2OCG/xMOjRK3MClGvlKXIDG4GKh15vC+L18apBXH5Iu8FRLWKU1MWlGBzc2+PsB
9ZMe/d/1FB/QCgy1BEHY+Ur9oVpXna54mMc+YgL71pl6+szkbf6+IArY/7MPgAh3cUsF4r4bkdbf
jxO7FfT0UHc2lEQIUrmbLAXR64N4XGUGr8KZBypMpEKMfofE6aoeIU05lIGx2O24uF0vSNHGEpBW
u1tR9vhL7HIamMGSVAboQq3INYF7w2PZ6DdlIVqUUBiEbtWH6bl8ix1gPXh4q80yD6ovGPX8Va1B
QfkEia2wfCZ5YDqgnjipIGtR7HL82XPCFqG0OnHX2GOSl7Wpwc+t4sIhAJFe4rx7HMvxSr/gSLLA
qYMsKQ3z6WWGGPJFDx8jHxjR3AEyhZipV01VXW2ieq6mPsVwu/flanktRv2mxVbPzSaBWTInsR89
g/x7vNBOE7UbxNJ99hyJb2gDxxWUnxOTVrp2OZ0OotuX5zc11Q5B+5ZUP6tc92XolLT/uz3lQ2Ss
GJB7mrwRiuWSZtPfPA4emIZUiHc4z21/kdFAAtLhLBTfPdOsTtJJP42lcZOkXWKKfNvUxzdKFmCx
3q8K2jZf/qYDqB30NBSy7FmLpeCowedMDp3nZ1PG9F2UcttKDtNQ53dXVh2Rqt5SVBKt3o5Zb9Tt
6uD7Pl6ywYvV3hftO14QYH/FLiWr1u5MGDkrP9d3UMUeeaZuW4HXMBv0/RAnfW9bed26ZNyivDA4
7R6Yvxgw6MFGYksKiXg5EwQX6uRMPJchj4pJPJeaeL5/fweTDE+BG+PaSV2mWQYqTvGUBGDdVf34
TPWdvkIhCU2kzSqyI16+GKtq50CyARGI6saduMpkiu7w70F2og9qbj7Dv1lpGw2ii9O7/JIP1xBb
CH1/58jDfLYyR038YX5tYSrq3oHKduLqlLPnhD+v2MrkneK/8vNbXI2LcafEdMTIKogdok6/Vroa
ANkpnr3Q+W71v25Sfovy2JaL5uKtt8MluaLVpfBIlIlL8h/RJDSvblMDPwfUAzrdYcz/RHAXaR2V
mUzftzoV34GGOtXkTcW1mqMKVka1RED2yqB66SXbjgZQiiLEMee4M0fI6AVK/DEmBbHyLwcRLx9r
hm8wqjwPPsYDQRwTxXmsR/9OlLcCjN0DZmNNgLhnQnsUsQpgRJlmaVk6phhYfpsFeMvzv42qZiSI
79gr/+kmxgGxJDWACpHtwGtW8RaDF5dPDTLwGdQId92sl7L2gAbZhj9fDJFUHuSHiKVH843L+pmX
LbhRR6fwFLd2Lre5gLAYi7Yt6odcgBPJngqpGTlovaPWuVRmQriPu61THFu9ar8W475UYM+tlVif
j7G/zG8inU7IBwSMqhTCyd0xBD5udTPMj4/t7B0rtkmFA0Wb+xOv9OycqNYLK0u6OY6MYhH+FIEb
rcuqsklxo17SNO54zxtJ/jJ7haWHd0gDsa0Sua7E5jAdonMTHhZfhx+ahnL6Qn2ogmzaLRlun4dD
3n7zATwu/+H9CnjLua0urXXDG0AYCqaz/ZAbpy/PhfyzvDR4b33Jn8Ui0XRAIAFwwDddy82uyvVH
3fKgT00GF/TTxst37d50vacNXad5pC/4VjpsPOYc68RsJNdVjYk7JHYNuVHtvXdxPpjPnEnHykiJ
3H7P19VEt4tddjUVcz2GVGYZytDyfAN8/+s=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work : entity is "fifo_generator_v12_0";
end block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0";
end \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 50;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 49;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 : entity is "fifo_generator_v12_0";
end block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 58832)
`protect data_block
orICphshw32UF2OCG/xMOjRK3MClGvlKXIDG4GKh15vC+L18apBXH5Iu8FRLWKU1MWlGBzc2+PsB
9ZMe/d/1FB/QCgy1BEHY+Ur9oVpXna54mMc+YgL71pl6+szkbf6+IArY/7MPgAh3cUsF4r4bkdbf
jxO7FfT0UHc2lEQIUrmbLAXR64N4XGUGr8KZBypMpEKMfofE6aoeIU05lIGx2GYXEbtjwyQagKO0
8EaWiQ1X/p7+oIwuVKgcgTWc5t0DzeSCytA/O9/oiQctUqXsKYiwkdXzMBBMAO/UIdj3AmxmzDYW
hiT2zQCgdqYAkRG9YSqv5nidbH+I/0GSyMckTuehudUeFNBLU0x0X44Kbz4Evqi6V2nESZWMoipI
tclkjw33Yo0nKfJWFPtFiIeTCncXn6bYj+bXYhzmhsgShK6olktJmNcVZ7/AtfypQQ7jpPEPOVnX
D+73ZA0eRUgZszieT3sbqY34fHc/rYEsvhX7QUK8EG+4iXwvchkPzvQVY7UsuSUbVOwOJkHvkvkL
KifVDjkUMWX/IGCy7mGAWw2kdr1Sa346snz+NbEXzeT+WVdaLTZhdJKTeJhl1pHKmVtaVyhZSAUz
+f6+QqpDAgcawRDprIvh6ybNyqh34w1iQZplPIlR7TQTRAXjaoHX8M8XDoasVtaljE9IRjxJi9xH
iI54/FKV/+elid2XQcKx1MgGPesS05Ka1lxrxqRlpi1tNWuGAyLcEXGowlhqGtIzCKNeIVatSVzA
Ib/mNoXHyjFT+gG06SA+pPF1/t2UE9HZvtuBfO9skNAf91Rri+9Sgt/cJbKs+AS/eWl1zrl7lrcT
YC6dDnDCjgp7joDADEXWllBsFvCNktvHOtN7SLHY/9iIqyhut0WFYehuaYC0zJga0kH8pKblFQ6R
2P/S3BRs2x4+nZUhaVZz0NM4/FQcI9d2M2LrWmtLhII6Hq/+yxusl0mTdGaLn+mVSmk7jMkfNjVc
zTwDfDfd5N66Qxa/bgwpD5QiXLS9USkfjqAQAxS5/oCYe4RPH728Enf1el5+QPzrHIlLF+iJpcTR
Y0H6Zha/mwFrMOAytJSpOtURIVqLWHX3FrOGGp3oiZDKOQCGMrtVsWJB8IyGwNOKHsxXK21mxJYc
nMuEYjX/X+Di1mGl1fXkj7vLhbAIPd1bxCvVEcbHnPuWrnDIZJy0yT3UpxBVA1+qO6yiyhbML7b7
ZBXUyCmN3qt0exPyVc6G1zloEBdFbVxl/WVbqpmy6bvquMgp/J/U7rJz/XqoJgKwb/vdpv9W5FJ6
L6dpAjRpSrl+lMj3lcYYDcre5esjyNgoZP8kZZC6ielEhWaqMhiiWpHMUCtVDBMycF5dkPKRQYpo
szdjyRKRmLnnyRtxrv/D0iavBR5SUkSEP+PI4epRvnXyRBkxUo3CKMt5tIVxTW8ChoJs3Llkh4R3
3nemV2I2e055es9xZVUFuvg+2ZFdKUbOCVycBJrfn1UVDVEjtNQKMHPC2o1Is2xRRwEBgLDbdsPe
2OeJO+JD4SdGOv8ozkxG9AK7GsU5ckmXS+/eNIHs0lJC31ZGnS4She77t8o+n9X4LawJqrWX9PRk
FczRsiHCv6k734HEwZZhXaUnNjHaFlQRZ0ZGbkC59HfjOxZS8j8iqbVMlBz0kL+VbwR+VVnvDc7z
W1st4/OAsyniqOOLFYmW9qRAkl19Rw2uFzcUVygFi98qH+qp5ZOh5YvEro2G7k+jlM8q1S0xiiZb
/XwKFVSBF9V19x+RY9IChP7EHNMn7sb5C+DX316VICvDQZTQASkDh1oKzKtV01PWQb8DqeL68u/8
X4TA1f9lXbBDJgaCS++5216awbS165HIzxjOvFhI7XlKIv3zdhe+TWceDcIBVldFMjRgfgm8fOtx
VqJQcqeJdh1HUhABeN21KAMgfM0jiDmBs9YQmaUf/ADEKwmVevSSHlEHtCW1A+g8PTNHmuZGvnEs
QmlF2faeznt8ZwTFv9D8/NdmOE8emXiA3lJ6r5Wl4xZLZX9wYf9bxiOMRKkGZX10FIocfaJyXl5Q
QumAs51IrcJVFnOqEUvqGS6Ck8NjSRELSaUSjntf7SQWbfHHrTaSSbJbwRzVY/oRUrps+qkkwTyF
860RGE1JeDZQg/4t+Sc+ffEJfxDtnsYO1W6jeM4fHXXeSIsiiQ/2lo+qeToBONeO0x0eiHQf8MjA
4fm0hiZkYRYQs4ck9ehpgRBYbHe6RGzsT5bVtWHMl3LaecUAjVnzGRL0ukQiyVl1nu+SGBBhyLm2
mO/xW7T99QPosapnmCJxL78r61rTHxFWKybPfWQn9S1muJ1KYOpyA3opiI3ePhekncmYChtXu4ax
5/LL4zNTzBO7p3adtFQ0fO1rynH2uhLvthsfbGek0a7ISXZmx/2Ztjhm2GpfTHB9OM3ChHcO96Ki
Jqlsi72L+O+DtvNsD7JLOsPurWB3Kjj7tRSHNN9lNBEocq0oTP8Sb66a3oqauROUqXkBKVcJ1rqQ
/BMSiY23WOGebDscCwXUkJUmAP4IAniQ2NoaxWYqQ7SfKoOweJcrr5bWfv+lEAaT+fDDvXpAV/bW
FcsC8z7VC4YGZLiXPQ2hhFADfv3xVwsVmOd0+SGTi6umafYBPb/CzmrO8P+tkf542Fa7oxaBftQz
fdjHO9OSXeCeiu1DbLKrq5q+DtZ0bINtrqWWmC0QWE39sP213x87bSLn8K+ZEuRKGGn8MJaEXe+4
rUg0XZQkM5f+FsO2QsPmJGwwGJTZaF5gJeQ9Vx6gLaFRv4gkzHXHecvISrW32ABLlpjgcVH+kmSL
F+zhfE7+Ez7qRYI/mUpKsHxmwwdvIIXrITQYe1al4BMmB59IYCgsTlsQfYIGBbnAe3BaAkghAweZ
8FEAhnHUSsTcSbbwCnLbD/13VuMjbFZcKilzBuhOidEZMM5YIWu8vFADQ9LA6XGqKXFv1j/058n+
wALivAXBbV7bvpniGMhXuvodoi/XxuwPD3M2fopORK6BE0MxWN6KWlXfCnsPSN+ZMdB7/YUVGyMf
NFqvSfBF0E1rr0qKPorWP/ALUn15SxXcGjRIWtQxLxSMtIMo7mdTi/DS34JQmB7x6vn1MeSzNQM3
0bmbf/XasDFKAOc3ktb85HWFqi5S2UHyI79S50bbfs8xjW7mJj1zVesgoEFzNtFB18QHiN+SoIYL
3pz/Qgj/Nfx4ml+CP8eeiUFp2Ivmgd31aR1dNE1f/T8TpGk6mOQ6/8sFNGwMhSdNn0XRnRhwjZTa
cOlmSW93RY93jHTPlDTf62541SWWedWUyPl9l0nyNGWXhgGLByjzTmeUJeG7nQmzBk/zgT3xwrQA
A1vFF3Y90ZJu/TPAyEdhfkKY2Aflxszo1CXpRzgeQ9AeBykD5v+C/EGrXvmxSB0uxNBX25s1dQbo
EqGfsNntyXmJlqM4GJ06OjxJnC+Ha7nf1XlYItRobide3T+EmFRt71tmTYEnGwZAnmaYnoVUYp5H
yxKLWCRIzuWnWSkq8d3pfdgaUyyzTP+1av5ONy04oQE7MKYeg1Zbh1N74LF97hbgI6yn/c+kIxgY
maOAKr2rWelkfx82pSRHtpqzohsbqsrdB4xtZbyXFH6orWjNk2Bl2SOQ8/jcaRA/jSomBoRL5Bk8
3AR92MFLD4drmiz3GwUb6yH756VztbeMJ9TYR7Kcco3ikSuPACoXwAT7Xzb/Oc5wJjU34M7aLYtK
Xiy0zS5DYNnEkc+kfn3KT75lHwsrA+BbZppOLf+KQxp+/fHglWfK4vFDnVFQQ2ztS4DTUkRak6eK
7LJE/GDlRHHMjGnROzUgfR9EWXI80eSdX2ArZprGhSVLKHhV1ZtRrM/2i/y0ij4oxm5vezl7QYLf
0kOOtoFcYOH6ctKJnOEG2FjtGokWflR9T8JyX4p6x/Cfv0X1GJ598NmxcUKPZy7J1jiDzsJAc1tk
NvNf2Mgw/uoGkcyA/MC914IAb39Jz9lx60TXEEGFITr07hTdtTUywDwB3GrUDJm8HSsrFlarzgXo
RNfe2NzmDHKt4vuz7Wr8tTpv60++VBDKlM2+MLFM0YyLPDsOEERkn2mcFv29Qu7XDw8jlY9oShAe
BJJDvIdR/OR020sJcSidAp4AfQn4mndtqDO1H97AcFQNFvWk1M2h15qORWua9l8HFqBWXNnNgtST
k/l8JVq7hSNeyLm/154p8uu97aV8rKp221/ek30sC2SGnZq3/VNSoJYY8WkKLmQxrc30khBLql2H
klgEmrWJBEiyBom4cgqYCVHzBHa4scMce+XRlbHIFHzUb44xWEgUy7xvKB1yqsuZZR9UkOouUvcI
KXT99xlxObKoR5uuhNbfBtWwfwY7huOInmcpd3OCuBp7v61L/gRFZu3pGANOSJVUuYpuLdEG41YO
rRVcSYXZZM6abcdxTMsSlyipaKtZDzvK54s61E6tbPtDq4YO2EExAsQttePZNUSaQoDZ8vPKnCKO
TDG28B6clI50UJimpOQyqLhZAi1c+Sr23GTYUEEb4ZSFxGEvJyvR7KJhoy8Urg5UxfAKYTLjA+Ge
lapmemobnoDmr4Y8Q0xuvHX1gLoKrCK9+cmwPk9igkG2VjFUmGFTlDI8PlNISyE8tglzR2o5hnue
kw/64mRRoDiSo6LWsWx+COPlPba+Yf1UCFLDWGlmLH/bLh2tuQ4W2iflmrC1a0uFIPFIRk8UAUKi
6zf6CrM/mUtAywAAJ/4JRtP+rWGp89VoOjTPkrrfd/P8PgR/Qn+7IuYux2d5blTRb768XLE/RsdX
H6n0KOJHjz0OkCR73wwopS3kwd43Xru3me4x2fVmhFo0M2omc7ey9OKpe9/mNZI1A1y+WPimzLwR
bwih1H5iA4PLX34+CUjKmnd2HJzkVuUoZJ/tnZZFtW9nXJULJd9TPt1Jq+cgxr80YN71NQABAbtk
ztFLiZJcaS8N2KbeSNWkMWQmV2GAnDjMh0SCe5WMG3fr9rRiEHMwRIyUlhgIJGyUEVopgP7xlZUS
pXXYDQyaspKA8/jWxvfk82i+5r+GC078MssvWN3PYP5AX30OKL1xN/02qamxIhBNYCThE56Rfvdg
KxHsThrq7mCYJIp0v3HWgLcjLHjzOJaY30RtE4b4kXNCraZ04RqQE7uFtLbm9YdQXnMcTX5tqQnm
3cuYIAmhimIIJAB4hn1nHb+Kee/s8nZeWX+/3X4MpAXSiRfpJmP57JuaWyS3DaS3nYBQf5R5EmL9
VfHejqITKEgAmpLCqeoVgqE5ZiCe0bVrLytp8RYubXuUxcw8fZovtBigMyy0XJLYuLVn1bIxaKZE
K6iDAs7nA+CQjlUJveeV42vHYKSuYY+gpDcR8wS8m8qaY//TUCzCLuv6NUmIgNlv6EP3FwaCgQCt
JMNZH3qHFIZafDvuPYZFWcRMIf94GVG+y8m/vpWRHu9kHnsA9tHUI4LTxwdEX6IuenNoQYHKjAsB
5TqmFAI1w80kimdz4bSw0JsgsPllolgLa1YnjXw+3RaAEEA9ZhZNDD3MohPAwgoUq3f2yECLeuNi
2HmOZUpnQN0BUYJ0ZaUeDpVkxgFjLam1BNIbNhMV+zsiLwRzs9Tp98UhjqrwfGz91nHcvrULz0fd
khIx/X6f//+mgzLD/h1UmyY1ymrHN4+8kke/PVpoMxe2+s3q1np63M0eor0YV91ta8e8MHEuDmMz
KZVjSTZ2R9YmE9Ny2nbbyd7sqBv0eyBtoVY6QZbUySj56tD1FM+xVfHkMPJ6OiEWWnD58YPxmhGS
SuHOwJU1a8WmlaC/TAk4M3Zr30HBhsv2fqu4YiE/jhQnlXdbsw36oh8WJx0D1ytOivnXF84iIe/u
iDbUZCq+chJYyhN0ejFJr2fl5nocblipAJaR8RU2Vr6U0bUGkv86KRbnw1Gw8lk9PIKwfxzmIiZB
XCHOm+bBrCNS1R6ZfNtkXT7FI25DXw5qT7xUPtXpsG756T84W1qJ5epx3qvzQfTN2T2QklkfUdP7
yM77KrVWygI9Jq1YFTGc41hXYaZyDtWlyvh10IkWT9R1oCQIcYY+95wn/myQ7wV4lf1ZE150+lvF
+aOJad95ftMuoD2/fl/PwkazUNk3HsPPunu6Aco2CzYVFvES/ERcBR8FzQSp5Z+IL9CtMVWldkUG
9urO5pvnV8YUEFWT5xcAbcO0CUraHAdgYfJav66FKvSW1/bRkWbFRuWA1NKfiLlKzCo5XkHuUbuB
sq6WFVUVtYfJ/GmjDh7WjbyXciYyZW5XM7B21uEV84dQqIzZZSjt8GQG9uinbM+7bfzUCrdNgt0D
m0JDxM6Fyx7yHLbZNCUY8+YrtKq/WXMFEbEotDIW/RIhRoMuTLFYPa41Tr41VmpMIpghPs4ydke6
1ksmamaNN4C9fwD/am1hT/VvdJ1Ql2c6mLLUt+EAZau0jrMwzmnXV4PKnau2Nzvk50QkDM07BgD+
YlDwmWRtGgP2LEFQtao5eBQqgxkCoJESKzkcJozivLvTR88ZsbhMDllaO9e77kbVGd904xp2m5XX
Cr86ccpkBHJusIQrcmvJvmEOu5csHc8h/egTdvcTmiKaodwnEeI1DYTUn9I19Ayg1ZJZ3vD/V9Nu
GhyofhvaH2Ivx0zvnv+hHPfjQ900ueYmRzg0Skp18K1ObFCpdM0snBuwSE9Hq6OMkiLDN5OFnzOJ
ZZB3OJH1d+d3QihzbXRoHZ7MZo2Av/UdpvJdehOuWdvBzMCTlUYcViwAWpNuGA+A3tP1ajx9e5oB
E2L+lXkO1Qe0CuyK15iZQd/GG56TdtyG2mUCy36udpHOujqrEHwD+7y+7P+qeNmSsrotM/vcEi6Y
YCf3QGRdC7ZWqFIsod9NkDEvx9/ZsodunPx/D6+K2UJWHc1pnGkx1VW+9QLUeOPzIp9/H6E4I2pg
zl0TE0qt1US5e86yxvkpBN+KIvSbms4WJpSd/o5pdt9Ok+A8JN9PKrye2mWch1VtWp14AqDPsGTj
abrvM3eG/3Nc8+AaChPIvwSGCmC5dRK3TCbXNaTCIbJSNrW5GgaLYZK2qjlgMcs6Volu7NXKNDrk
/Obu/B/bg6OY2fYJ5aS5tT+nqVycjoCIL1+XKJQoFa5/YlFqKWuzrSUVMdzXLVzib4srE3dEztRw
8pSYtXvN5wPOulXzhPOk4Gn7hZBiVTB57HV3T5wxPYoe1vs9bHPYcyhSxDh6x6vyEy/ZBACIHQ/Q
K0qc/ThN2eEhR3FH6Qgmgk+05RnonTyPG7xARPHhnZI2CzuhjKdl6qrXqgCbHO5YMlzNFmi9/9P/
mcw1FCuYYfRavqE9OZG/lGtzONtBFqoAa5IarGj0lejpxYtUxwHgkJuT3gFBmzQrwzx14wH5j07R
y8UyLv0bKFqpqBwapbbZk98Cl1WWiC7oLjsU4XeetTP5lz7y9kdNcmkRiT8gBW+N3bkWG7gL6zzF
8oifbsNd/quDI7nBCBvzmU+4ParWhsSRqHF8m/JNCNdIf145YpCK8azSEf5xfyEMKb9xOqvBh6cp
7skv1GMK4apBWHWSSRGXjlICV/3JF4XmrYWB+lx3NV94OJQIJTB7zu0nbXPz/0XgZL+XN9wjZqhN
Zwnzzhoi61FfEMlJg3UuD5E6Nh6m4GeDAo6az1NnCeEJxGZ3yXWcuex8+2eJeVuH7eMTkbVj4tvg
5P2HfGIN4Ay1kbHQTwDxyu8bTirkkwS1TrOe7VuxUAyHSSNWmz9IW8lGMI0OCxlqo9DwCQvvc1YI
QrAan2t00+isWioJOoEhJa4Rpfoi76xkYMBeeornligt+8SiXMM+1k4GsJiKK0wg0M8DR18fdcbV
MMaNfOZqT7WMV7IdALsLY0n+LHosNvv8TwlDSAiWbrFv2irne7Bc+aQBImJZPrf+dQzX9FHB6y8y
0fXIMm3CjM63pxY+K8TAvHwhTfezCyIUmXxGImoL8dOJ6V8aDiID3QZAJBvlxnYfp1YDqkf3E9u1
mcWzivW991onGOSONAhv+14vHt+sCDGBxwroU20UtK9BMB1yJ5GuIEks1GreINAd9dh4UQ7BMx4C
jPE/7m1uzPbPNxUansGfTVkJk1JwMSciaTTIgFqu/5BEd/P8rixG1sLqLSJhTX4M7I+N/PwxUPgx
fDSz9i2nrzTU87VQlheksze/aUVi8U0ntRYUrqkfY73f1ARxrIbO+XE4bcxKyGNY5xfR2+aQ/ANy
fn+Ia+98O+BWpHYKSh6oosZbm0DENUljWAkToSCA+WQc0Jh3Ur95jPSzwtM1v0nQ8GHo3V3BxmHR
hkTa+lsqyWn0MQVqKR1WpdihJzQlgCtrHaljoPbfscrAO2ysd5OfuFmJ3z2uC/Ds0+j4eIFzpDNW
IHE82Rf/Sg7Z8Lxgs6SWTiRUtdcxxfZoQAYoN0lNjgdbCzkUXdXRjOg2oTpIivFRrZyzzo0oqz5m
JYCIt5ed/gxxBL/GPewBtJ1dpFMDvut0CwwQcZs6AhMFzv/ctkA2bWpeYwTk0VMFAkyLt+sRS3t3
89lwJQV6Q2a4thQXVoU+ULcMxIx2zqw7QaQ8KTY5xEiK/H1632H6sGvgLjvxYFhOMkiXbSRh4+2q
HNJyxe1QxARqSjwInW62h7PlCSzgjudAMaN0twgUQeHCCQDBJjKMlJkllfbdAV9QZ3P98RA48YT/
VxihwQfRcmSUCLO/PqulGP7DtqEn81XubwtwCqGluIeqtQdkOTtukLZaUDOQQ5ZdCVBB4umYpssu
sMBcZICuD78GWauaCr1JP+7TukDN8vyhej5MlZRuQmfbf0WXxawlX7WZ76Rrc0nEifpWkPfOb947
Bpf4cSP8zQxkJumZH/eTQFhOr2EOAgqSxXZeaGgYSdvwutfbFqS7CCg5ucJ8FAhEDlKd2S+mjMaX
Z1/22KunvKgh8MtaNpA9HScpGD4RwHMaLnx7pd/z6LtRUy7xFjI4Yb9N/AlanYLtfO0Q7KsFp0Lf
tuNsprObnp7xkVTevy+jOYBC+JOcGHsSvRJEobjxbGStNCGxCrIPqz+T3uKA+id5I8onF3QnFWNM
5bsWp34JtSefQjk7LITV3zjx4x+sQmZQQmLbKc8Fh2Iz7rmoa9eHVdihRA5gaWAOC359GZ8kaJce
ZTI0iSQ8iVDtE6pFrBIw7BR0wEZXA13iKLS7y8AGE+67JE8I5+KECGP69ZeNYGdGCssPh7ig97aQ
tssYS7nYb7GbhHR/CKduHF6+uKmHj0mMceDeqzJ834fQ/W59l39/96lEYhq7QX9AT3Aq7uiBMfSW
fFwCtIN4epcbTYS1sa536lgB5lH2bsA1qK55LA0l5gjYEI8lvVAca6HE75dD9ozzseWWsQGkI0/e
MVJ+CNtFizoNlB9YJ2uFAMkXp1cYjrKQNdJbWzC+toyrzBTwqJxpwR4b5qtRJIoOp9L1k1PuLX9p
p4R1apnU5OXqB8dn20Az0oJ9q5ydxIKeQdsr6iFZThZrzWwpg5VQXD3QOs7NyBiA7XR8dWUPaU2E
UdL8QX0tovUMy3jdv1E71P2KjeK2LYDm6HGHPpt8PTVIQu93HJwY/EL4oJzTEgAW/aAHafNnIgK1
MaYiRT7fEXNE0rMafwZpVhg4DJqKgSMyRmRXsvpmF6BpYVYV7KpqBdlOnxT1q8zJx8yOJWWnpHJL
lPsRVeETdmPAymICOJgU2L8IWlU31gT0xEhFx2rwgw4Mu7v1dBMLfB2vT/mxTrOvNBf+PTlDFnHX
LCmUNF+938ysx8MtNL+2kMfKUbv+DxE3I6M173lGTWaQ8ZcFegF/a55Bjwi3KEtNjh2h3KanlKoq
v4heRq31wN/Bz1aXWkr1ZTBY8jIOTMqtCclERR70FkT5qkkPuvDnsvuQcqbL7zqtzFwbEfOH/pJ8
J40HrF71cvyq91jstmfdKcTReLgFCmSwtFNLRCIi61Pe9NX1w/w2RChUBc6oF4ieXx3GMQqnnUmu
KacWoJzjdkWobIEEcAflu/gnM1XJARmsOmeXympLqbG3mP7jN8LLhgJecHUFH4DZ+/COWizE6rqc
1Mnq0j3WulsRxHzwZ4Ly5E3/fZm8xXsiQ1fDbaOHGNoqjoq3jnASnEjFpKK3gDb4kHwm2FWsDke1
Qc1JnT2dqyTP9eYCYXB76Sm/dK/lxCDOG2Scm9tpZQWE1gJua8d7MWGMdl5nb056k4V/GWMNx9HN
UJtj8sJDR21XvrXWIAyqDQmMsZ8WJmOiPqJXZRFpMKI1CJtgp7TxXepJmrNMwgqewiNrzI34iQSY
gAOzMaAo520x8aYe8YIqRc3fse1Xrgjl9a3z9eB7jZbSaEP5l7DsmlsDBhdobiUrQMGM6cN3RA4Q
cT12pQH0KiK3VB9BTeIef/6/ucdAD3yRFT7zpgoMM9o0GqXsVqNLBYKfxzsCD6qnoURS3cg0Plah
CBiIgh7Vwatc4IqCQdOgRbaj7UJodxYw1/tRJaak3uZj0eqCfy4GP3/LQlh1aKlBz+PZWhN254H2
atBhLwWemnXHplVfC8jp8Tog7+tJ7nPKRHDwHyr8X70wuL+pw3Gl8nJHJLXnkoDKT9knluAyzDD1
3Sbdv0AWnApQuJTa562vKxiQKPiZ8ERKXmq7K8daWL+qDz5GI8Q7xBlED/hsjalAdiYXNhVdVhBx
Qqj/pp/TICBR3oBW0yM+K10PiOdQPbxTq/nqJQ+bhhQVL76Wh8erHwrzwe3y5AChzMC6bqNpYuRU
VM2AClcYg/NkrXULfWavHPJ4mRmK/VOFid0gOK6Ycd40Yb61aQxZNOoRMZy3HPJz3KSgbnSHGMGx
eqepwuiBKIzfqIoF+durr8BJNIfN8BK6Zf2bjrBfnG59GK3R4RkFD7ie7zwqnd7wKCUNN7XjGq9s
3oN8kb4FvXlQKeOPq9wHlTBgEWq8qeHjcTS8ApzAmLs4e+gTyr1hbs7LUbXus2dGWvoTK6M9MdnN
j9870OfnM5isGstON63fdgMxXcSppLxOPArl9bapprEbDFmUhMc8cBmiL2C0w+msBhWsGxGFtI0j
2e6vfHNxXxSjFTKtHAR144IhrbfKCh1StihzfYkhP1Zp1esLW8IoQlHO29OrgclVeBYRqibUDCZc
E9pbKHKDHOS2SFgFe6cf+E+WBYB535TxXmQRd8ZRm9c1iWPsHi+0FKGXPuGPyvX3nkfuglWeZ4FB
H4JYMYXoWObX/FxqgnIDEnZuA/VgdCyqMT2E88+uGit1WCdapDdoJa3pczhXWa7IUAqMqOHhKGCg
+/3X6aqEQf1xbqadt68KhYXcuemSX/I+PxqYNW2tfRwI6vVKtAP9wHWQhrl353M8Uf+Ze5AVp6td
ktj1SlLgWiEoCzd1mPE8yB5SoBZfDTgG7BrPH5kiUGtI9/2HRPLCxk1p8xn2pSh40pTsmMS+H7ye
ZFHkbmw6+FtljjplzCRPwO2lwkRCmyOGX/MRVeenoy3fernlY+/98gL0pnnj0LlBRDPaA9gMsnrm
qn+dVVXmebHsmZLDBtDPOfAVL168f2ZY/EF6kqhj2cRO0ISKHWKxEUZ9ujT/Uvy1/HWJ5nTvUa9b
QIP7NwgiIwTmjLMzMgMYTtqXgRk+DNYwZPSQLNeNY2AUoQpJPFlfiVIM+Aa/Q/ML8O2nj2JCmdrT
VwFVz6ocVDO/yh3sfKGQBoMoPg4nXYyngOl7pq4PQOTaMa9xUa/o8mEIzAmTEwvjSQW9r/on0WTv
Zvg5+g9ddeMKRf720Bh2ApeyqtvTLhLki0+wWPpJe27a47ID4yGv/XrxXqi4DzJe3/dli46jEwno
JTSnditzyRH4674ejPXB6c9QPfnCAS89BfXE1PYHsGlos93SAyLPEuy/S6qXGrwBMT5qd9/OuXWo
S+rUqwlhy4MdmxI/5RsP/ebVOQVlO7cNSGo5rCMch2mtORdTMuvqJCJKGpCrHTTz0OgQMqdqGZe1
aWEe86lDTWJ6EIqr6mExqSiVEnR/z9XhS9SXRCl0jl8vBlKodiJfCLMh+ZZBeMSPbjP60sSsUpHT
0shR7rgPvluQvOlwC7fpFgWcNX8sTWmUvm9poeSF29hjIDIT4OWuhFvItw6wj5FxUA3v4xIBr211
XPiVpQLPwotoNIIzbfo00IBQ/hl71ffmehvB43UhoeU3NO8jA1kH3/jKQ8JQ8+5D+GLtDFYCuabv
55zhU9bqVtsFZmRvY9okYfxOspg7ya8S2jp9/Xh6Zd8/vElV8eItxlCpA05Mq5ZPWqcxi5435QGn
T+eWJNOWE/xBPzpc+ig6CMmzW0/HRbdz22geyhV0sVdwMeCpkbZZS0b5Apc/UxOykGNr8dtRGjcX
PFXbrJORuf3U+Kf3mNqzZonCRncFCrTeekvZnIC09MTAqXOuNQcxmMtJsGR4GJbqTw67pdwxhS6c
fu3pCO054H1vNDJzdDenb9NJmH+m0b/VvwZOA9gdgTKzU50fOOuS0yU67eJV0xrVk2clmK3XqqlQ
itdE7uG4xLzBO76/kPX+5o88QNvvcAi51lqc6jcoMopAW9i1wKjuKEpaA9eeTAWfVYV3xTbdFZVf
L0hJ65VVxKf5s3Ytyjji/sFUvyo9rCBrb1Vu+JlOl2+O6vnuMmxNHXTFtn5X5IkbmbXILot7betc
9LlkT4PVRvS62Ovghl94E0220figCKI53U6d7UArUkzJu12Cm0pO3NhTQLChKVj1Wk9fY4umPjZI
zOyhpi5SlpVpa1YUeFXYqdrKUTlfBQXEmns7N1FOw7bMKwNGckZxBm2pwnHZDmUM9N8XWRs+aVrq
AKtZXm31y2jpjKyrM54HxQ1hzetwev7PBMTATnl8cybTJ61rL5Uk8R3fgu8TO/OAbhGY9PvhURx2
teizX7wXhh3pmOV+MjkiUerjhrUwP6xs7BC8bZQVzIiGStL54Ryy6nXB1bNHKjr/iWALooQglv6a
wj2ARytwcQQznBJG4OTmLkKXWT6hSwJcTdNmTzTFi6Y0Drtq2WV9+aOvadMfoE6Pn/DedievnCSb
TA0jPZA7pHdkkRwtYGq9O4p5EWx3IDnmKgWoMaRsgboIxI+oKu/uw80ijDpTlpwiYFh3FrGAS6pF
r8P1NavNqEYzP1igmNu1d0LHHd4KBdQUEHnQ9Udu/Yy5O6y2YMjbmnyjPpyglnHDRpPtt/shQ+dY
33XqORh4ZSVGoLCKC2Umfe7y4IMSF2BkEhgRCOIuPqZTmgdo7CNVaeczW/7pPbvqaK6OSRpLymyV
6HhP1IEG4Af0TmIHSZHpz/ssTB7BognOaGbYR4D6clsO8sqpRHNm57QbBgrDvmmwYMX4LWLJBPme
jSEebVJajRCLSl2++yfcqKyEXYqIYMu2AEINC4fWJsobw2BRNLvs2nT1Z+5ZOoxT92r6w3fzdciC
+z7uVFiSFcG5ffqC4CWIT+9RE4lkPxRue36Xxi5JJhe19LsYYsOJB3iN2cDx6h85i49ULw3sl8jT
SmX2VF8jSWDoRiwRWKRDt41YaLTt9yljCWtQQRsOdpLRMMdMXxdDbMiBrrbxzxMqj+DKpMUeC9rl
W3KSijx5kuwdSX0M9PA4dHhuUrAHQ0KHFGFkKmEcpn43RsadUW3mT9iZHBz1G+9hCEEeDaP9gLu7
xmCbZyqwJJ4Cz6ID0iwwp02vd+9+b+hcum71jKdvSHmWte4Zl/2rhyrE0frO1bQzsjyDzuPVMuMY
DuN/6UneSpuWQJrp4EzG0jFJ1Pbuw7Z6yFDD59aD+bANVGfLHyyixzjNHvK0Oj454omkQghG4HI7
Z60rOklskjBjY6Y57iTiSaq8gKrY8nadL6YYvQA0oHhwyKg/w3zorreyDVPWxPsBVQdKvArH6T3c
hRe9n7BCxay0OZ3FnX96VKuVGpLNM+VwZe9CF/ldtWe+fnC+p4Nb3GZ5ye10QmJ//VrKFSxdIYit
GHS2bx3Id7PGcP7FPOziYWmFgF4sLGtoPnsJYA3fPUJeaMaEf+1ymGmPl8jmAvx6UMc/WbICBJTe
yK8zgc4c+KM8GEulyoR+czxRUUiYdneJSROHrmFe980bYsM2eM0+v/3ydbAYsN3P71K2xsg6TbSc
BpT8t4QbK+WdAAPHbQZinTL9jQpVHDZS+gLIWGf7iv3IocRLLVcKXqCSR+6Vi29UJEHwgzWuwshn
TpnX9v8mLPue7ERgDBfIpOhXndjKJA6oEe6SaZC4XVvJm2sz8Eo+nFkU2kMXiLfkeKzFig8G7+og
2r+JdlwTcfqBBZxm2RGVK7cMxV3rVxisW1dWjiZkrqeRdnNLY7SCXVv6HXOUQhJro+e+znCsNEmt
QMUBPF+ArdVcJEyBTwJarGV/RJ8C0P/NHjTVhuQHROmtEL32zRXeyB0HRNzjI7D0XQEf7WYkcBBa
fsjPlmCauysMshOq0jPbLBr/3kAwkVfVz/A0F2v2Wv36n6zODf/5vANScpNFM0P7j4XML7QIY0sN
CGdBpsoFrLXcLecoCWoN8nU/OzA3HFUjFe+jJuok0RUFTZqd88CD6eSgngdeaFfhO/dkIgzOFYgD
+C2B0KdQyv2QASraPYIQBiW100LG/fyK6MrXdpE1oXSi8ffUNQwufEmuC1R6qQxY2HyNEcOyxWOd
purSnUvgTwCDryWahNcdygTEo8POs6j9irIO9AbHNwBLeLv0I8t82sCnnsCOsenCSS2S4d3NONUD
V+/1S327BV3dkDilQbIkszyWYpoSlNIA4ugPSUGLPGeRRuzU/QlpFxkVHKk+h69bRmp3rhDKP856
R8wOBhI6VfVPQH8GsAyJaBnZOtA4S9raK14ue/Vk4DrZxT+N9eUAJ5KNOZJfm0dps5Nklw3a5P+y
VA5TDJc+fw+CLhmNAzU2P7hE1fpxl7Dexpj49Gxk8BowCb7WGLBuDbt+xu4rwm6aA07nWp2d8ru+
LYRJGqW9TUQMWHUfTnPoUqGIUrqA+aSdOY8aUxMy5zu4ONP2iyfuRbricvfmTcsH3WetuKWp7WDj
tBG2AejxSI6Rn83w/znkJ3s4bBTiJUdboAFkH13GGf0EJqHQWlwxoRoWUJaZU2XXW9MPs9n5SODD
4HM7hq8b3mLyzx85RzYMlUSb7rHQ+8zUoSz2SXsejy/36PbwWsfq4sBZGZWmdZNobpBjRENKfZOa
poe5bK+p+J0+7o5NwRuZbzz359OqbQMamweApiopWxt231Pz8/ufny7hzTGRorLx9LktAo4ekRMj
KP8KELIPzyKGUpbGPcHBlatKdtdYrMs/g/LFG8TKMjYGZCs4+zPPY3z2J416OOxNWSUor6rxTORe
hLgQu1DYa3z1SjL+69bmXIgJhJ+9W+ATUjhfUjobnIqTbPbYwtgIkYAxf4MMe9gDzUTYWWnumNKt
tEml8UIcXE77ytbyhXk+/QIV6T2THbOsGsPLuqTADfUIcDXSk9x4VGjNCecJU0N6qndexyRkyiwc
ssrUT5N2CPdA7YszTSr21rlOc0i8m17zKTQEyoO6URPjpatSdSc1FFcIKvj+jfijZWWYTzBMwiNy
uH6775bmI7uMSi6yFbvomWGfF6CvpcDEbsTWAFqEPAIp97Tgm6GMlRnSSkDwVt1Lv1y+xNAxIWmT
bKJi0rdmKy5vqpqvR3blXeBci4BpDmqCDA+mGIoObHNTdbG5QyMtN4u01Izk2S5+yi5YKeE9MUFX
kDWqvO9l6hsb4Llm9/XrzSKHHwDooTTFksY7qMMp58/zVkv/Lct8Nrq1/2IuaB1wHHjgcqphVJdP
6ghF4dBET6LBvkjorqFd7xtDR1C+kny/UaKmuskA8mztl8cur3EbDMBk3r2+U64w7tpAzmcyUUbZ
UeqVF0eTjmhC89EZpUMkeYcdVSUXWjRyvCeQwHIXQ4QfKVbz7hoJX92rK88fNIjH+4Jr+BwrVNoG
w/hUm0ioX3AZpidKvw7q6FztcZOOzpwCFlRa2YQWnMwZUp3nGlXDYHhkygrQY7XrRk93SJHvTi3F
qFGTezDypL6UiCu7DGOXgwFc/uzPsWFBn8dbSvB68FJbpG5hMSW3xGSt/3AEFtR2FkQcIXhT4YPy
8XJYtIJGHAOvhF75DkOC2MLj7Ybw552Nuf/UoNultrEV9kUiyevihbl6DqyL8FkbqU7fTd3jak+a
0SRjz83DKZwEiy0FGJuoOxz4kBIaEst8sQWLPKaTNhxGuCZnSiifFjn5YrPGj3jChu3+m/kqkOLT
f66TBxfNeDC8OEkJlrCv6iiWiHxpoEb+e2S/Izr0klgJR8fRi6mI7/3qpZTgKt/rdtRf9N+UpRhf
nOwsEpq/Pngc9vUvWwkQVOdx2MKH/j7opUHFBz8EysYPG4YoUhbCK1b3RT9Kq4J9BAx6PtMD7DEV
DtPeTbAiHc7gKNRj+LyIYKZJK42sFGXw6BiyAV6ecA5i+l51TT+C8DqJGEEVq31XlDFRsat90hUf
akKj6WG4Sy4My/OjTFuRXr+hS8tfUuC8XfLxAEL9suXuweHEofPOuP5Wdi/8KGVi8TG+E9B1LVww
sBfYYCD0lWcYATKULL8NVkspGpQDyvh5VwGN4tVIPC2zhAyvQ7JGqj8w3FF6HVo6XMZFDFyYOIaq
dlXVCbqKejBuf72O5m/5IU5pBpl6maXxEFaTIhCv/0TmOQV1+Rm0n/xtFCgfWDOTJLW/40hJyBVc
qm+pjg82s7K7l3c2udIbq6SuWmFwqhRVIvkSTXvDsyGAxue9SnaNI+ET92AxWYKlanBEgLyIRWIs
vmfS4zn5UFUv/okx6rdgVnAnpMa0nDr8ZpwLgCB7e/ZAkT4GyUZuNU/F9fp9DiH+NhxXCOHF8Ocg
yK/OJxtB49rB3TMXQc3l3gdrIEEOWqkCECRo6AbbgYMZvBxrAnmZt2gSimKZ9ixTwOvWRoTY3Kpo
aSNqeCl1GEluRFfca8QDD/7AbLZCZYoW6bAojxSznmKTefmFu6mNAlhIXSDFdFt/D5kZ8hsnD/o2
f5PbYPkAST8oF62HRU2ASkPIOb96aJuxjkbW2y2G9hIjNG9Cab76Ewk5Jmik0jLQaaVDIb3jKCtD
6s0CBLGeOU5U/raxE/BW7+at2zNlDUGdrtqzQsZEH9NiXAE6BPsck3pJ8l9uYmjYIx2ChSKdTHuh
IHc0nKrz2raZLcyJ7ypqWKc/5jA7Aaxxp+piIyrvHfZKyjRPiLz3r+xrmxoidrSzfb7MR8DeieqF
vq7hIhqDA+RrCXe4My1OlOPCYHnUOSjWVn/elyBBp80xeiXD8PbOqywnDIh3veqZiDLMotiRzHvV
VNeC9dtOZDEGMSIL0xSt/sUy5zyX0zhyhHNK73UFUO//KXKwTes1Zfl+joXkflN7sG5XoRh1wAJ+
cSnEk0Rf5pC75WsEPiZJRWu12e6mmam2mgezzJczxmWCot3GrZYKgzeVHMKdJ+JPfUK5OPOfTVE2
0fnx00AREi5HTu6/DVjhNxWp4YHHEl2WuSis1VWArDbRvUjGdCg6XRK712Zh9fA6ybIGA/PQbc/4
2oRl5W0NtFn+eDasbh8yLeA7oYzrqOzVyVqkSsAzikz29pcxfInZ5vVIA0U0XZxyqv2YpzZfZUUF
rUzaUPsw0866eusF4i2wfDba0woLheuaV8uNDuPPakRdo1ju+r/xOHE96lZ3LGpsuz7/CIPpCcoP
nHE09545kysDENaoUcf0b1fsAGEBEp4QyrK/h4Me6MkEfxtxzEtUfsu8aP4LnvzpyGUaGg2yK93i
T7oR/gTtnzo43AsJOJqbcuMh2VRGB+4ClnX5lBipOg7J5aZx8j4tRxMrWQXpOdXnw/r3eM0QPpuK
CAtjt4El/w5sJEbzmuqJfcuQN1oD5bVOPXufzEDbdX4cFG7Jni8CkT7l2IeHD0H7ms7bzWVFcjqk
LSq4ufm7rzcilpUYyIa8CUjiFYwD0Riikkn7R2Y8McQ5ifLZPfDSdDN3GHXCXsQez0Ye841fuTxV
b4W6T7oip0EOgY+tn0jbLm+Th7qhr6B0KG6KfyIqVKJjIQTIRTYap2aoZdbDEx4pZJMyGev3V+4c
6XLeTuQElR8TCYwY3sdfvQr7XFlpz8USGyvnmcQJIsBmQoZ3udwGnP9libksmp5WWwhpGgM8RQnC
S52kKgasaYj8/rX9LVJn3DjI4eJmkRXdwOzsDtaiVIYbToWmdoVgn+E3R/TcqejSZptXNhrSgh+O
0tLpeUOKXXkYl/eIECtJXnllEgQctdXquQcaXg1O9FdYEIh5tqtfUMXI3cTKRCR2ye39SUfSJLoH
FHVmGD5qIDGQ19GZj5UMowusAGZhUEyaIIyanZc9Ker5Ugf3ku0yUwgZrVuVMyJVmbzU9jDcUSy3
1WkA9Ujxr6kAKRC6QdOMHhII6Kt4CV9ebrppWxQ80PA29rMp7XWNlr2NK2XqOPvT0wJFNCZQvdCq
6+wQ2QjazKG8ogY7bE9Mr2u4T2VbMav6J9WwGZ7a5bkmQx0KSo0qHBIfKn2HA1tG6PZWfi77qjLb
+ZYHayb7c48D9H3YNXxzWYDohIHwy5SbsBnl8sT/6oepaIqxkqT6IRtobJeFn3ztufP/ExpqEmxi
zYXL3bH6Pfn2HSWLFy3JCVoHFwBwXHwExLmMsv1b15686PeoHBBu4CzOCgdafz2dG2cMnfpQdV4R
uZf0G3GB0aGHpogItVg45/T0Q5HUTBEnvXSPAztbe5mp3ML4C2xANIRyufouTC6fEF96B631gCYj
qaTzXqsf8JRt9TaEu68MskDq55TJeqnFY8KpdPl6neA9qkG9Az+LYaLsN0JLIjHMeaAt3WOfzcXs
YnrpTruYINv/SZaCxQ9huRf5ScLwyCBfrcPNpt7t+B6MjZRyJyifnjbpO4+zc72oQCD9XStsdx6U
ne8MYz5fE1nUm0qt4ZKBFlWuHCRMXiV7sPQWe0CBrX1r/sCnGBY15FmWQytIElU/XUscMXZy/uC/
sjsrsfxGTZ0Ah7xdi4Hc1k0Yb9TBaK4oZXv/SeQiPI2vp1ncYxNtxXCYtBAfKaVlEpXRAyfX8p0c
yDemb5j7203RNIthnvn8ekc2WyqjjjYSAgL8AOP8A9K+CDRNTqzpqAEB8GMqJP5r/9/FHkr41llD
i1YPlcOFZL73vwW0C28Y6B08E4zr6RMi6xtmEa8jTrHCX3/p7kj5Bu9did9V3qoE0f9MY4QhDikJ
uZFi7yS+S/nZdTKFc+fpZxW+lhuMVLvakVEDk8WUR404tBRI7hzLcwyAKuLAE+Va2TZQKl4nKHbx
OTebwGwuyHBsZxW1fjlsetIEOK+hl9gZEV6X1LUNg1X7Ic0/xJsuJKL4gZfpyaArXoQoifDcLxfk
/QLiqnHSFJzFvzwMeFc3plfBjAmUyRorV8FeXG8Blqnl6IyLSIqLF6XiRXitdKNaTI2eWbw3UO1d
UKNHrLcXxf9071UUrTe1AWNINbFuxJndDz4oPm7FcDeJiXTtBII4ShpuPi8mr4aIcaUnPB9I7LqI
ak7SXPCRZpecvXdGPkDNdfafK2Au7KlWN5ImFwkgNO/itXkkU3gzXNoe+oyV5fjbeleq4aoNE/dD
0U3fsJKM4d8F2qoH7vbTbKyx3OQOafzrK1QqbswZywTYvws9B5Vv6xniwo/Cfv7Co2R6AKtw00QI
sROhYrdcCfIyq5fDvjPkN3XSRSrv+NRbCC2Sqo3DHJa4zJ9h/+HoP5nxJAFTfMfXYNPL5GCowrJW
Dt+MK1lXuV4V2mGHUnHmYTl+DJMYq7YZrdWyq7itmWC0tiVRYio3bAhw6GIZh5tetWhYTiChtr51
XEL1hHWyHlrW6vNBEdNRYK4t8ZB296+hCG47K2ysbq28zp+8trXeC7MX0+hn8W6axKb8FOW1wNr/
wb4z1LCTa42OcmDzo+SHXE8a/250PpjsXwq2AYP+aGwLNr0Ens0mtF6H6KmAh72sLvAlNUN4Lhv3
aBfcQqe3CS8gRCgF+2WkSOaHFZaafecNEADYZ13RwyMZJOEIruyv5BTIJlfseDEasqJSKqd9X0cE
6cCV6TsCPB55Wnhc+QMzzU4SFV4Wmw3zFfD4Jp8Sil0tobJ4NuciysMWtHtjKxQ2OoiBTm7NjFhe
uqthjufmMOew2nJGE+PbMG/cj/1/oKxMdF3KF6lQs6ybD0D0bqqfhnxr/skpibxjenHzoUwucUC2
VkfdBuq4Twl+cYJFQj5ZzIG8z8n7O8SjlCpgKKXQLHZgH+vHDzfJGPoWAzMRGWpJB91JlfUXYJK2
KN+HpDG7qTjCkRg9ViXz2eyLJGzL0XOx/XNGjxjngnJGnIuT66tUF5q8PmgCjMZ309KWhf2Ni/gv
Ukqw2gbtXX+ns/5+v68H1X+Cdz9IL1DIWQxLw/EaaecQVqzOHfpn+knYsn5E7F8Ul+ZIA15r19L1
K0MntlGgvmMWzopF+97+9keaRUpLc8eV/bfGh8n1km5xaxreWoaI08VVMu5uoxAzid1nrsLHVTpD
II0CepSPMWxe0m+cqsNkFGdOvj4iRo8HXZzGn9Ia6YciJ+2zaqDjjyATnqRmXkvfsCtJL3Fph3zI
nQWZ50854AW7M3qfoWT8dK9lMDLcy1CNpzXuxZKW10oIzySfNU7W1eIMb973xsxqOcvyrpYHqVlT
Z4LWCv7kncDDFtv8IyLm97EY/300ksm+G2I8bBYa1hN5I2m0kaHj162FGxidxx7MgL1l/fMdsIJ7
bJKK0MPtXO0o+5/SiITfJ0ZhSvc4QiFMNU00v0kJXznSDo7wfpZAyzC8PqF5TxTFLtH0l1+DTZHa
RREUIYZmUK5XpPCaKvMTDg8uZ9ymzqhCskES0JsYzSXkVEAfWRlHZzhB9VPsO1xn/dpPEk6+NMP8
UZUFnURt/WBDdhpPW+gzkWHF2jxqy94tGrZf2EA1C27LtBlDj/xcyqU9dCEF2/7gGStMvGMsATgz
e7OtgYE84Uo6XtcDDpNKrV7lETfmOAtYoenUyw3clYQ7mYNkuDJVxfuVFQFD6YIP1hj5T5oFcHRY
WlHA+nKBrmaBlC8aZ5rB7B5wGhR5J/EhytptYdY77sg0TosGFG/WfstTRHNnPWujHqF882O75F3E
eg+cfbIKtxZZm7sL67wfGlrUDJZMwqMcpMojGsF+3QRHmhdtzegmxqO4snusw3f2C+t3d+1uShZ0
QqHNolBj5okXomj9lndINQ/DD72dqQ1tkDRZG1w5h91g/a3Wg74YTZ9DuvBd+zYBlbuZz3CEWyK4
ZaGSIyhjNv6aOLHNKjlMJs2+ew28htmN8br1il6RDS299hqhXIfj01dbBl7h8X8AiUYgdKstkzSo
RRuB65U1+CAQ07kWB57mCeOVyZ1JBngbGugSrRPW9S+S/8XJnVV6j7lItJQr4aynNxpWfNxivkKs
mXclZahWRY3p4NWwT1lw6tBziI43CafdOaD3GSE7gbdE8hYL4lx0ZAEY47dAq43j0ITXOeEvuGCV
/0hrCINLoSPNdI0GRCJfDq+xi73ajqPfPQqPBA03khVPq948Ja3JDWecYNmsi9nN2ImQFYCMcaDM
FSa8q4Z+l3stC2ttZkwjPO9Q+t2/Nf83eqBQVrurP06FIs/4DXv2onRIxoBHmlhWjShRJsgUtHg9
qajeAckudxaDPv/j+bkHUCC2dc5ZjdjCHYWhwRh3BlEsCrbSEuvfNCui50+eNtS8qlEnwu2zS6dN
p20rZXyXifafeoHmD7o1ZtTrAZkMu2ijFGqdknbdRlcaZ4/iOGSa2ay6M8a2cEBIsti+XMUQwHkv
/eLS8+8YvpTDSMG8JabnyZ/ywAfjd23+54zVjVMS/c4AECpmCjuaSl4NNS8ZoOzoZ9S6jh7VAKSq
lqSCgjMoY2uAckrhAUCKAtI7vV6MEH+lZLi5xauWFNTUaacOFyRqonrLj6TPh2AQD/NGrNZR6wt8
IB1dr3bhiRnPvqwcbF89tmcQ5bFymK8GcboE/ED8jVoDq60BxuRL6eso+55G2Qg1it/0kRXNXvtO
II4Xq59m88kkXf1NGPXM9ccZCb6HSwmbs8VmwC/WL1xB+Nbo5MjLrrmqlh9VL1sCni9+HSrtkJks
yZG3TQXZuydGPMj04UzD/+yzWgvkf/9VSiAWnowbgO8Dw/HnYUZ1jzjnbefQCoHVudi/ClZy7fOD
BkDbgNQS1PdvhHh6og5QWNUaVqoIunFMtG954rS8WmgIXxvEBNUOMl4m9IamEz9OtgJerz4uiUwI
wp2PKa8ERUNc3OZtjj7gblnjnCtL7C+cglgb9Gq84l/PgoAvpvRKdV7uJndTSfYduzb559Z98V/q
dBuKP0XFWF1ZZfE9mzRyhpvjQESR98BcHe5Zbbfg0xbnnLi5GmO6o9UhjUHcWlDrF+9nO3tnpESU
pIdomS6b+yzRfYI3kdESPNCQzD8QyQkSSNQVwIMRwGPy7QVLe2GCJGu3AKA/VWlQaeVvm1czH48s
JvIcUIFnI73wAGRk+dgIaNbtYoM3wwgVLY+pws1cvbAOLjsclXHF9EsAlCGbtTSKPNDicfRaTVoR
DIeWeOnDHnO6vHnXz/GXb9kBRJTNzPxqxyTDwkdiWsG0vsD+aGwQ9dQwS7CmfrfdUnk5wCFyUdM1
HXyS2Ct/on/A7PIIb2EnlCb7tjlpJkL2b72uzLw4x1qBR8SH8JYKjnz5HmXJvID6jJAF7ySHG9Dq
W0lOcJMYN9xHMkqHwKGxWOZVKD6E8VIVwXB346WzSsrBfkLqH/hP+KbT84Hg191b9vUp+OYacYKP
vxnSQRJdi4wi1ysq2n9UtFutcMNVm+tpkAq7kNmv5zcHcBhnNYNrkl2434SBo5/v5TDRdzaK94Zk
JSr5qy39l8heULkZEIKFTElG6yUlFE8++KlQOaodF3vqMz6WMSjXZy8do4d0BdVobDLiIIGrxvZV
94sFRRZDuxAQi2NN8oDnTwLv++ZR9gWACYQfqm5WTbZNDX2He0/+PUc+ssr6Ms72WfNxf78AoM2O
JD0X5MfrcYZZi8/SBnhoQuh24VkM9DvL3wasMc8yem5QbAxbOBUbcCHa1Eaaw2wyQXcVnzQ4ZfEw
4TKo1/YMLeixI6zSV/drCvaZtAazVbpo/zcltLjnG+EV6IkPSCCT3aiW8arrc2d9Yt8EVr64HKlA
+UluKDDeux14az7EMsor+uc2cXboMmAPSJpkdhg6yPH15/VAIT35M6jhKAUPUygw/cuiSIgegh7w
Eq2+RXz60bUbFbUg6ahKLXhd9zhHY3BGlxiOr3BrHwZT8ZYAngpQUBDt2JE4gaLxQ/a/hsDigmNL
Qo1z9dOjm7V/pVfJ27bfC75UIPmt8SwdaSQ4o0Ci0+yDM3Da078zOCbXBua8azyiM4mfkMrWOckM
cOdizTV82ssIu7FTOEcA8x1IL0mHZ+cM+TidVQVE2QmdzeXahVLfSG/HeoN+OJBvWIZ+NYfHzNgi
ZL7+R0ULmn7dEMUHOB4VVAIfFEkfjnics3SJb/fHXYhnW87tooePytj8M1wkKbgZxCNNg1Opq7eC
8NYhyyWHAwj3EjYNQ6R9Lcchjh2w2YKKXa1ynQR67IY6Y3d2v4LqTzU9wWJvE3ttP8QTzgkwFvt/
vSP9fxYDJxRgzCEJwjeJJWuDHm9LNOFi8LiKYpY7ApMszi8BjrRQwADu2rFD5zLzhOi7uTRv81mk
PoEou4Yoh0l9Dm/ao0RHFIH6QCjTCa0dWOnkZoIr/IAc2/uTw7BAlKTMDATgoWMmQVBTWbjmj0AN
ciTnPVS4IRxStURp2ntesgOjwAXy1hmhcm9hBszcAk5g3nM32zZPHsJuvWqTkdknBCpoG/1MbwRp
qad/fZ4v+oCgKvssoQwe5rB1CG0JnVo8c02eZNk9DpACbwyQr3OFrYLuseab2dY+YAaHIGisAZRC
hHq/RgfQYvX9WDDagSvneHqIoK6PBCgZsFTq0f0XRosu8+KlO9PJ0mBUkzZi7LQFmMZfvzaEdvP9
/oCQaHdNTWHJQ5GUOzxitSNDVxLSrHWL9EbQqI+3BspBuoFuLrvpC/bBHWWdSCQpx/SDjhUyjYAz
D/PpXOjQizVkmUMGwQXFyZrClzfKSwQS48c8kQWcZxZ16hvtxhBtWDmV2UMgWfpIGjHbyI8GYNLz
eIgoxuEYE27yZ6sF/GU0WS6yGP0oSKKcrDRTmHMhJDKQnxnXGZSwdmHZAUqvsQNFeN9k7p+wS75B
326hjwOrh1cvwDWJSfC9nmKJw4BjsJfmjMtRdFm9+8OEWId3w4lXW2fXgLhGfRgAQ3iHE3UeqivE
J0/7lMq2nHCsGFmZqP9GB6WkG4kiR55MaQpZGg82r/okoyxZ+KgCPSGoqGJ87tcq3KMFQUavEloQ
fsV46lL7i6rEvzYvIFJmniWrEPzkWKrW+DQjN4Hwb+CPbqQ9zmAIIGzSL3q6uR4xh14gkRgKwgSq
Y1MSF3wtk0unD6fxSB/4a2/l20hgSenUmhkGmZ2wcl7Mzqe8MhafvIpS6IDSUNSK1Y63IBE8KGnN
GMGiRkCDPAgwpaYG+Z4WkscRX+Es1T8PKkbrTRmyzYVtsRcFVI95gsUTbLODcL0jNiian74JKGlX
tYOW1cS3yRlnE4Q77p8FuQv/X54PXg3dUen+st7LmUHfMrhv9RaU3yAgXsastXex/jhPBEr3sOMm
3yux6MurogPwviBP96N0CqCc8H338QqIY/e0JPfGyA7dmaRgbBxbYXu2sLhJfSXmjf020kZJo4R3
YRAPY81Q7Ohje/CEcq548fLy1Rc6NSRiscgtUpBt8inUDayJuCU6YE8pAmvI4H+kYaB5sw02/0ty
1aV1xVXBxLOGRaWCkmj3PmbiEprlCpMyGmIAmF6lFEvlb4zsASwtAgblcIMyNMEMv+ldlZy+1m18
BMIZV8/79II+mWr2a/VTOqGLrhIZZPQhFCHAgwYiVZD8DdNCsiCGMCeSGLzwUlj9jQBDtXyGYRTg
Hiib/l0Tn1ECbqhZqEGqJPlQI2uw37WJHqBtIC/VOcNBW+Bey1iFDkqLxmkNqoskYA5jO/vi0qxN
N9Le8HMaycJMXCcNTBhsOoc5HeUIBmQ+XRfSHo3lyKuIbk0+Xh6JViX1NfKzXfFLBsjibRm8t6hY
MrbQDv5AfxrmTqPkEJyOhPZq5+OUfAB4uTCAEVXuMxrb+o+OWTYvlN6w0UGGYhiMq7mYNxIcyhr8
sQnocMtj5Ah0lyaIsYGSBI35P2uKCM/9WKzbXBIbLTGLzxHL6B9x/pWIxllepokT2OMRwKdDYUBd
AXUCu9x/b3px6IPSenvfdApHjZ4Up6ghQjH/vwuKtju12/X5Ohv407yl6B4OWL5kWTMORvyUSwjZ
KRXHQbpdLVTxhlFWNgqTJ0FE6Tfqu2cQ9tpqXn6PHjip5Qnaxc2SLnK9YTTlX7mm+aHLyeIx6q6x
0kgFdjdKa6ENe5bJxyumkJcg3l3W1jdWRdHsS581Mft/Uxd191XfCINoh6XdxV9wFtY7rie80VyW
hCSF2gf5oQdTdkG84juFfzsYgpk3UpfZpjcGgynDI1sKu5UYl8JOfiVirggqHzcVdhf0HpwbvSzZ
Z+Smmwvhlc8YNwD/UDiNxio22ZJ7YCjpD4m+4teZ1n19byTsz9zsxGU9sW961tH83oS/nxKDFrQd
A4Gij9QCiBlJupPIlLgoj4M9jmtFNgaFjNKBzuG35PXqS3wGBV1Dszbsbw6E7tMlWnOuQ+xKUW4j
6VGVVkr9QnxOUUQ4uH5Zo3BhgwZC8DMDW/m9nk6R5BiHvdzA798CEYSwCuO+S0ooV4jTelsROY2d
Re73iyFSDgQnH0LZV9fezSB3POko2Rxcrzd6JnO8dF96UmsOQYVBHfLBGqk2cd7soYdG2cdSyT4V
5c0nT8iLFjvv2RB6TM41golfWE12JVzZ/JFk5RyKqUDzjm23eFkFrvYY9V0PvId16BcqrzSYzmHB
bOOAzcrPeNzEAstuVTz+VPTaL2PtKprvy9ZGy+AOpLe+xCjbTES0O5toxxKjyYbL1GuVL31B5atP
8RqrS4u4W38R64Wh/mmNFee43Wgf3EwYNmd7FtNRT828JCX0czOWjKJe3At1A8utEaeqYcFTOUZD
wzxJH9TPB9GGgCRT7mvknWefyXryDLwu1tOdvABA1itUQjJpWaIQZI66W4oRUkUNcFq2LCfnFoiy
eO2hWmc5HcQrTEikjfLdra/8bsHoryL3KuUaFK6tXh1IHVxssJBlIidj6oYnw9WwL/Wg5Mno8HuK
pPKBJzoLAuntZ/eb5bmYb4iZ61fmr3N/UeXH8o316hWp3T/iiw2CZ3JfVV1vRoi6zxbiyuNiov+L
PEFgWQixm24pYm9dv8YcJweyjVxu2vX7pDyhu3z/O0h0CX1bqDOTddUEpXew1/sTgMYXgVGGoEaf
cr0klyisv86T+4yEn2AyHzg89qhnpc5gjQncD93FYzzB5wpMLyCqqvGjcwOnmuqdBaHzpbhvgE8u
t8x1mhQp47l+LmYNuPF6kbFJhQ2DLOZM/CJ786MFXfBfmgQ1WBCynXcS8Tms7a26mr3SdIvlUX3M
/U427MUFS426h2g9YvXAYr6j8sdRjRZc85cthfgpPl0CIPz2Qy1fCJA+tOf0Ueir8l6/YdZg1ZgK
Webuxay/x1ta2pxBSFNh/H82/6DrtR+HvvujMHzFXlc5xbllKaLVMKvg3FSgiO7Fu2FiAxJ4+xhA
UZcOlCMK2XC4D/yUELOYlNWGJhihhQAzZljRVJg6ksWM0dLiL275Bqe4m1qBnG3gkIjtvfAC4N4h
IgiFncjvz46JRQVqrgJcTRSepcOXNBq1ZikB4WEwa0VeD/XqntYpOKsxpjiiYqPoRocIZEirTli6
uAkrHCdLxwms36CA9diaGF0Ngw0SGrlYx6HUWibUjdAA8K1Q7AfgaJkummixmMjgpytoZP/ExVaA
fHxwT0T5vviQwusj8d31ZHt724zchL0xc12js30lPaFEneC11lxRGgM35u/VCo3iSorwvGmiiTuw
Ri2Q+XAvNqKC64YhgM0KYiK2Paupg9pdtqoLj3m9cYgb916+rUBvpE1Ysvh2nmo03afEJ20K1Ydt
qAtO/zYxByfRl9DY7Bqz8/0g1OvSfVkVgGoUvv9AU8r6I16MFRuRI4xrQRxmTe/ZGWfBw/Yqfy3w
j6I+LleFQ+0ea006oZEDqSHXh5jV8hjYtZNUz45hY1ZAhSgvIYjZilKXKaMqpOK63SFcftiRbf1V
kdVul9AerdjF0yNSMZFBOErGaMz5qopKYcX3Nsw5ISfDKqg2W+IRj+cviqUDFUaYWBci/uJLrU6F
CcX2rOr6Q9xer7ukddikTolOaGHHIMSTWdMwdJEEDk5Seyc4nWjvNt6o47GckOM7DLqxrBUs1jtf
4urxW0zwfAjuywgcgcrHPtEnBPSmASNh3spgFFmq8DpeRSM19U34+8LR9Wse/qdmJB9AUY4PXmS2
MujyVoHmNtxeL48QkfiGto716X4w7Tz1iQSwMkrEAmZz+LCoS/aLg64CyrOhXpcHTlvi0R1tZkSH
1uNq6DVLJb7y76YzYFA7CG8dJPi8gq/kDhwl3xvEzbF0udJxor2MVcy6WW1vJfhVkp3VM1RVtgro
PcYe7hNs0fK0FZ5Qf2YNoxfXdIvAXcaplWdL52bxKhYVrrp2Y2JcGZOz7jrJ9WOjIr0AVMBrZx9+
GbtpNXtnUve4TunYuV/TMJzpTeD4RNFLRbMHI6dpOZxR3r1tLAjLywG6p7YxpozsSJ5DibSBjvxm
PuShHeezR56OcNDgkPVxIQwIQdh5EGUpiwPWAqrSwJF/HnFDjOHb14rtRKPfnR4Anw293aPQGkp+
KupnTTUUI32mVS3mQg3fY9leOmzCF3GeZ2OAOjEsBNZ43oXjyq0GkmjTv7vbqU05kpt5SwmGUNSc
+J5Q+JZUviI4hiAOq3nrjG/1q6qkLc7otTLhOAVMoaEERGVNulB4ho6VJbF6iHbUxHeH+kHh02fh
Gd+DbSew0L1qF7/bbjwOUgSoMuDRDVC4hrJKZdJ/88UQbhzavreoXw1k5yTFdwPdCMzkmMG4CZrk
UWqtOaX19MbDOwHBfbtcEkQdoIs6pr65WUwi6lbbP1KFKhZYcwW/j0wSuty1Z4qBo5Z0BEKyAx0a
dKa7zuhtFw9RS0pVDFE0I7myCZb0QxzMTS9hg9RscFNUH2i8TMyPi71P0W76vGU+HBeB/KHr6cC9
QnteyRoBLQbJFsVs9ISa62spyG+yXYHhd5FE2NaLD149VwIEY4RrdS0urdKTdDpeftNLIKQTfXgI
gqhC1lu6p1PuceHSpcRFYGPwraaihMyA+oxTJp4U7skgHhNyW71InLTGxnxVevzE/cb5I4TkXmXq
bQ7xjj2/WNjbB8hHecTyQ7JT82+trYvDb4JQ4IpUuPNsIYrAwuVrqJaLogFfEazX8rHyZrzX6JWs
Yr+rn/yQEErk+qtOIEEgJZ2Q3rDB7/pgDDPsnQ5sLQOfZ9xWNMfsJh0m2loORsqraIY44GQ9xSrn
KAl6TMJJBMNP+ggqvk0kbNhWkCUW2MEt1EnMr2zlpFhp/+BjDUbi8aQGlNTRfGazkjCItmMQKyQs
6Vt0PDSJ9sVnyqnnnGmLUALG3WbBQk7a2uRMT6oykx0SRWuwtdvW6myhh3DTX1MQsnxW9SysXd60
K0VczWTlh8JUlER/IyD7ZdZbfAqaSv8G/mCpkLoXHzK0SO90S9N0B3Ya/mcpiQpwd0Y1qlJ9YoST
eB/Vzgnj2IHpKWoEzmbwh3uJD6PHaunWxk98KrAEsrSQfrRlSygw+HZzz0KnqcoOmyMJtUKC6nTI
6miNJ2pMn3TUt+CEdfgO15Sfq8yd6GzKdCkYqC475qjnDl4+v913H88GKnz9Ae9UkjxiGxMbQk8v
pWDbPxNzc1Bxa5ra3mOlofQ2fVP8AREYU+I1XzCLe/bJTN9Ma3gdcuj1sMNF5ifK/DNiuvUlx3jH
e/69DndMLxhYz4e+WadRfO2X2IjseDuzSJng0ST4lEjLFsRF21yjawfXUEPWreJC+VtaYySlmqSd
X2OKF0exee5VEquo1TNO/nlHbQI92RAn631Fr3M0foqFrL8NVF+MQPYX86QA8uY5cZlhTXM+daR7
npC7+JTXB14atXXKmwISfssoQlkEjOFK3cO5OvFT2ooIjrTFHFMdbTaHu6S7d7Wce6f6Z2PlXunb
MkB7Dru2b4DT4V0Jc2aKyiWASJkEPJX0Fz2YegcnzSef6wCj8rqOF7fSHFAE9nkeDb4ZrheHkzVc
jwxeAJ7pJBr3mA9CNBGG2gzQ2mjqSQ4mpHSkrYytRk+/siNYqOI/UiYn73iingDJaXNk/D5M5Io4
y/aC6dQMQYMEUEMhMSBeGHXIi9fBUCn7n4ehNid85bDiAbacIXXE5p5qwgbNsH1wLYsY0Ci5HTby
rrbjrY702ive829Ddao4QBVNMVy58zyP03SSmP0OdnwL5vcFO7bNnK8DCTY0WPB0DqKXqnsbQ8sL
Eh/FgNXAPUCcAPSdOcSZAFJP5IEDsEshJZF8z+5rETzDXO4gXlcOHIqQK24hUAN2/bkLjyy8i3ND
1E0sMlk9c3wWBIlQl5ycj+cllj/c2j9Z5N5vFj8My13Wfrn4Eeju7RODojAnhbtXpRTRMbqjyY14
a8FxKTjO2p8b3WPIcuDqioeSWlBQPFtOJjphrH6aklOO64OlEO3RY+B4eLjRsKMfGhYodNhWt5KB
iaBPudeVLUuAer3kdnR9IGldKiUPJzNgJBI5Hpp0clsZCqovowrioh31Sw8t1xg6vcA+uZMWUHCF
G9nPzR9+i4vb9oXwWlyunWDDUX4lmGWjgoO/j/8kHlhXK5c0fQSPirF9+cwTxFL9O54Pk13TZPON
FWy7nvyjlN6J2S6DFB0QncIsyVZmiRzCaqwGUw9pYk9QeueAQ7XC5yHIkDjSyxW10ykh4Dmog/S0
CO1gT4gyTBtDISzbuD0UTmDeIawu2bOknQqPD+o9E8wrJ8LO2WtVRfPFTmG+L+G/uYHSXss9vebJ
lgB/v+D85bTXMJLvIwnZpCTKmo5ii4gvfucBZRDolt/IQUk7mVTXhfsGx+o0QepD0r6TNWmnBQ/4
xNWVMlPZH6DkI6MqScfYbYOy2ck8PxwVlgscEIQ33t9dM13/vHsFdkq7YVmQQDChaLmaSwkrDIds
dxnMvYUymV1YqaR347EIkH/FvNKpjw84xdfPNXidWiUHOLxdteyixAxFnPN1Id7pcxDmsQlt1G5a
aaI6GShcoBU0UKa0oBdAsdDy5FefmJhRTjjVpK76QljZHPBV9UyOT3iNMH3NyeW4c+jTAMh/PZtA
qgRTR4HQ+THZXVR/YuE+o5qIE8QjTkc/+3vi0EPAz7BcMuO/HsPMa+YgBd4GcVx1SV4x9p+/UU+d
lrK2HrzIbSsIKkeF/n5KAHcZrkGX85cGlCcth09stQToUW0kuDwOMp2LW4fAO/b8VLflIj5/LNeD
ondGjJouJtKsCnMwiu6g11ngNKjwo5o7pHh9Lwp/3laVutsljDjuuqAqFxx0xWJXxqyGcs+0+3XG
LLylXKbX4VMktlppvPaCunkWnOYMSekkBTkPKC/UHf98VopSLm2zGhspWK8yPLe/E4mGWKYDKwFy
UepMtZ8kfABim4u7ximL76JTHLszkI0hkIgiSprn2jH0gXCGC96GpyM6KFGpz7UlbYXRA7qWE3RT
3l2yX+ua4nwNkzoXmoQ7mXrB6QaiICc0aU20UmBxz/tyyZvAlMH079h5iAh30L12CRrFHly14Lmr
uwEFty3r5AOxP5M8BDY2qOQTr23PUROtd43cU8qxC7sQ/+7zFOKYP1gjHA8L/+Doy9ywel7uSzaG
2kN0GCyIK0zJzSzxwsmSUpnMOzgPrHLuScmt80UXV1CewFOxojYl+lanLt1x/1xk6knM4Rqy4sjq
nGC8WMHsf4sP+TeVLHAmW99pR3/jZscAVmO02u3oQGiO21vAsO7TMqNxSrvEW/86a1aYsrq8DYNr
FRi151Q65xlgOQ73RMdpbGOHfbozIkcN7QnLdeazq4q6qqWYV1LsMiCu1KzgUIllrzXPSG48pqfG
NXM0WC6VCmYc5fMfxhab5K9XtG9o6785SCnxuIsyp307Yid9bes3fX0tY5zrxcdlNhMxm74gGEeR
H1oZbr8npx2KL7s8/JACwoOOuUKi1RTvfJzmCx4IXlITn7uFTPQegDRpRePlhvbnIIKnmX6HKmL5
+dHftkDLayIVcOQ2SvK4svCbl+ILPDDf6HyfvyY+VX4jwtwDUvmU7kg2Nqwr6Kh3zQOQjDWca7Xj
5Q5vE/ATVJjJuSCM41YAsjWefkGXocwdXPHV3RLGVn5KAMyC1bCoA8eLEneinz8ofdEERAKgVf7C
fM/z/gMcO8A3KsnB0pxDeKMZ9f6LQbqzq6ZDJuX39R0qPDZS+EnNnqajTmhK59YiqhAKPAEBFvGu
5Vlw/8/rNCdSnJsPClKSvJ6KdGQ0M4rctn8aW47pPpwDAJH+lZzbIexzHsG4HNoh+ok97TChc+rZ
QIwGIrUAZeBia4dEdPIpLdffx8pZXuhpc8NzgELHelz1USP4ZqlDATH+lnak4Tj69h3GHKuveiRC
NmFt1yMOyB6JhfpEEFcYXtN2ofqJnWqBpmB+gC1cnW7H1z5kRxtvScumaTHxCXS/IAMKyeL2PP8F
9Bvkz5nmHivfQ4u8Ury3NuVK2uKlA6MtE2zgiR8lIugigiKwoxdgO75F5y+2dm1AYnJYp1OL5i2Z
mvCavWXB557jXHiHlWFB4pK75l2RtOTbAYSDL7tVA5/XauRZYbXMl//tYF0nD+qWio83PekPsDz/
P0PJ77h2Vdr/HK5bwt9jLxc5Uk5wtK5o9zY05cYrdixE6lqmwzaiNxpuOHH6ItHujgDT9Ejs8ZEB
lYccaiJgx+MkEvyMYZYXfd9a4zxaXq1VZtNOGHAaW/43SxO2y+Ar4gU1Z13NMQ6TbygaXpzABi9c
ZTbZfVeDL9y6tGklElkEdQ6wB8QplqHs9pDGxy1sb9f2JvXgYdYKkHUWb0z32Smo6bOeAzNFdgls
Wm2p2SZOgNFZaqdcuDjLbLaQHQ8wxofCwrvDokAH8bJrxoMAJDARGnHC3axJ7DT7BwF0JkmHzNBc
lNm86Z10o//RJ8i3ArF/p8GLWrhRfpm56RLRxxyCe5/4gVL2B0t4aYfc5zJYzByfxQCR8SEKjsDm
5Qwpg7SugwpNCCtsZmKI+g2LBbOkiDj/EcLqZQt5cHCxxPwVH1TQ6/tT/NZ6zcKwTchgS8SJyJFJ
OFz8R6BS8PKEfWYuy4uI6gAqsQYqVw/0ODvdJ2FLZTWNIoTd+MytSBEglpfpkaC42h1UJW+TGI99
I2e/XnfKdGhVLJDZ/+HAkSY3xlOSOm0RFFRPgb7C/TwG2Z7GxuGmRwgJzUtZanWBtIxSzNL2w4uq
zFKyM5PIGpVSEqrqZc439JmJomOd89xHza+p9r+BC1F1VmuzbIjHxzYTNMUR6PAsjv6zmAd4K2P3
Im+bZBUXaGZb9zzLeznmbHZqhWP4RhPN5Q4sC5sWDITbs3kzX3+n8y2tkPUcnxmRZVo9hlh65axk
IHFV721VbVz8iOBBD/M7HSiUej3J1BDv2WfQWgi421+TlmZqlL0Dyw1FRS+gEYDrkE1bPQTnaq99
dATlQ413JPKkwf6dG3LxPHSHfMdPIm7YXqlD+nS+6uxeq+dZ0QFwjtiYQcLgL5JXlJ4LsrmQFbzU
YmHPjxWx3rx2PpuflrP2How/5/YeC5thD40lL2ETAvw1eZiDet7+STRehsXUkUx5jXYU/TiankB1
bx/8xKWqYy4inyR/+13ivIuy22tfeB/6iLfghmvRY6xdfvZ+N4x3ffwEM1csHJkX2IfyPd1oy1md
pWQe7W+auZGd0MOZPSVx9VC6S78ctHlBNQf1+yMRuIipQLLoZfU7MMJDdA1O4miHhhFYxMnjoUd8
uB/c5FnFCR5gMW9wNr2XFlUMzKzir9lJf6zS60R2kYVYPC10piHmHQ8EDP0cGq7ffw7eVAPpZPr+
P7pU1tz6dPXSgmJFWg/asj83vFMQ3QNx45y4GOB6IukW68Soj20Tij0wSSR6EWzIhFXzSGSL9i3u
AxpcAD2ob8Oy9mAYDuNxNWWngKB9TRZ90/qepXjW3+7IqYpbPXg2USP4Q9Dhw9f7CG7WztOKfqPL
rhsxsQmlAYlTByX5h7ZPQz1GcjPnkYmm2VVM9MB2T7yHmWMYXnfF/JH0+YNHiwpStK0ipSTNNCTg
kcqcpZZbBydejpzzIyxd9yf7xPoVcfdnp+mVvVigDDluD7T+eTreC/5PWraHek33DRpjWgu95kFM
2r+j9qWxK9bmNr6OtCBSd1F/NjlfwJWrEi+59rxUwqIU+8NV0HN7WYEPUM/wFi7O4Hknh62MPWyO
MfaiuZ7jml8m8LcUFsezZA7WEFKYSsnQRjaAauVQ+/HFC06nNbOFmAjNSK1kDu88Oh3dW6eq/Yc+
EIUlGzLmSeXvtxGGXDWonatHHQD/ovPzbsOEpvKH6VKf0LlCooLBEDOtVkHMc1d6OZe8kTrMm9yM
1V3kwmsMi2AYpc44OSGQWr2npVHk6zCeIOdriw/lbdPy02ToBemSV5PQM/oViJ7zqb637ie0qtxd
QhOMHE83dSfr2HNMsUVd7mbI3Hdcf5qA1SbUbiocVF0zkyvY0AgvSKmdimVWX0vXrUSgCKQ/ERso
y0MeNjYj2qle0c8qXCN+nSLXeHr/fMEPkqVmT2L+dX9mC3kljEEH7Zyf+d0j9nwK2v46jvBq5gJw
NNGlrptphKRlUZVwZkCVo1esQMIzJRgeWdRYvHBGJSlLgkhN2/OFqsnvpw1Pr5m59cGvLUSVxTVC
4ybPxKJ/g8ou5i0DnX/LnZAxoYQI3m/Tzp462HPThv75FyrnZNHkB3XACldznnXKkpm8Qj/+TvIj
uODPy3gjuJIOongfiqrGI+VVjGsqbrIAir29yiS0N4hBu5HaDWPGWkOEJ2T0T2KLwtJCHhCyRERx
OpJT9lvMnif7Ldr6XTPxRuJaScHTlMkkau+leybQC6jEcMdZnW5rKA8w3f3DMuC8nu3THXBUIOJz
WKJKOveVSHVg63ajgdhj7f9EPwva07QNE0hZra9A1tvFHLm9tmg04BdCmeMqUJ7ZXQycqdi2f319
ceHE4tMK+xpwqfYU7IWbzCQviipltwY9gKEtvO579Plaa51yE1vTEaAJLESokvIC1xsCpw04QLy5
hVzZVdblAaq2zAOpVdQIQzo8IdUeFnM/xG0LZ+Dn1HVM+PPfTNOnpl5CA6ut/cy7VBYghZ32bwiM
rExHJkHppYCFfaPrK5QW4srOsY+7rIYj5lEGHs4tBb4kPc9mgJsgBvWbzDGppfKAIaHmeloSGizf
A/zjXnFFHtPEAj98XHZ9lBHCYTihuIbx65a/FD+eOmoxII64HgMPz/vZEO3+UvaMRKBs0Aa01My5
00GjqM79QcCz5MZ0fVYC1qQv63ndE2nbm/meCe4MJCTuCEUOaJfoh7D88sIj94hZvgN5ICx5pnI6
rqVO2dLOGFwR493cuBzAcNeabpn+k6r/vxYL7Vcvi8p2ntKBaaHQRHljSDtxgPrjdsdS0qgp4yXp
UJH0FHqXcnXD3AbwPD/Rj4m+NpVv5Ev5D1BuaKUcuhCOHbWHNhWnY0EY12AfAuuzErpL5u/Cm/kO
8qwuD6bWE00u2zfSxaSsO9dUBmvMRzqWsS0EEL5QDuoz7D1ZopngjQlVl7vYzi8MwJAlH84YXuEn
/+QimYJIOAxKcu3Nas+kCOTVm22z0z0EUmPxwJeKhny9cdBOypULtahbWO9rUAw1IlTagu6xrIgQ
6v+iDOnkHA7PqH+C+BSHGf5MkyuxMBB11/91lxw17W/dZWwaom9J/U1r15mz1cHIHEdDK+OVluPO
57Eb8QLo+O7kQkmDdDywstuCKlsThBpjtaRTpawpEe+go9Ig42GkEt+9N0nCVtWcx9I80mOWxPtz
sTTavJCRov/fkNsOcF3f0op7sPyZHaAbSk4pBYcmf/YxCBEDBzkeUwvMTCZf2+RS0uXlZYH7R+x7
l23lkNE0rAVYp3TDfob60l7hs4dUH57sBXrCbyGls42VscYq+3lIDYkvDWlRDuP3TX0L6iQskD3h
UclIKzCUS7Gwg8V5rIbEru0G7bTWBubL/QBnwk0yRIb6OstpfrHp4q/jVKSf5YpnkLhDLLTVP070
cyP6y61jY5FIzoIs3baXDmZUpaBnk6lXTFSCVew//t7YBpFuEwVAlliSRfOVsVA8o7kAdoGkUog5
DdJ4EIThdJWFz4pD79m8HD9PQClvE+du6hMxzB1jjzpxQ1m+i66cod9h8LJOdq9eH1Gbe/oNXdMx
ChHrFFv2/8egUpGZXtZ2rfc9WHc3eArh9yuMsyXF9XnBGvbWzOWqPh1dcu5AhmZM9j/TJUJeHp7R
nCGH7Bbu7ProAQy3iECNiyn+C5NoCgt2XwRsa1UYDHDpWZcrfOoSOgHIbgvHzHTNeJfX5pADrY4E
qWpJtknp5srrbFuTwGzVn2JYomMDlolL674k24vf8LJ6MXKWc7gbC6YcIvFeCHH9xrhFwDLtaKhL
8rxy4hVfhFivxGlGduN1SMbDt9Ukun7Q0WY9KHicK8KSAK6dbZvCC1Xa3leCYPNRy5Zp1M9lnaea
yeN5x/gprYFXLrSUo8S5iAyNruyBtT6ARjI3iDryxQRf8+NbJlLAVIEKptIrmEHXPluhPUXhoh/v
fReFJj++rmXUgWkk1UkJ38Mv+AmtbtZrTZ8bumbrQIdHoG7rHrGzuCSPXlp45hprjYv0maQTtbQa
t5buihKr2yaqRNOiBmV4JrVqCUsWwYehggKejYcYqe70kkefVNVXR9g/lklQ5SqH3QNwYE/0coLi
bekMUjEHxzGSMwhI2Q00CR+bTUMj/bImedyTIZR5HPolW5ttg+AeSgD8nC2nt9g5LRQqk6F+4a9U
a0ycbxJhJzrtZjXufKjXHILgfdZ95KfBm68ZkJ0rzR1+dp5KXIVsh8GXa0EEonDL7mq4u4hH6lQY
/CQBJQusIV0IOr8h6fLPJ67qvCB+sfzgb7augqHKai2oF4etDQLabNlWj3Jx2HIC4tbkL4L7FonC
MajrAOnzFMGFzY6fTbiNHBBGdlBU/yC8+GlEzX9SwHOvFeyqHMClptubxi9yLCx/dL9pYWVVqVCd
808XDVxjhEvY5PZaAHwsOJK2tRHzsvWBy4Fovwt37ynMfeE4+ZpyTy4Gq5FS9okX6/iVGLStpCx5
8FAtieRhDJdBzlSQHhDZvpujwEzNw/13BOG8Cl1zKbkR9w5dyx0hq+ArRlAg6S5BDRBCBHbh3Fza
N4j7sM8KK9Cq5lsYb9oUrcEtqbUxnczU1U1JACmcILLqiqi6Ig8pYMMyx0URfKaZQVCRa8ajQoEp
OWPXUbY0/aTFSJwR8nyeQiVjP1AilQBW/WIzlgdEPJdBEXVOCWK55diWUTzeTNZbvzXBUr2m3sIk
v61zpVW1gXGT1sDBB+28Heot+p5L34cezRCrKibImPmhCtArVfS3M82yYHOJcDfjf3y1cbKMSsbh
9kcOsQdgQqWC3ILyZHrmdDNtOxhLFCJUWzpWO1aaCYliuVJM4TAooFT47UZS1YgPfd/JTZrXADcP
8qNGOKGvHiXgxtsv4I//5RGxG8Vy1dZKHZUseNrNnM6IT39PcgJS3H46/8pUAVTPu20zyoRPRaUp
wUyBWmAqjrypdx7EBXIvAt931WNugnSVO6O45YMp4gj0yoTz2pWDaY/b1Xb4rQBaPvQ9oKnzFjm8
8dT8rjZIhCfqMbhmrVMfcuzF3FKyWLSvSQyXOtb2QpjGQHe6as/L+wuyhIc7tK5p29uIyPmGejuE
ZwAd8n4v6ljlWCYDfmchA4ztlUsgHn3BHSN1N+Zj8Aolla2OG6yrF7OjQZVN8NjgVDAF+ZoiUUcJ
1/40eR6GeIPSk2gMWCV9gRdefBYuHNBX0JMATh3LoYlt7ycQud2CiDZmAjgoyo618zH36oWCJhLE
zGH/fUd43i0n5jPfkyKD+J0A4NbyqJmDCGFX4WNy/f2Z5Of5EnsZ5rVqVWed8+adr3UnwUvvxB11
H+peUcFmr4/5lsBIrjMO33CCOhIPXU/PJ5RWA4mF9qVZ+CIyQ7+i/SmMnvfLAGQpuU0EnD8fStvN
G+P/k+Tq2n8aWmT++1hO6i45jjByKmSmj85DLEmuYkREfcv/C0B0ovX5SvIK6pivgU8QP4LwH839
4n+GYct9NpuK1nAarJb90B/iMrQvtanGp9sN3c70fXGwUvotsHtsummMsw9RON9SipHTt90JN5z7
oUdx8sV497XrYIilBnvCXoiCt8aXYa9BhKYmsZUuoyx4ObBw2wup5hfsEHFW9QfEewYYWLzw602X
gr/b+KEewpv1cAwfhIupK8vHJGz6voTH/NaXS56wD2QZqlqSV3TmMctlsCba9WyWjPWI9r+UmXIM
SKFoEIDiF4xpFijgeBt5BLXAXZ7Wl8YyBuhcXpQzrb0eWe69dgHdDJwHdw/4YCS5qxGhPRKnvjXf
11LYJ4z4ezuJXKqkoPK1sMWsfCvEhfg2pAe5tuxA1wJfpqD+yEzhKzvbeuALV7SAevWGnA1fSMdW
8osA+QUqHXwGmYLc6ywtDvjgFtGtCH0VxHgoCp5iWDOE/v4VRAsCmgvRU63ACZigOQpGISJVUAfw
Ef3X4O8IIkA4HGG1Z9vh9mUACE2C/cYEAKIXVmyNk3bgHbhVh3AKqXPCZwPNBRYD5N32/bcvyy5E
Z8SfSBdO9s4DY0SRadwhbSKeMSuvQZGDndJTF9YLJrJ6uTKYYfn45/eY/eZIlbBdCUAsyYwNr2zQ
VIlN2RR3EkcWd1FZDVa7O2Jq/POQ8vVFSOCaXGOqB1KzWtYrlJQSskdkyoxM5akZib0ZGwmLpbyd
eAkCEexMJ7UCq917hW4QkP4S4Q4bmMlm1eaXEOAKB03m/6YTFHK9yrhTq/Mxu+rMGM/2BW0EuhYU
OaO9kITfz78WjQV7hPXTqWwZzduPyA3sMu7rW1C5f86NitEhCIqA9XmEaYSNRzqkaOU/R+PAZ1ob
tUv09otdwjgTssaN7QEn+Q9CoGlhe0WvNCt+LVqlu/V9Em2B33Nho76CbNeN06W/EJbFXX82UzSE
D1qzrFgbd1LKoDqTFfdsThcPC0nsbdpEhbqOlItX4nazvQbnlHhp3UvOLuQBkJXvF0yhTqrcGkre
46AroR7HBxKsskNuivZEVHdANRWRQgLF0KkroqXNDHYxM//zwb5k4dijsJSBUH0aUkyzDMKVWAV6
pPhjNj6dDK54uAjUSIpzDwYmkUmIDzsubQXNADJdaatFBuoMRj+nTYeY9e0vwGtX3qQJQlVqcrT5
goGTfFXcEKvKWuYqk/bbBZc0oNFlfjVDkC0dfpAQLEV1jExGHHoe26aygVo75JUFWe6rDttO2p1k
7BLUAtaMrO8XuaMzUvMo8t1tZ+31HF1oB/zglHFDfE1Pww/CmtB2C8f6GZWbyY1wmykPf+OLMaQZ
3mKG+72qO5FB20Zq2GqduQ6IxBxTeQBGR4KMbnjb4I/267Lx+fRk7illWQSCMGyBB61y8tSivIBW
y2iukibKBJgV62XWcc9mCalrZqAvJ4hVWk+z6se3i+OykPoyFvJ4qcy4S3/E6PIcpAMNTes5rTOf
9WtmQvm6suyRZRIq2cit2lhperWOTPsdl2aIfmn4ZeQVgNbpmmA1MxtrB5SJR+52qGVpE/8jnd9A
WI1q+C2aMKMnvjZEhOmw1vFY4WxdtvWUhpw1kZwsSXFNCQNd8vG/B+foDSn4ZkIgVEdDYdp7fQsN
jGtdC6SKVsHYXIUVg6s0vAi9QGPvkZM4AYmBSWqWdlUwWSGYy47001kFGfgjMrzV/FJlGBQKSwHh
RAyKpqmF0+0/Y7ksEFUhNpCWJvEZJIeeWy2cuezsc9JO/UgZokF0b5jgBRJhRgWrO+Y7d0IaR8BH
fBjazXsn5I0Gu03QWZIhd6t3T46G2aD6HlrxeTX9yHy/0V3pWUJkSP1qcwOd6oeEfTKeaUIEGDeB
FrC47JrmFNXM347SQfrdHnRV6XRUc+8oJ2XhZfmOvg2x3Q3iSZTNr0RJmSlQU+XLpeoBHqE+OZfD
3yjVFDg4ZkpHA48d307mLLEyOXieJmABPOIFkICFQSuOdnkxISzOoYxj9CEqNQx3k4UcAMPm18JI
MJ7nVfFgkXG4xHx+S767P9sh0rGL8u0zbLknNDV/Gn0AjhNpb93vps323GyVsr5LrsYexCweBAWA
uUDwdAAsK6yX6vbQuk3/Tlx6Ol9L7eQHSgX2YA8I5Pk/h2jVCfYkB0TYDXGe7T4bVX2FcJT7fyUL
nCCdIe+S6Bw7fKOui0YVNrUanKKoSi2qRvMGGhKYzoPid54mokktn0FJchlbq5wZax0jmwROP9Lb
x9e8iWnszyy+1nrAdMWyMyz0oCKOYA82wsOBwsLoQwnb+tfvFc1UiALMHRpRdZ2cuUg03nwAgf6U
RA2RlH3dWPvNpvlqZWVEN9TClhsrHcdiC9PbKEhVaikyyPz4v6zPkBKSsP4dam73IEzN5ckVdiqn
1p5yPAUBnGytjWDb2iF0EpcbZKfnmVnsKFfDQ1spFatz38zfbQETCxM0M1Dh+WqoinYQigK0dQZK
CEzxZVdrVVSEojg987Gc6qoRsmPYJCkg8MpQFga+i9TWt9/+ZVPh2cE2zSEtmPjKL72C/CQ1aRJa
Xs4DixiO2UEdlVyZp1IjNz87vU6CFi//ij7TCGe/PdnK+7C0cuj4EVz238Jl+0D6HhMUg3Z4NwPi
78gB6Ku2Vn85usqxOVnm98kz0+XZZDxYRd0xRiQclHgqpLk1ss6uTY7nmfdADWxMB44D1w1cmFJ0
w2/fBLTUqZjY3DvavAKpdJu70ngmpZed+WYYhpkVh4hmVmlwNV7lYObevfYEy6qDDvMn2PBBxaz9
MeCqa71JYuAi/8IfvXVGtCNl1Bzwg9gCPpkiXynF5leRvIH5SOy8xJXMsppoMZun41EsaEyHdLsB
ZwXRF8hFhWqcQI4nZLps7w0LnofFczGC8feOOkfxObJGpUZXEosFxpXqpLyqIVdYKa3xbFWw2Clq
REtiaSmJAW/el1PvGrWiqaYzQ5GIdJDGBRjPu3WVebPVykq7DkKDE15w3Bk8rDBlLm5WF4OLuwyd
NRL385tQRyf2V9W5ej/I16FAXGLNWrEo2qwWZE6USO7BARRzcAJlDLWcrogmx6Xzznyj8mq+ZH+4
QLCQOJ6aweU0nKtmuv7PkLctNR1OyiGdzsabVFgbRIZnrmqKcdellr0kqs/6IF4xX9XjpUSpdSzT
4zL1vIz9G3/dfVerqjRslHU4nu8IZB+rhqN6Qe6p4V1ao6qg4QOrkWJksoEsmakx54W55yfxE8Nc
PXhgoj2cDL8R2Hs/bIDBleD/+pDV2snFa2lTOpbIsnkeh7TwzqK2yiwyLHO6fayAgVJvnBf5uZjn
j2TXzT3KF/lnstyc8vV2cTpNeP0IZ1rY46PwY7MIH2Csyvgkx9trlP0zTBmTUp/ywr66LLVLd2Pp
6NmJykSEG8/YjRYlTALZCvpYhFzmLahivgJ7J5QO6FnBiJesSgcDYl7/d+u1uHu/Fe8/JmiPK/dG
fB6T+wpKjtGd7mBPSzM6KSPUKRzBIGYS8N3T1RX9wtxqorD201yFkn5+ioLNv4vMJ9Ar7zSQijY3
WnIdzTNipzim0OUpWHIrzrVA0ar1xTrazh/uf4sIHOL9v2jfGUSGwkBMg2z2n3LxcSEDPZOizwnG
lKVl0WBLM4Zfd6n5F5NyECOzz8OIYio2ZSAUngBY2Zcxp+19QltkAwFM+dhlJwdGbtIGG7sr9pV4
voMyJRx4ZeiDbU3Ga4DpYMk1c/BekoSM8g73jcF5/Dm8K+j//Gf9mtGLV2EUa9c4gOAd9jNswlVi
KlejSsaEIJvkplfnNP0Td1mhPLBpGBROKuyPs0ZlUORJlxhf2ffTOytI7GnFjjW0gsDaCQKUQ2Nn
USSNk7ToACezA3XXg/0Oqm/HNqc2w0jFKj4/VQt062I7cmTm5kZHVWBWZaH1Ktt74oRc7lwnIQKm
3rXveoxWloT3Hmpr2179aIMR3HVQH+AR9os+3tlb1e0XISx+dtL7V5mnD+5RxNJroOV8lia0iPZ1
Btgydk8I0G5WZ5voxvySWmg00MHM6mEGWlh2c7QQxVGI0wWE1rSiInvWQ3LcJ4i8t5MtoNxdmxi7
5L7Ygpu9HfD4d4BMSwDD/9TRuzu8GbmCwNxz803mkduBIBYC+vBfqfIOCBHJrnVN7SmjTksMXgRy
i+dStBITP27cUcIDIX5CGiqurUNGg7c2P3cu3GAXOleJfXkDRf4nCh1EbapfLIv15HnLVzi2RPU9
JBXYYoxC2glQFVEv5+LhjyiTEXSyDPKCk5MmkbpuwXlV0h1C3n/17YaHvrsX0rRrdzApidntB+Xm
MTgFQcD308g4AjT1MHfV+XfvhuA9/2ArjaR+i5qv6ZUg5b7XsqCsAboiqvUCVHfZTWKRX9BpAmsf
wKtsphgts82FGoknCuE7iRlJOH42pVHBeM7aa0b3EemquJw9vKSc/NdQztUAjwa4O5xs7kx0BAUB
2FmAWD9zjaJ/Crb5CUkP+sgyX6e++lAlbEFI2zCdLHC6AVGqdOHgGB9pjozlMqJeaGnEFjnuYn5P
tlVpLLOH1AzB7lNCt3ZZpSRt4v2Zeub9aHzuXhU1i4ikN1jwzQ9vWRc64MfMx0Xp1KuTh82JmBRb
NYwmmNxkJgRjTXhQbw2KF3/mkofWKqoJenIxNS82Nn3alGFCKlBe/RNGdXoXGPaWfY5fNDZfJ29u
MFApQR98mIApUuVQlxT6ZxaRdhze5YGNSDU9bYB1dkV1F82Zbt7C2j+LpnREo0ReQNUlMfXCwNlC
KijIhmTmwOfoxDZjUfzSUfXIuVEwp+/28DgTuukBTSpuTQ5blJNWUWKKGPpkDz3/bvWGZn/6x2p8
JC5P/s6dS3o4NLltdQl9gzjSJof9HMfsOmz/P+RNxPl45vC4ex3+Jkvy52DBG5MBihHNqxzkaIBM
ZSVqwQkxqapUTIgCc+KKeMndTBUtwzgrjrcyI8e3hSga0cqhaRX6wjPYAmnX/6FKs9KGKnc8iUfX
pGOhgXqODRKk88TMJEcAeoHfSTPeHhagE5YDeVyp+mIgS2EnM96dQw2dUQ2iv3UU8tyMy0O9coKw
JQ6MK21Q59L5znH+pgWjnA+ON560AFJyJL0ucYWiesUobuxC+A8Su6KhJ34xins1WksLIEJzDpGA
0lHh4Q/dFjXGXaMSuif/t1yhKEmUII7TFAKro92N6FhmPouBEwuzh6OZgG8rd1g8hlTgNmsgGHcb
S6qXV0leR9Gy1O1AfP4+PRgxsR+mdcHkoyBJmteyD+n4DWKyNbBJjoYXBVAE9EaqJORH6D47WYOZ
meAzfn23DVzD+TAfx9xIKWsuTVQGf9QzjNLcjLvIJPrPZZqWOohsruLOjDSnK11kdBAbq1IzYQ37
EUsbXayrHvNXQo9gl95JjHhgLZDrD71dfJh2luM0E36vH/YVY9ojazu+8fQGe4wjegsia57H3aze
Y2TRWuufA2ujXYSIKZcNbzFzmutgjSRo7I/GfIXkzn2Q7HNnyARfhar7M+8RMgd0bhcc1PdRl/v+
i+b0Ev8JQ/nIR5x5tWMmK9tCTtKnHOKbDIzmlgWdGr2NutFYSsFV9RdYatRmxFzZBLa1B7axngtZ
8LWjY1/o96FF6WFkw+1qo7Q+Klcsq+EKYAL3dSUxCwtjFnwvqMtk5hufwIlddtOyaX/NOa2jNVZV
TSEkzur2Ijm9C2uwT9InDvml2jgWYuOgtqpL9V1YaSX7OE8vmeQjhs1U8dT7XPKQdexkBkY8jCiR
cGVeTDJWXhaAqy1f2ac6vb16fXKLkuTosIaEyUufmcZS7kcnMonSq/prcaed6b1IZffdv3cdm6Uh
wkpoS/Lp9gqJZ1Uw3glngqs6Hn5Ny4dBRrsuGrFD+B+3lT/20ac2P4j8/uJIoF/0y0adVqFVcVI7
ofY8ZfuDziJvDWzGeWAOa+yEVRB2fM7fmC7PZfGXLJiY51JbNfoH2xqai/nRkd4RKj2Sb4sq0tSI
8LMD1RL+tlLsu5lhXvaCcStM29aelnmvC/es/YN7FN/Ug3n97eIphb/PC2Z+5J4abzySlVSf+mdp
Emr8a1MPF8QuM4S3vp3Y8Gggm3EkNg9dPMLucAH2oBgofu9dLmLv/ek8+aSe66sarxJn88Bb+wRt
ZWqK+NEiIb7AId1iLc6xgKuMlWKW8R+BP5cF+6/lm3X80nywe2564fscYGyTAlk8DSCHR98r4Tlc
2j8i1cQgaAgJuuZtd+7ywv0tzfgReeXJoSJc5J3HP4wup4/4HSnC0q3BvMJFPIRSc98sNhuxJxMv
6AJxQ9u1LsAxAN2V13NEJ3gO1D9/1Y7haCgEwoyBWVn9IYLAWB2oUSFur4vAHyrAkgfY4o6i/wtH
CtNEQjbmoA7BZk2606LxFIp7IkdZLaqynpNbwxUqRqZNQ7ZjWwo1mt4GhoGlDmh+xn9GjZD1c97X
AYdgbXe98eL8xanX/HhA5SvmwdB765ckh4uKeJPJBOMXQoOkyuMXjuXg3A/+ihygUpO2/tmfgv6n
YZDizPHl26v8cd1el5FJaFQXi1nuxRYumW9XxSQAwd9NO8fQtUFtnwLNLrVTDcrx2Qt6cH1sO01I
dIqOF2YW0fA4fUkXIoS+KssjHY/7l5570/8prvv1OLYhK0+0iZT+cf+iALXa7Q91zgWEa58etKG1
I30QCNeea33gHfuJsOj9PkP1ihZnijw1g4PgDVa9QRt3wRjyOHYPFZ/t25R/nR28zM5llXvCfegk
QgW1j7y9lewPwt/Ii6XCfgBVVrSJKnXFLjvZ0xUyv9qWuYfbnt+GkVtVU4G+O7knArei92Ut2sOV
2yHU9IumiqwR8nGTLsMCns7Y7FxCCo+5q+alASEsLHPMxXu3/nJgAZ9yD1JvHyXcmvf7/RjqQF+4
YQHcCS3f4C2ft5GKgCYT2ueOIbHIiT8L764rWxVRo0T2ioIV2bZAvrlLgHKU/TG9wRvGLi8KWkYY
htUqI1QJ6HaXdckRIaV2dcW9hwwytP5ryeWCt+nNwGfzFVqanaCMaYZxMnPGhL/BMLSMJPEycj8J
GG8kJx4RPoQKDxnuu1pFG584txNe0Rfh7ee3yX0Oe7UYKutnNim9i5YhA8U7U8q0P2xf1jDmRR7+
HWT9U+u2ZFYCceZaInRlE3nidLjYsqA8I8fdaqzVquKoqR74P9GDXlWE+z0YHTzubt9vJC9wO4An
IKjAGx1/2SCIqTY93NidETrte+pvME/tmLSimz7imo6qWN0xqwwrQq0T+5E2IC60pRONaO6udL4z
8T7UjBQAP975HpRl78rXIM+3Ccrh1XUXHqdpHCTTr0sHYu5rYEF2flmOR/Yz9bfW0C6LL4BxL4GM
2T1g5u5DtyPj/TqUz2B1Ipcg6okaREaPFarcdU4kkFLZVjiUWpg8zq4KiuW+HLyjgenOC/nVFVjx
DkEIkhu+jAVbxDFxm9WIszrx4tF8Z8DexyhKIhMbZfLgE+ZZWQSzVHmBZcOFCFtrFSHvJzfzLWG2
pKhkt7ohRCM7JxvJkkrscmPIn/6znozzqc+9kFJlypMUZPVdcY8Z/CUngIdC3yP3j9e3SObJT7Rf
793QtHHiQJ7mQqn5PqiDJBeJZ++PKG+FMt+dHUP1lUvixodWNxL2v11vfPx0cA4t+u1TYr0qQL7O
d0kDprt4v5Ahj07yUdbDmXgpZC0JiKOeUpHEm6q9QIDFvkhyzhf/kmS6HBWmD/Z1yWEG53qk6AL2
46rBonyU7/5CHSQcFd4/UFdEqZ7hHxn+mRHT+yngBkT6L/CTjEYstE9gwk49H+JiRsw2skzs9T2Z
2teFptePpwi5kSM9tHpLj/upvyQrnomv2fzI1UHUrr3i4vO/bShFjcGljjXvbp0Sde551KYXOmDm
3o9T3RbxNY1vTtKAaodt5rXgWpr9HmeWLT4og3oqrR+h6shPkZiSHBjj+j+VyEJ+ZK7JbwvUFEfv
F6ZqCF94e2iUbyaxhkokA9Zfk6xSFTWdjWcY0cFAXzEILm1IRJZfhPaI1ojWIOyM+4iFLz1PlWdU
rgpXX2ufkFrk2s52/lPEv0FFZHAVhH11Y07nr59B/DQULuVzMGTZDp67/DLtSHpFTI+4YJlLVxtU
j/7nZqtJdhWHkIQoNiu94NGTvdpsiQ/aVAe6W9rq39+x/Ne69lxFn5Fm/s/lsHbApg+XKE8LD0VL
iF4g9u/5mjJdg4dCincir5QTHYfVoFGSYIvnyKlq7ah0oiLk08K8r1fzNhJkYpS6sDd1/zDKrSnU
W7gz5jQ9tdLuI9iXh/c62vC0qXz1j7tRk+hC04XK7nJ7cHAvBGI/Jzi7A+ZCeFGDVCFeNo+h7W83
PtHNEu8tZJ6qyh+IbcXwzCRSVKOf4KW+x5etOhQAZaYK9lHYDDk3N6Woi/SjTzPpaw5qJPqo92xa
RFNLwK8ZPXP3+5R/s/zwv3nf3/lDVtao9iFQyFrjN875OLOlhIX0SS8a5ZPstMaxLggwWJ86XbGl
zbDmq08R0G8xe1os7yPC/boyVChnI37LwgynL9/nznKNAegchoe/XkJtcutydgrcg86WVMgG2A+r
jMAxk+vQ2jdOdr+LSxB6k66YG5GfWrbB3xLLjTXHfzeTVEjRJgnNCLTnHEwADICy1bmd7ebSCvjg
8sBeH0R617J/ezGrRM5heaBlZynkesJy/nttBG+k4KaO88aWqEK7GwZzNjY0dqJC8VDrxFtrjDzl
z3yfwaOtL17d6BUxqh5zLcE3ZQMmhtLV0lZ3fWYeRdmM7WV/eT8YnQcFQ2KtlKNAyYFP3sdg3l0r
YQFJOosloeJXBk5zFY8hTawjiPa6YeOjMievGy5v2BPejyb8U8diVV7Gs1XN/79nmsTgV+BTzBKA
t/M6jnE0TVxpNId0epTeOORXlHYSZt9Dn/9iChFr8SSIiat/DWGrDZbXeunJCu+wyDgQeny1XCLQ
fR+wyafC/CM/2XuEH62IP1vTSOqPw3rjJxzYHEKeJMYu/kmqbqYnVK6DmfTpOjtljhHGAwwaz80t
kTl/oOCBKa9eb/S4y0gguz262XvDg9zPnBIc1NjbShQU13FEHEHLa+V0iIiJvZKqtrrfGxkbu2zD
/N94F2WaiQPi+g5SYhDMk+wpbboNsx2wYnK1v/wmoVugaTJO4mk9UlJbxXAn2SmEcm41haToKG6W
OrF2CCWdAtNKnjS7IhK1zPTHbAM9uRpejfzMRwZlIaZQYWOdZKrEtSgzz0QeAfhu2H4ifB0/YoM3
avCvKSvMhTx7urZCHo0Eic3WFgFIJX+5gdMzlbCAl/36U9YoS/fsBK4sYHgdre2iisBB4Hp+cw+r
0lbe9ewA1lztxlDSygbqH8nFRIzILBycjj5T5fKqRM4ZpGu2TZGgwkQmOufdsJqZtcKhlS+h1WPx
33KG22Nagx1tEVnN0LUsPC2uWWKQ9uxTPyqyRcRkqKRQx2d5xsYHcJ5+IilTCKz3W0DshqO3gX3L
gpZR+4vbuT5j12DmMZLFfVz1gU3GAeDEhtqRxoyPoERLpsAme10q5Sb79eqIUH82NLA4Fai7QmQc
r0RxyKYOLaa2Brej+7F8xI9t5Oh8GCzPUpn1Mr+huc1ARL0yq9bw2xx7yZ4jevf5UlBbGrBrGbTq
C2ebhk7QVSRto/Uiu8dYpjgGiIlwkiuSEN58zmr4B1VZ8SODeH8KAhoBqpfdoA+EWDBvGy3DblDQ
zVs9d/UOXeVrTk0B0NoGYuhg200ip2QUtitc4iHmg+LGfGCRm3cUjaBNVDafEsK1PGoXz0I262KW
h16L2d+ulLsCCwrOesEbYkVUnnn32l3F9Ncne4plXYEHLyKVn2xL75HDKpjUlugW9geAH9JY54FX
q04LEg042grrfLneifDTFXAOpkhDeKEjJOUfS4ANex4Ks4hkv6k3+htAnar9ASE1YED4EpQLsC/a
83GTYoY/jMe1LO7dtYDe5w3t5NpbSBya5CMq5i8GSH2ws46fhsMl2oFQMEpM2QIVFiuE2tiFpTDR
/PbMDjOODCeJWzc0X0s1tsGvYvVTx3cGIbba7SmW+W1MIa7yEpe8s5c/QdvArXbcVlmaejWnmO8d
awqRTW2eor5lik47l+SW94FbuaBR6MX320NQpGeAFkQXqWzTrKcYPKfqNqLluD9dZaCl0zCXVuwd
K25sh7NF6QnEfUYY9xKpqUKj7BQYUSUL9Ov3zSOC64/qxqYXhtGR495xsIlfc8GDf6U3I9SuMjBQ
ImHCmEKeXV+Jk8FIVZ9w3xjSFV+Ljw6q4vZQ8fjq2yB0XwrOBMEngvwV8vqdRTTufd2DO1JPpRpq
c6pzn4i9Kqel8qOnq+s6JB3TurvUr2V0wlQwZta0MjFVkDJj2j56FKEmx2wcbk8ZJ2gAaUQ2VCYc
CT62OZc0nQvj7vy8zA34gNWiSX04cQiPqkU97Wh10TyvpzaQaLJmBqrk3mmNtMGmj6Nn3e4f2Drm
3hYkF0JUyk+OkvGfy1m5Ddvcphz+mVDTmyN3pZ+k5yW4Cfmz7LG423Yg7gMGEWGIkBM1yoKa4msY
WL2LbxjTTJa5pfiG/2L3DYhJsvytRq24dEaCmbHTaLlKMYNfoiXyqmyT99zFUkuhxJZLHuK3jpbK
M5+NsKSOYJv3u+fMSaqV4lZLiL4sXtXAgaVZsinmVzIZ7WaFPWPASlyFlqO5jaYy/S4OgGQnVHOs
G0hOiPZkyc7OjP4+ScF9Vbtv1AWFsW5MTK66PxFz9TCm3UO6Q/NiAlh2jWNloldDNBqOXG0xy4yY
2kGLFYfULFHWnIGIBcTPrDtqDwGLbvhjV0ZmDLfTR25WlQXs6R/xXHOvsr4U+kMsdVltzaebog9c
DnaBgZ461aeJsKGM0E+uv65ZH6z/8yb9S+yGKl1AOibn53UZZF9NBnCTCuEkWUVDjhOHHWix4qwt
XZOSU4Uc9yG+Oqr2HaNn2Svsmfi5AmHkzsSHwIqWhkGTpsp+oHTx4ZshW7O9lx7D/pxxm9lGt1e5
btnYQCfEqRsfxvLwvb1bxQLLXenw1gwqvejzXAPqDhuI2oL1N4cRScwyIXvwGVlkdKL+066MPvVd
BGHU1qmF8yQ5v8k0ll1t3VCsqEVihWQXbrPnvWSAumElvHLn/SuVx6omRcC9emKLFCHMNFgPEEUc
qx0pTryGtNIkq2DwZI0sE5ohbKGGJk4PGcbzHeUO2TkMCXaShnSFzeY8LwyjFT5EU10ieEROenA6
vUtfdynOhRK8iGYATU+JmLYrf+7mL4bytME7h7ARA7Fbz4l5jJ+rilSnyGZ2muTU3kl3oQ8VVc+8
sfkoaaOwAe3zuSDodATIRPISM2WjBcSCvtrlO2UX/rZg0vvnTt/MV+eJ1i8OyrSMz9SVYe5UiwAW
0ea3di1TBSXkOmFvw3hF8UTopHyMk2you0dCBUlElIJaPL6USoikj0YD2eRqtRTBouoV5govYRuB
g5jGU8yZAmTjZeadYZVfWVeV833mEGqntNHi/AjWLNuY+yC9tD4MMusylIe0iriTE9bmhZ/9ppyo
M/UHWJMZnK0cuh4UG1FN7C1XjO8ksVRHI4YwYzcs33xL6tv5xWZEq9rivvBecm+7U4WXigWB4WCC
xnhP6OV6gWxzAV7GRYoO2kgmJDKXJUQ9hm/CyoYNbTnhwqhx4HEaSzTdMSlED9sF5RT3OVKYAcdS
5vnkT13rwPgz7MI01wDEgewTQ2Eg1fhOU8LPSnXV2ARy0bbmEqyqIqEBIA+0gbHQZoQAr8AT+K+b
hIiFLD76Q+xpcpYuu+C/2/QEFwwUSfBUDjwOaK6N8p5ku6okvo8Z41bSuyiHexpCx90tw10eak7m
IfSHUHIkTKmkl7/75U+G7Rkrp1WC3TXiDyE1S0ICZLKKBUwKw+8t9nQhssc0BOf9vsxciq0KjhHS
VCNIrSw3/vHCAL1iyTlHX1Q2RDWRmrqWs8dj7JGy8cdMQJHeTOfi0HTQCqXO89dxlmGh2SeGpuit
/5IYXGgXlKumTHzXjrlRIfciIF2OBGLfTqRjNM74Vd3w6PrmBrzFdr6yUUxngdb6/a+AL+QwJaJj
EMuqf/CNbyDiI51+FUwXAJnEf0NiJey5UBsY9w16PK0ar34G5x+vrrXAZavjSLRlmAaFS2qNlukw
KdV4fzRjjNtHRiQPUXKU2pHLfCrArVN5A1bFGvOHmRrAdW6j7jbQRmt2JgOitLGQZla3ljw4lUtR
XI82FQE0axGI4E7AVEWrrtgeYYBLIsDqam4ybrDpmgH/CSPSI2HgejRtjOLxYkJWZ+i+5AX6S+4F
ZSrEgtbYkvT1Y4l1Ky9EjA/hx2bRFQ3one8JXltjYXxKbmaEUl4cpdVXrWsQC3r/iQhyRfj16eKj
JCsAcFMEECEsm3U1PrG1aITuVBOXi/wHGy1M+0M8A5lsU3quP90YY1CUpBY4ChULjgzmF+BT6KXn
Kz7l8ygeaO6duXAORfUW4QVIZs7MnZFL3mxMxmY8HljXR0BHKI1f6dXkqYseyoeOFZjGCK3YLL4l
SHDWpbGuHjtMqSPS/eaOW4wpir/FkAbWiM/Zq3yOkyOYJNfU5Yj5tQNU2TFe9AnV14yadm2Z0F+d
+zxE/InYA+3yVSGVYn9saiwqqise9hh8n4LrZT4EB1XqyXnRQUbUT69tV1cLMBkxyR7LYFHigUcX
OrKMSYpcrcX5FzMw909553gj2y9Iq7kI5aGp4LjYIH7qTnFApadj6s/Y4LbkDSHLWeyN+kcDvNHX
RkpWNVVH5GjVDj0EnpVni9NQNNEZFEWOEYyQF0n1s7KIO3Ga7Ws1yT05AN6IiF7xS10zFOBgUbWn
QHbCjlUvI4Nsdwpni4gLpbJ18b/p9XshFUMkuWv49hd9MqSRg8EFR8WNiC0/3UX/iqMBzRLxYtx2
Yxn3p2XnfsUNjpLn+23HW55NanglvuL4NZAOoE/5VW4FdVcxfECIug6V/J6XxHqwsW8lpm+A7qRo
TJgdUGAfZGDJ2OarnGQcMmJrEMCt6r50AEv3XtGtWyCXcd5yzOphhmKO7CkZww4MA1OPdXlfSK9B
NDBVBNjGmJeBn7oGipOZVVEfWN7neL7d2V1fREHdqslAI4ZjhuJGMnximtbw9ilRmofWYkq0FZ0E
RC7sUnjxtG0mf2szHBqlxv0k339pozkQ07J8eJTFuHJVl+QhNw7onhowg9lMIHEhkzd5xlj0jB9P
Pj3cMhIPo6ne/n2+stOgyxWo3MkvcI2FHhpLHjmyNtYXEj9luYWTSCfIzUVFAhrzC6gdMXQLiIi+
FWrdUz5gwVjljuM6QZpEa1h++az4+icX/acwsCqoQwUHvDj61YOXpnSuDX5L0kEIikoiLwtMTz5o
AycP9n/l1af0RcvkmD+ggBltIo3wPA/m8cP92RKnK5HQebUI+YHB9NftvfZsHmaIfTkKkHrW1dBX
ytUPas+eFeA5W8v1CcgsBBdgpAASA2l4mqThWV5+Q/Qh/viQ0Vssb3HuLlsMeS4LRPTguCAofbcb
C+kuvLR3jHHtsvBZyoTBydgxU5kKD1hsKjWjpGgh22Fd8BYiMbKk4EKf2jaE6RI1oQuKyI5tmRr2
3jzShyBi4u65bCWON07TRxspXI3SMsMUJ/Qv1JMFo5kiVi8jNlTuXjuyQk+nCNVz78zdF+WXMAKN
LgdhSEr1dAME9+Dj2yVj/HtfZmeZv8k73FlDeLd7cUSW7CHi7eQ2jjMTq/tN2B5Y2wfh9UBp7Zuj
t7SPznlKmxxmhQZHzJ96rV6q06rtXCe58f6RR0aRsdFQrLO3BJkswmEH0LA0xZq2wDwDGAALqfLl
wUCU6kne5qAh2b/c7MMJuUs9IuAcWDofr4XQTdQsQRhZ+e5KZ6Ta6f2i3iAiINZPfRFuGgTLveXW
6bJyWQAwwkwKiZ2vWJOOWv/N2QYtu+QD5b1XugdvFrEzA1h+L8I0kPg8JfasQRB3KRjMH4KpS5XU
Xy4QlHUqhVWbsVBPqVhW6M7eaidGj3ja4MWFIHUXYB8vbxxXxIlMw7uFt9bzYBdKxWIJePcExolC
GcT79ddlpzlN5jwprf7MWRXoNav3R+uOaXFD8rLNWqd0bw1BWJuZE8lcstAuhJXXb8fwsnW3RsoX
pcaHrPb0TkykFdPMFDo5T6cfCv4T++FB5UyoV4ye92xVqe/97VJt8kan2ZxVKooGgwLB0dbGKVKn
zBCvuBNJTjTN8oWyrJI3yCoBgyyluK0d3lyOLDpjiY9dlMkMN+CoQgADGefDWQjocAAOoyhiGJAt
ctWwDul/aJACYSXZNUJzA0sM5qsuqghvNPeN23eSAGoNb0eQ0VkiCe9VmRRj9eSfT699x3y5Yl/o
fnTpRFVLjp56GKsdG7vznCql9eUlrK7FeEsWLjahstDD4x4Qystn88EwtQgyw5twjbLc1R84Mx9c
zNhpE2p5uH9198vCGlWLQXrhVT6jFbgW0l5H32fkq1UUDRuwsIyL9Kw9sj5mBA7qxYOxe2qt0rLN
F4E4T9fSJNUcT2uktwypgstiqwFnYfLR8VJCxQdH2nKxDu/gzm6SmrSgeysR9/jwClQaqKNV2JHO
t343zsxsHCbP1UGQqt0jgyNWavOVz/wts9S9f1656vyrNvcyBAnkmgyBnq35ZLrhs1rS2rZucosk
Q1hI+yjNSUQMSDTxYfBQVyOeVVKqbUredJl6PuzqljzgxwcVpg9BZ2nqYBpd5cFcmHFnNMpBRKq8
rEd8qDCSTyyZ3CVmFdg7zy6FDElBMkQ/QS2JYDG7/dYbAs4bE22LIu38vzFTuu3/gbGDuvlmdSIW
4PP+QcMojLQrbeR8Ur6v1HKFfcZGuF/K7JUp8CCVDFzd6Qq14kjVc+gvSlu5r6lhzAop7lh0w6Rm
tyT8FOfGF5QgIjKFUhn8MCzdUg4l4p1UBFIzifGvlPkYsoEnfeUmtoassiM8JSt1g7l/fTiDApS2
JTwjuOioEkuBG9ZV7U3H+TCf7/X5bYKFBAmCNJKCit593lUYjfCRSw2klYFDiXygd6e9zwQFV0yV
LvUoQW9FEu9m42MI8icPsrcahdBJLxoEL2DI/rdasLBXUjnsuNaeLu94KCHzJ3mE1XINlmxZzoDL
ZIFd8itzl8QzkLIggpDUK5qBW0zE5XuIskTTKsStrtqgBEWfklh1rlga+SdJZM8SM16CG57jlo27
V41hLMq02/Bsr1W7RjRVFVR40V8s/dBBoH9gK4Bm/F9BKUY4MnwfJ8k9OaE+4PU/LxJMXV5MnK4V
wF+2LRCgQPiLtmJbv2Pl2K0pqPAq3uul08KPJqbRbqJqPZYa4YIQ0K5MMHlzSkarS7xemszxnmhi
iR8RLKB1a+yaNA2bbqz0U94/mdNj3wYhDChddJLEv/Lz8iUVXWcuU1P7Q7b3lJOcmKQ54L4KJ8Dg
QQXY87hkfUlWnuFBjjkj/se2dvQy4Tz4hKcM8aDn7Ifa/mXoVuVSagKHr0cpSsnuK++CfC/Mu5my
2QRzOw2D++uFT0n9q2VgwXBwHcIKmW7RuXH8QXN9Z11qXcuUspeIcHEbh4xZdR0CpHXOzWBblfX0
pwKiAfAoxuYm632imdmqjcrn44wzB6uAFBmngh5ZcK4ta+MUKs2LYRupsnsgqbeYLc/rbMEMFyB8
rkJBZ9SZ7kpJlxn+80aTuNUfSi2GMKUGl3EU565GikGvGvvGnGeYpWzbeColRFTdr3gCi+u3wtyI
EdYV99OGlAsVKdvv7iEb4olv89rgCEjYC6FUoGWfs4DUFBxHv2r5fhc+XOOu7qrxP97AuF9eUJ3d
hJzpBI2vCtOseFP6cg97M9LF7+lBVC/vMU5VeICD9z8gC9wHT+B1rZjNemeHVQtnuZgQS6jwugcF
yj6Ge0XQgP+m1GgWBtYxxY1/bWpZsF8vEstIpBNkaDxTzihtsGAr09N2ei1OzIq4Bktv/tF1Tbtn
3fpGgbv0iVHYRhfuJG0YDeUOH6Ym3rPrWfxPkWHBTVX/UngQts46vZlsZJvqREiIFQPfCtFycl2y
xmAzpktwS8MFxFBZkmfy+2jGORDHyykdi5va9zlga0ru6xrOkpOZ3d7gyHtX59RtCYkj/0dpTvgC
p9IHO1efOgFzyVJfjSK0yz9h3FolwbGYHxRAfYjTSpi8UQRkyKM+/VOpwIJnT0/6hckJdTleWY7W
9jwGw70xeO7y1PJlQkvGhBcPUA9bCwjpFf5LKz+jbGcyFeH1jaE2n5oWtYgVF8OPUjCfr24EHKdO
kHAU4GqJFlafnddI8AN9pWTGHfqgL+48CRF95UibN4E1w1IlVlGmuw9Os51BtEK71fEaNmUlFU+V
qmuJqvBg+QlzD9uYiiPoUx6FxLY+BR6c408m1ie8l54k06woGRYMqrgNLbyqcOkSXoeIsJhyHqkB
DRZhuhesMUNymLVtll+hgZR2F8EccVpyti5Ga80vUNSh4jxShq5pLMhgA406b+Zg7NR3VWKQOy1B
1jYucKsyVDUp4hhYH1zYBg8vZJ96jY2fZU90Akrq87BvX0j2bHvmjC4P0uBQXoyZkzSo75J7OuNy
lF8tg8XneAfDXde+C4SBoWoInFUJg0kRZWlJxUuv5w2jg6kvcSbYgQSIrFZbXonxRMGeD6I0xa3Z
Yz/8GpUdR7PitFZJyp21cSss/FWa/cs1ZCMHdp4wCmAHt5ZE6eKQodu7eSBeW9TXMxl/hEdcyHDn
bJjnlaH5/DTmMuUUnmMkft9SP248wG2no9qYFtWLb9fiKOXNdr3+ato+acdHb14pkB00unaL+WC6
pOnqcigpCCUUo3VozAjQTAU9KLKoWemGLMZeWXaEO6c/2dtlXwIjVnV/wgrRdEkajJXvQ9u64DIk
s9DEORqyAUqolYABkBfkVkylGlmGIz85wMYcAOGiX5i6mGqK/edqaup2i3LGq10MRAhhvdGAa2cP
DLNXFrWy99ZlrFdJgD+gRwKhGcIzjoMIfCINkoRxCHZ4Fo2oqxVSJoQLdHGyCgpZ2bMFthz6pfOs
vhnAGL7SdwXBqGeymwYD3T24Iz8RCdLlhN5eQqVnMxeCWRDlWYNQ9huF9iAxoMzw7/b52taN25TF
SfC5z/J+rcPpF7Cypry8IN8dADW3AOammtsLNkhejteXb8OmBqiIU2fH3SunRcVnCHC3OlONXL2v
Pho3MoznceJk1Ddtp0c0UzdhJHSA0xWm814mDv02ymAAFtquOgI9Yg4WBgdOeSL6S39jcd+xrtvj
DVD69XXIQADNWF08h9oa7987oWihKbhnk+z0jZtJoSmnM5Reb1yqEauKsotfNYX2riYAUpsqXJKt
v/zglRlUeEFnr3Si5iHRTvyrY8Vq2zwULP2sncSXgJ/l/hH192byFFBkKjfmdfK6K6UUUXiRKEGV
Q4Ewk79LO0b7XtxD8AL8NyUly+qHp0it2M1qykRUbXbVB0Xg8q+LO4L6+4aImM4oN+X3OQSnsamc
iyRyoXA3o3ZumeFYSuTv1g0MR/ZsvUW8mg36U05r2OpxXQueMMm5q5u9cw5yIrq6KO3KLIYUJu9C
csKQuddCpnfYNvp/2nsctGFTI3LpqFlW37O8jTI4UfuN2kfJ6tfJwpNmWTe4kXMygkBr7EizWxeQ
EfCXHpXL3KwBv2idP4R5qXaNgo1psLgC1tpErZbPSvO/hPbZIh+3utI1RXnRZKB/K4Un784gHB9k
1jvwEpwROvz+sK48bdTCXtsD5LkKDmYqRtXesZjHxkyiu7GLyY7owjxRra+qf1kXb2yKCePJ8wyx
cIPmzaRMY6rRa17xH1Ep01S+2exCtYg640jByhD9zn1XXfcjBn/decicfqwrBSNmuy1o4IoRol+u
sMPgUQ3q337BlYZl6PR6SgRdMnkPZfLDIzCL08yY2rOgsUeoyXxz+1rdqoDxZb9zeQiPPk5b/EJW
DpHIYvlksmdGxeqGu3wReStyhNkJ2SX3BDZy8BGw9qgJVpGmkwdaSbGpw62FDC9U6mXM5DnzhaVe
8JA0YxKeg4IENpTT2Ha2vSORrQKlOc9o+i7OPIpxArmO78ck1icI8+6/Okq5vWS7rZisIHvhT938
CPUpw5rIHkS5DU6DoWy939R5pbd6MScRznB7BPq80A54SsfiDNkH8s/UWA+0qZLQ2+znQCW1dyV6
MdUFheCXlzeATLIbVjuFQY6200zn5QMaRp3KbqqXO5o0q/iB7hhUUXznp9rNzbUbShlO6TO402HO
n6cJR4pWl53JtcmOsuiaE1YPnAmWsUSyJLANWytXK4XyEcZYTeOPBaq9KhqB+UyyptaOu3MU3dre
ETQvyoq0nBB0x7MvOw8851xWoBly7ngehxu6ARmyTojK4TteRbkfLGs/oYhmfsCpUJSuiu0XBiGo
8/KvrwQkuPb7Kr+YTKOz3DXWjCiMQ9G/yH67Sz/fu+34Yk0Rg+nfwfPcOk8hs0+fH0z4hqlfgPOf
VHP9buQ7lsalGViFU0hpTs226n6R8QDxEtDbZYCcIY8Td2pORgHc9trHjsuDfVlYaGE/Ef5RE+Ke
r92t7NdyOAFTz+8C7yPscyPURdemFFbLQqVlj+bbhWPjCVE1Tq5IBPe549wVe9ICRt5WXpvx5gCp
8uTEfsf2XVebcskPRjv631cBFSuBTsHjW0bdQ90aJyqB+eGsytm4cn5l6MuCC9BsbV6w57HLvGqF
wEKVg5NWwklk21bJ20ysVIpYwqHYwgB1KMeygBCPPM/Cf2YGHXyHGHK2WwAMe54Vq1vAKP9fGVur
L1pz82pso31QAVuKP48o2FcZ4+Nxx7GCakjwHRD1Nk98vAu6W26sKHRuQJ4AkHLh4u9s8nC0WvWx
+2jlku3/cbko3UVfNfV373vYxfTK4uEqp2vLEHfnOoRy2bycM6MizWkH82e6ybdh1Jt4XJLI2wrb
gfaBVeDhAUug2bskD6XwZyyuGsvVF9WhQwwic9bp5CJ5G7+/PrEw5vt8dJjiqZ4+LygWy/CU0Xwx
2c2/DP+ncNtNGKEPHdFRLqPwMKBaC/TUCv1IjFEvhs9mUXpGwhVJ8Apz005/MH3+4g+K3jh6FgA+
ApmUz17oR4trms7r/Zd0SQPh01Ug8ZeQusqXVBGLUfWAAPnMsWtUoO1dUv+vzWo9ToEh/QqTYmFL
tH+jSkIbi39aQgAXdrq0GWPKjl+JONuyHRkoaDi+P/7Ra+j95ZsQ3DSlmOHGt3EjF5rK8vJgG1KK
juCKAqFavWgmHTq/Q/vmr44I3cpkqLWgGmAnfhdf9Rn9L5pT0WxQowLahPTksIFDikOFppqejT5s
xCxVqGVyxyFNMP9+0sV0ad8/gabvz7EFEbCGy0kaHVtdRF+2EW0quXQCr3huoTMz5SoHjuda0my1
uwek0zz7DDdy4f3zBDKEwPbCECI3KWUd8FBoXhWI5BimptstQTpbGEHsVoUwN7ydLbJZurGSZuFY
uCJ2+nl3oQgLyIEMVkeksfxP9GViSiZko8VXUcn7SoLbzQZCKVeLhqSDFAiSEOUdKwSdiBFvJRa2
huDDcLJfw1fHJgymM9ViVjrJnFfSKCPJIttTMNHTQOkhLLE1myNmuolNutwnoCm/D/io/SmH+Y1T
LNnyflSsTCIA4rr5k/auLP+9j10MNWesZkV7Y0E4ZcBAa3vNF352EkiBxd7fDiQADyTMLBwfzI8O
qf2ylQTMHaZeF//kAXGCxZBSDkPS2fGSL3IZCaND4o1XZCfvFNfpe2Ue8ghG68+sV9Z642KqLRRi
09lVu84iWQY74LDPU2809dVkSALjDqV0jsDf4CnkfbX+qPGWw6CYHAg0k/lqU0bdh6iboWFCUsdj
9t5dPO1yRz0NwZ9UndwVU/9dAj4S1naF9mmnN0r5hz7bL+kkYcZxbcc0x3yRe7zMV4HNJZlqefJy
oiOAOkT7vsewVK9dtLTCuZgXmjdAOG3KhdjGDE9MLkIw1qqxGsEzaRPkftzaA1yjEH3DHeQ/jxXR
fBx/W8/EzrsORr6UJPBu1by6zisUX5qJ7vPz8MchUhp0O18jsZzfYmbpLEiWiPSKv1SwVSrYBlQ5
Dx63M7LJFr9wnAuFCkNixfSdWNBQOvVYHe6jXoNa3BMNWO2hoNOjM3rlFq3G6g4/l27KLSqAW4ro
fS2BKPPz3i2atDK+ZrnT8npAt3bbPKB33rORaU7W10g/JWeySNaXvD90AUEdsw3joDWOy0xcS1Cu
lq8JooJRdoJXToT1AtJn3+gJ4O9rNWHdXFaSt9FEwkPYrZrSM87DWnRjLnvza41A/dvFJkfRyJWt
N4YnxpKXDxiPtevwKRgE8JEbSNKS5N28WaY00GZFeXjR6e6iMSpfaNKUE3CH2B3eqqmG1PIzmrw4
7SHyWbZpgQVGckLf6H3VXsU4j8xh83dMxhLYMwZYmIHiczRRfTNeOFldGTIBHjajZ3ZlM5l3LSQr
kCsXYfQ+YBqNJf2+GLdelOme6DR2MD6MGvebVQ1JeY58jx1tOoKTO8SjIlZpzobvyGZRRrDCw0x4
CJ7xifcQ+KpAogkDFWoxbbW2BPHJmZcRr87mOVFX8lBZSk/VlLeAylkGqmEkh3ECQuimiZRv2OEJ
4bvIABIXwjrS95hoOzNxN7vAgAt7mDzwCy8SWa8Dt+9cxROoeyJYna15Dl56U+UFLuk4KXcmloe2
Hacr99XhNMq7e19JVstip8meUynMaB7xR/Issju0WxrQTvsOjiyoycRkI2SYLwoVMP4h/HKjgU6v
omVkpHnRh7lixAmGyhDFVgFLoyEvwe/+PS4iXtsV8QrEi9QE9GuePuyHe2LbhnKd7EOGrYj0oeK2
66XSBXObueYT+yO7JStSvWwNhf+w0V2loOYI9oyuZHbRNY6fPg+DFKEScu1H4GTOkNC41Qccm+m+
Aq8De4YPD9W4sIWavxWqohWqI5LRV+AAhFZYLwVUenV4Q/wsdJ1Wg8Uvn3KBRfeNwkYZtJawkOQv
p5lNcFA49/U8MGnXUm1mGydZqPrIfLgR2lsD0iMsnH1JG2CXUTRbNq4EDAxfoKRgNH+FMMswrU+m
Q22bPWwaK6pN5LPbf0Qy+WpKvg17tT90gKEa7PM9UnIJ0vBCubSy9XGuvf/Ccp0SNUbIjGS9qk9H
FhSkjEkGA2L57Us9Uy3ZSOa5n1378dF1Bs1AitMcmB2ZB0833ewlOUXYbBB4gl5Ujk8CsH3RCCy2
kOfY21PwKToBucO3Mrtuda+AziQCY/ncV4bBZplmNVmsAQdE+/pR6CSVlLUG0t0DfKI3k7MLddcY
wdK31VcYrY3rFdGf70AGMClwM/qCbv43KADKYs8/ZHwE1CdtXFXdP35ITMMfjTljMa6CtbCwTUS1
eb8aMOtzDSh6qXOvExDydCLlUPCD51Q2a2VjyOCyr2VeLbcoTT5aK79/NQ3Ixc3eKZzdUX3h+jbz
Xs+E3NcRRv3w8Udzw2Csk+mbompxFUBzPyiLDPNzEQGH0FA3OP6aqQsb6taOr28H/Ay7JfxXG2qh
tbs1uQtPk+XJHH3S/o/eGDw9pXrx+nd6NwPzEiBUoj7rcw0Re4nkcpY7/wJOVlx74jNZMOSFayVB
WeofG7E/wePwU1T/5VyFDrcliKgzCS0AvOfNyndSd+PrYwYCvI0en7netCGeIA6CWphDXdViCFjO
/9/ieJLrgx0LHhP6qgD/v93aPKMAim7qXDQ05dz28VJx8nynBgx37k75r7MhhyOmi4c++sbG9DPd
taSAqpTWbM9R9kQ2BXXt3JYxGyoFOa8qjbXt6k1IUbb1eZERWaJ4ZQHAcnKxGPoyCdcbIJFxUP5I
R7L5oO6+NbueTeuXc50eRpU6lGfWu+FkrrayrQPx9PPQ65Og2TRf4iirTExkxmw9hlu1VOe2U0FO
wIW6P5CSZQPfLjhnnU+J2zTYNhUmsiU/Uiuqz6nhQpkLL7mYt69U2JnL8dSWIMjB8saAiduaH/qW
S1Q7wzE2ZpQmiwlkTix8a18EJ2QF7kEsGaFqxh2InrwdhL1s8fcFNFCnfeVVRTkpHrAI/ZTbFCQJ
SqPthBi+B6wvX4KHiJ5YCK34FRkeMN5AqTAHgXk3a5CW6Q2oUbkkfNmTnd4LmRqfXelDmX7/UH0G
jHJOY5CPwoVSihHkOz7jD08wQ/9m9fefyLLVHGX2v/yR5XNulvDBqik8S7Kc8jYgRUQJWLu1kIyJ
ZHusOxQordBw05Sq66LBIuawDdok3hp2kLye5FJX5+iqMluJZHFPFrbooCCpM6za2Vu2EtiNkoMP
BWH8F6rkTap7G3K5jtyAghRwRfu85lq8nCsn++8I1ljVoR37THWOm8E2C3xQIO3PVoFV440ZdSCH
lQ7uj1NLjfymrJEpmCmR5Pl8ULOiEDOB34zqF4bwrx0iZHdOqTUqBubwrquj/9G/E0Secql64xtu
CjeR667+lTvOe68v8DNFV+kUJE+ZH1kU6O4Q1O1ZjNDzHrBKT9RtOYwpL131Y7X7se3E2aXI83Tt
cbERIDubLZlsZ74/w5XO+PDOEh7UBmUHI3pD2yMfsHJOos3tEzw3W65j6srJI05+4SbinB7VynbS
R8PIUxJCn3yYtdYBzts2i+6eaALm6gdPNiIqH7c5yZkpJVCyrnJho8WFHj7vMHyHXHce8hRgMrjp
6ORg4yDbElQho/0iD5HimiDpZr0PeLIfc2w66FwXgQqRpNHEc/cFEcODQntNQxM35TH4V8hqP5xw
5C+dZMNidNHZzsO/s0w/6xwip9MoShvMxkrwkDa6/7QKmnYNH4Ow3PMSr4RACNgFtAWM9ku/5lMG
t+hLU6W0PU05NW+v5HxE0gcNzEIbkf+M5k7p/KkRWfNcoXF3qhbDqpLYklS+33RKsbyAcGs1xrdA
317VcqvpPToH4lJ5Ke14oVp5XbmqNH0Jz/NdVHIHdlRr/0S3+u3X/ULFBy12EEs8k2A0EHH8hgyP
gGbBr1iolm06itvgtYzeaUYJ5e/7z2oyVEfrwpP/hjwj3CAWVR6sFJfVELYvADo53rlIe9IYLXGv
gMxNdAnxgO3/YCQeEtx+3E85ElM+iK03gfW2XDA7zbfLPt37cnGUsDbO4odjd4+mtvGdDUIFDQ0R
K3ceu94VzVlvlPJf/ljxd8mdA/VfP9Ab3TbyXCv9YFtQZnA4288EdBMNhQ/GOx/RGbG7LSmQq85f
sKhXz9aG6UQSqV9oHnl87eaH95OUPO8O5Ysyrycv6Dh0wrVbvY5DhS9SpVn3RIg6pE1ZB2n3VmtT
LSlvD31ndM2U44ASYo2MN1GDHb7dz1U8zOU9je/X+RZKFkkMi83eW+RXy/TVyYmAHFPmO/M8gFug
JUDtL/QSfGrH0krrmXT70+SLkXhDuShCVkqa+uU6hq5h9hzBE5k236ME9BI4QNtjaMyjOWcNh4jR
6n67EovMyvwrwtrLzvIl0dBSFIYGStwg6/NYVvlEOS81vactm1oyBLxOc1zCWhFn29/qXY3X2TQy
Utl6Almt+8LeXpgC9m90CPXo4uIAWsKVS7VlAvFw4XTHUV3ql6nsiP+3ocAG3dUQOFZfGVwbi77D
GWZwL2yhpbScOzkJNHifGDwx64HaFt8StDtXLL0/8Adnd+yov6prf7glahwRcq3CttRnwQY95gVs
49oSuHWduNsAOZI+ITxDZBNeEEo9AwXuZ5tT60QweP/wadzGkmFyRKAMrVT/DmLO/vOj3OjXba6l
jI7YvMpGIJWI/sjXQPFF18yAoTfDTxbYbO7n/hYYVRp868tmgd4CX5gmKoX/2sH7bGp783E4vPDY
63OwLtL1X3mQRKqV164elb5N0fqzVhmP517cofzbC3fVMQFLGqC38LNXomSRwWB4K+P2rlGrmcN3
fqANIhT999Ts3Q8xDfKaVtujpMNV4sTICiYCnEhHvDhRq4NlgaSDW792pinKc3a3k4+cPVXi1EZG
l5QpPFHMHhZ8liiKrMjXJfXBRRD/qJejyUXLslaKkwCm7+aK4B2nf8LCoCiGX/3yyFVWQbtYm4kb
V1tWKsXCFUS4y0uPBh8v4CGK0+SMUraEr0/y1P/zYJQo4iFcwlD3u33y/oKyFYSD4UvWQDaZNJpa
vS2l3UMqwZ+/bjAcwxXQb+ApaXLAKcPvhF8r33f6Qfh8FRpT4SMm7q01cWnaCcaeRdUK9ZP81kCp
MspnLTIpB5i1tXJQGynX0rfseKcHFfi2svCdR89ZWSpfKs5Nd8uaUmvZ51U/t4wPu2MVDIgRD0Cu
2h9yhjHUKHL8KDkqnMnp8NdYQp8NeZSM4Otq9tbnpVPwF8NdhfMtWR0F5G+innQSYUzWcxPuZm/0
3ARs63EpQ9wwhRYTZQRzQ6Y7ce1SfpIepyj3eJqV5xITqALBSpfamw6trvW/Gd/cAFgZY6dGmir5
ILe+DQpfOvd/AQ8GOdsaTdMl04iSalegxxJfY/toFiIToovROSS615b2OLau+Mt+NQXiq0qh0vh3
2IJnepKGLDzudkLlTiEUN5Nf2swdh3EBRM2aS2W9XD1eTSYrBSiTjszolOrvZIBa+c8wXuuLOQiu
N5uwblRAIgfbaHv7aYyF93TQslJ6B7gRn6xp8/n4XBJdGdk7m8xDlTfCr5Vc/2OL6I6X+7AEUugT
z6yB5fykYDKWMemL/4zWY6IoT3s38AHqBhK5P/QwekDamfRe42Kv9TESkBLGeQIyHUsqTgmEL0fv
MmAVEea/Kv9uFBoEf/jN0PcE3oI6VRYa7F3bLVDO3vzq1I/9TYKTltfarwifBmsURZ0UU8rSr6zy
CYw0wnkC6IEONEb/EBF6Molqri/TtWhyBq/3NoJBM4JtFDoX/QrWJz0mHhQJvD6aO6br1H8ie1+O
Jlg7NY19WR+ysf011HGTu5VWicw6X4NZDkuC3EY7an3DcaOeOEd45lQBYYnW77ykkKTBSEuJ1x5K
vGiGAScQ3VyvLc6jm373vVZFBsr1tIDw8DOpXthV1fsisMotqtaOHexQhielKBMCILRTV4Hy5X8h
joCSY3U9poRfmxXv1mRzmcOSXnxgBMEYlkJvg7822cQztFoOObZUYQFjQv4giTj5Acckw+DNdWwJ
PtQ1FVb5garPQnTN+W04wQqj2w1JkB7H0d1SzMxKBDvn0tyKct9bnxjxAmkvFkCU1MosCdwFGqEK
faxiwt8k1nDHg2sQAQn2JQ+qtB+mIU3kWSqQ03G1kDcRYJpdx8h69acmb3g690NLHxHzTgi3pgjA
7r9RtIzwNy6B+lTayX/49peIdjlEGss5MUOfHxrgPLoWoicW2LrTFVK1+ivcOO+SgFqYPHxxNKLc
F22fEMITvm7iUcUIzy0Ac2nNvIBAW/3WSngyfuw1jS7R1hKqUQS+kFy1ZZh1q5UJ6UJ215eddTuu
tVFCaPHwn/dPG6iUq4k6HZkAE/IjKL5Tj449uHvUFnnw3cp5JS6VwXnZRaH96TWp/YDlzescY9Zc
GgK0HoJmJpPOx3pUojXiEPrv6sBovY0NurKFYgVQPqHZ8KDDkHF2rKQ0DJmcTy39WRvIhr7P2PfK
dKjzVzcobQQCRVsgfjEEJqQubzCwsF/zUTwS2nDVfpZ8tnXFRCpy81eiOcl3unDE/KwoIDml7IEy
y/G50HALPpBRDvC77Q/iHIWtJVRrwn1LQVFu6lio+LF4W3QmFP4ibZTL7Z9xawwkqdBEpSKQNtBY
0bzJCe6tYaIJTTSgCpe9vTVm3qAvYpRH4MZV2KWhAwok2y9pR6jSfA1AndjMHY1zd1lddRcwwcj5
Ll5LJ30i10QuqK2CuXqYNRgEbuo3jAs2dZX5jg//pjgUDGWV/2pzhC2Fl6MP42QLCzzbMSLIfmhn
teU+IKU6Q+bkH9Uq6I25fat5HFZEGhTBQl9P3C0v6KKj6vt7o7/d9neOdAIBNGBpa+PesfRQyxey
w/frvI3V1IOU72BuXQkL3mIEUNH52qJEE62WgyCPXtkKGHkdGnQYXZ2Etkj6FMV8w3ug+NUkdOcQ
Gbzk9cf8wMpbw2xBoBp97JxK+AuBJkA1+hmGd3Act+V03vKvifJzwfKjVNdO2pmmmQGy67h6SS6L
1lllxIZF0jk6LW1mUbOGb11xJirjhWdYQKKKDxnju45qqRG/kaY5rdx185SJS/QrDjLrpSkmVR3D
mdPeJ/E/qA6v8evfEwkaqvYhZgy3f9/jjz9bp3nKcoaXSYSdSV2mVwcn29D+PzntqQfXiNnLcXA5
+UrZ/4Fa/aoxtI7Ew/oQleyN3Y5HEoJkrSV856kAbs9Dn3/yufIlOi0dHquQCfttGp/johlwRlJb
1Ln11WiUnehEUFlse4stHdH0n36Mb291olJ/2YkM04FVq4QnXLwdiwAoMlkWl587BwULcixZ4Xnk
eRQ7IgdLJ1SxeVt//3OTy0bhLVnb4j1qsGriDRotkquvVFVxtzT/S6Upob7yQVKtnyT/U7S/l+f9
vVjlbihL+iU7YvYDbHEap9RxNJdl4E8Iptp5fyGm/EEvRsiIjB8eM4thtLSR9mgkqyY5k10hma7D
3JZ9dsrZ0srsHI1Go89QwfJN5nvWMNJTUlwTgC8vY32IdQcdBD8MjIzojJ15Z8WdVZWGxadhLEZJ
WaLxjLHMQjltUR8m5MH9vYJz5n4HdSG0fheoZecRazuj/mB29tsrrkz5qv2+ZibjHBbJzrj370xY
JuWYvQE97RKl+uiV4nPsZlohgaFYuwfHdqSFzdoqxkJu/VBqh+NaLT63aVkmsnGWeEjsDYboxtxo
d+dqRQ2NhQs6De1N/tq/hcPY8yAcejaLterwFOouNTPWtdjEZvvYKNS0bZ/nqa895DH8uu1jD5YW
IBp9ldBtQf+WDv5c8IqOL2jBRwwSuqEg+gXc2zbNIPW7ihhL4s3M4FBLr3lGKEwu/hdRyerHOa5v
N1EcD7uNgAdz8D0VQ4OaSd1iem1Of6CxNUOrnK5vtGzLL4g8UA5S4W69VJ54Xdsa4ArLZ8w7KRBQ
ggkawtVRYfV3nETRa3NbG2hdZdA1WUY82VyEhXIultPR92snTQ5FujpSwyZBbWhFRzJzY4HiRfNP
a81/vq3dtNv+E/qR8FYEU8KefFhciZaXFIg9LQJJ7zhu/foO+zQaQCiMViam3tV3AmKBEA7SPfZ2
VokTCOJRnu64Z/If5Mr/kG7tSHpEMEcz60b5S6wvSbhoHaq8O5yF4pZpsm0c3bBlgF7blG44Xe2H
46Y4BQNXFgzI+8g/282REcC4GK6IT0AzMW+k0eTVg+RsxBdAY8JcibEYF/R0x3BiuNxf1LEbi87D
t5dhD+jfrBZw3JoFTw4+ZKZu9MFIvAK42lxhQP7cDeURW1N+HHsM4uQ7fCjEQgUfCREncll+76r4
vdRzzUIN+9ASIv6MUSQJ0Y+K0fcThmOrnnxvKY2+vznWodzIJap7GSTb9D9QKzzNDZIgO7K534fn
Eeu5LgP11LSlKwneK2XsPT/toTjgFWpWxgjCKSCmHa8arj3hzzu73AXr/PP0Z1UOidNoPu6myuxv
pmQzlDUCwxBrgOyem+/rTegXJIWWmoM92R9WIYblv4R663L+e0ICkHJpa05+NntXD+C+XeB77fNi
kn/vWw72DJvl/v5YnrvflvZmlk+wjVITlvvQiFGLa79wsUktFou1sFOT0y/amZ/6qaRbWXOqFsy9
X/LHFLC8IS3tDcHlQEHv6ozRkw3Q4XTjXqoHiVJGfh3whGtm5Y4nqsMprc+WrgDO9Hsa2jP/7okL
4ExR/VMnQ1pMgJOeNzcD5IW1GaTbKQ+M/UbelHOyHoc0VRLcIJzxaZwLI1JadJW2ub9DOoxKjKjl
8nAqoelnPVnzv8tUof1Ob+v06iVAMEK2sRHoAmkxsU9PGB/QljuXBtvu7YWpz0uz2dmnlbj4IAYg
E57QHA/fmOK4k2M+NesZsmGyMWMWopN+jcoO1Qfw4cMcwYB3Ap95mWuvyzja5765h3M5CN7cCrg3
EBGEh6HwtTkJ9SCS9nbWesAT+QiIgf+59b1fJKOKtXRFQG9DekUH3+xUZl1GhGdgdiUEeBgk13zQ
3bJk5l58UWsFR0knkuD4RA+lcBy1r3mbjrz0h7GS6hYvnpZlBziVE55kmr27VH4A8SgBki+iJJUh
2atJRGFD5QzE6Uxpd4h6IHWVemBuw/8WnlkrTkgVo6R7sRKofXz8QK7JTdVsgvKhEavOgvQU5sXv
iUKNDU208xWFkld5Ye5zWVTRp5yOS9UE2bwsitfNZ+MmBluXWBZuwixwjO+Dm0K6JREsO+OtAaof
8i/mpJBRFa3cHH9g99aCodJNePKlneVIomrag8M7Hmin+rsq/OK2wJ8upJ2eNfVt07uvVZTfftoN
Inta3xP1CPGRdb7IKnmxzfmf+o+ks6iTiD+n5JlduI1dHk/A4iBywYAZmLoL49LYtANT92+B+SpO
7hJZNTev6r61GjcJSrJyDphpZ3hFrUlA/WarUvXfEdUZGUEFkKl8pAFx/Dq3st3iSbqeMhSA1GuV
FcRy0E5yWRJXn4qZ3QUDGedn78IoIPlNndqqq0SmJBuPWBz/rCGmKIaR5jItWQcTA6m3+aPHOdVN
BwMVACjbz07VoxMGqmBJRCpkTTOW/Uuiy6vbtS0XMaKEffw/xpPl+LG1/4z5V9tkdxJzB7IaVNre
GiB2O9RNr1trD78A3oflqkVNhfGo4L74/y6EXQUl8auL0B/FOX/T6FMZGFTxA2yxsSj5e/tLMHdt
I+meuIE4dsIgusOf42/Lbrnxbf+xHgnNdvejn5EkihSU+ttJemEfHpFl0Db9Xb25/fuLBxQK5vKO
aSv0vA5vEVjwDrfG4GffWjJlp83G+X0m62tN/IPjxAWCc8/8vbSFoJB81MYEYYgzNLPLE2KfUIrH
+Nhc81+Fp5g4l9Kjgj+2Gj7BW2XHhyjh04APvaw9xPfo5DYSI4Mnm52aW2xJPp5wXKMiXiY1k6gl
AlLEwjgWn6SMFb0fitj6syS8P1PpUiJOc2IhTi+EGcELg2esoT4J1W387Chi1dYIHTd6ioEohfJc
K2yiDGmEliiRg5UwXnHkdjdzXN8StGLDCVrjnUH2kTcKxUPmcy93SXYB5XfzNKyr2q168rVDNOsO
B1Gfa5NqVblg0750tBUzftI2ocMG1XPjeWpTv7Xhs6kqGOjCajjJg69t7qg3ahNE2SgwmZ1XBMoA
uoFURKaF453JDBCdzBYzAPakP0hOOdmuiIXOTsXTFFdjlJyFTqfbT51CQiXIsOY3Ma6+3QsKZEWJ
TifI58j4+BcTnhIYd/bTCrczgFMEyUkoLETyHAw/aku6S/dHc5/ZBZ7FncnAoZ3SQSQe3TTzplJP
kPYEDO71qBDWrpOrnefCPwCetNykQe5sn7d7Yln3pDM+sTmsjyUOCxSu6MGNiEI3e2tTC2T4ou8y
8INlEWjwWrpuevWobV/lUBNgLCDXmq6DN2mil6McqXTXM6kv0GflLZkPMIvZ1VMbqw0fIoprvCVa
IMPSy5HaeENI8PczLVJ43cEt41Zj91ICrVIDWAhn0Of4/cQEQ6ktywq4Kf41XPv17MdPTP00MKPE
I7X64FtZXi71gByeCoXKTcslX9gq8PRuMlV3Mvx6XdMAkq4AMd60Zs4HcWQ5T97nlNcqYnMuvnoU
T4bHR5T1jJvL3imadsatBPg5QBFcgePl3t/1Z+AaAq7LBtI/dgkhMC0RxMn6tHJ1nQhsuixkdtrf
9ff1mOSzaP5usGcPmXVFeyE0rk8eHjR7sZjihsYJqnWJIFw5/MPJIyvYVMuQVmD0SVDWa05qIYq4
F6dH0IaXvfUkJiB1qB42o0B7zfZpzRbiAw8QYLBFT5L8mGRSzlpWETmsG/VScy78t0hf1Bn1Q43a
d1gWnPBiFnrJZEzjt8eRVpSrQICIzWWsXwgXsEKNaMno4fvwtYlOnn79S0imLU9+2mjdKpuyi0nE
3kC8I0XFqn+z7Iok8wapSSjOWG8NfIEVBclGvgsIHhYRuCL5GJU7V4nGwdi/CpntIzmK6FBedVPS
ciwdHzqS/DXI1uyuSHuclX5k0eWSyZdYxbOHGD/ZTFFmm7R4PmqIpSmphgEyMcBKopSdXXNlS+ma
NikqFI7uL4mt1WgahQ4ZBYwxYKFcJDuEsJS14lkx5RtVrVEMCTfPYUA1M4j9TGyV25kxwV5q3cxu
+KSAQrr8KN4xeubMX8pnKpYUK7zwT0a8fLv2UfHEswtsWdZl8OALNaR3xEuQR0StwqkvcDqeLbPn
m9YRgERn9rvUqvuuXVvGrDv1U2mgT0cfFaxflgUJlM+BcBQJjK2cFzhG0lAYAUv8zaOyUnFsC1d1
4pfhLVxu52h5ZC1NTEnlZkPBWESkZtWZvDwGj6QRZ2pezc3N5zH5oeHEZC7q0TXCUs+4eDTrte2U
3fQqifX5/tMNxaABk+gTjFhZvTaDSaK8nKgH2YVcTTqdO2OAXY++x4M+AnIFZJv85IFZ1J5fwEBi
4yw4HBtPybtzT6YwhsqpEeBOyZJ1/UQg1QjGSKTEubePi0UdO46Jk4fR0o/4WwMqegcQJMORdlb4
2sG3rWlHKiXRjGWOKVlgSNBcC0hnhPjWoBsdtQ6l9Wuz8XiaGi9JCJLEOlxFdsdZdgz0fWVM/tIW
cKQtiuK9xjr1/PYUrQBV8l7R11uSkalGU1YTZfGy+nFyMvUYAaXqNwIkkC8PptXvOzGkTQ/5qsNp
+We5lQgDRQWlP4itIqxIT2wqZb6VYw9iIT8KrFhAVmpR0YKGv8JO5Usb6MAluZXgTc1yIHq1flB3
9u/YrB53MQN7SJPHCMUI/cS2tsarVvFeMUr4M3Y/1f/zI8XHPcxWsgo0ZgqEOPUK4LReJf6ekcMr
57xlh+eXvFCa+2QloURCftYjVNb3o7+/OHz+PAwpp+FPOvZ5DPddtqAVO4mpVARZFXJYqUZrfYc+
KX05+FQadtc9apEHvNpGx2ByDXOe7PJkMe6Gkj9+kOXwYaUkEhzrFRjO6J0YKAdHXlUsHAs+lA19
VjJFpZrtSBUTU+YN13yMqukGwqWbTsuikj/miVJLf66t/FmjJYotpsLsGvkU8gYf00nLgi5PxfaQ
h2LhJH4SPB3TBEYNP3saLA+XwhUumJD3qc7gdkQXmD2HLN2YpkzYPA05GuB90g62RDSjbz61h7fR
Kff4Q40j8gAd2/vWYIwoXB5Lyjwg85/2F4azD+kv0NQcf/WX/ozw6PT1cYUnSTezEXUnWjCPuoFq
9ZbMajVgFrEkMSU7yRfFSnGawkaABWD0kevtVGxQIwBTAa4/Ux7MXPFURVaY/7+dI9Sc5EY3p/6l
i+TYM8Jy5moYWmB9x3xeIPUNQ1xKdkcZDXYYrD48NkcUANeDjaio4mD/+HcouVsiOFRMglLLC7qB
mGqMXqOnAH1bmlxPVobGEMwcDo2+rp3oJ3JnsBWZxxvPRzoE+gQXlqcbqS8INxIGR93R1H+d9Wff
v+uCSZLIpwDtmiTU8i5VkiRX3sJ0eSl0R/cJwq7FJcmeEsUA9E2jNOxs7YUtCuzAixA3Ebvpdkjs
xx+giIReCZ9NeKSTMsGfG4CF4uoMBiMfsIiFxLhoeA0IpTwq/EjeaVwM2TwyQ5ENyV+MZJ47t3T2
Qb2dXj17n4BjrJrku1b2AjQyuhK7pvVxzmovKqt0tS7m6J/XAZIEFJysTkui4b7kki8/Kdj1vltM
Sq8ACCjwPKZVIXbK5zOOTjumZ1l6JPo2MusrWVWy09u8mUrDdQl8dbyySmmR6X+0hMiJPJJQiVZD
q2VxK2vp4xxETBA7o5J4Bu3mXwbp3NsjTWAM3fh8IAkE2NTgJRxPRSe0qGFgJbX/kwhkQb9mLTxw
aEfybUC4EKjWCdqViPMEYT5H7MWXHk/V3Li/WjAgfEaEJYD3MCB/lCK4UqVrjtq9Egx8NGh8Wfd0
2ZxAVZPV+0+5RtcN8VUHzfe5uOv3n/Qh3+6HUdIAT6lXsd+4VH4NKFxXPYtarm2MNHIDa2aZ67mi
ak2KxrMcU0ZK86n7ugBxmz7eY2alTVFZXiA4cvqQhTza7r3h4nsRuh1aMefkzYnDS8AlocbSb7Qt
EcV3DCqTcM5l4ngViQVKtlBh3U+Tria5aHNiZk0RW9XDUtDnmMywMShIfL5SOwYbD3SPi2CHYTAx
3Jp8nBbQ8d+TeoD0fIyiIL42cK5w2QhnDsygcgGCI+iRsHPWbzAz26yLYRHUYxjANx21PTIlvcr6
rXHrj9uzMpoQ52OhNoyAS9YaCLC8vfrLKNt3OQ2mF2R5XBF+xbj+JJ2bfDsOrF++9uKIYQ1jLXme
JQCa6iEJHnRBL2rGceLqQZOFIxZR1U1TTSgrQR/CvzBWW3ubIMIE8d02kBysJo8ptld7wVPnpS7X
s3eXUF/tMFEqY0EYTqjhfvEpvQfT2jqdSjKEgPnIzY2XsT8G8LBL0uz2c1iid/ddDlx/qv0F0uif
QibhWotGwGAIea5mKJbReArsDcrTD/OC+hPlktQ7xxyI51a6L5AY8xruQdrG+gKetMiHlfLwiYOL
QI2mdPyVF3YiNoE/fqEUf4Oehd1dnQBL2kMYio4IUkJ0xPyuAGBhbG46BjLYnHlJQtscXrJkZpF4
sLEZF76gqVFWOfzWeqkprRG7M7f81opqAQ4frQcZ2WzQ8oTKOcN+zSiB7pKOnGCabON8rZs8BooR
wKPDUYvdOaoXZUHiCa28JQDjCbJB8Ej+aRz47IKfGdGm8p7yTj91lfL3+giOA+XVxUCLqyJy1qDj
st9EyPqGTu2U2d1q5XDmb1oK1sFMshpbugb2XQ0berlwG7uPjzXogwmbptMaeAGdPy3BJsBsS0r2
tUfp5Ko12YZJMUgYc5cyw9gmEbeCSibqHXd2vkC4Ulo7Rn4XxcFIuUN9t1doVtU2Q/rdg+HNwvPJ
0LKilhtyKumoBNnFKDO1Cuj3DEsz3T1Ekd5MAFv2Crtb8ghu8gU7xhOqV7soLG5BZds09mYyLFc/
Tlpl+CRLSaLX38FL3ekEA9hmscBg8DF9dKmNG6w/+18mCRIfqtLA/Bl4tCrZzEvPoVac/0KzYSfV
rVo/75TF+aAjUaxMr7Rb7Scld+6gFALAev2FiKFL0OQPvxwvyUiVVBE92Lt8B21g4/BG/s8rK0tc
CwcEfPzAapJwiPx0BoO0eQHfuLG/On4C435c2+oVErLf9MBy3PLRkOlSX1Tyd5nKSW0SG8ySjT/K
w6Z9l6eiixrHO96i0IgOiUTi7O0a8TQUHN93HdqNCXat3tROQXjiivjSYR7sgAU9tpZwFfL0Mx+g
utmfxRHFTrgZdrVQsQAlcBKUxZgExLz88vEfztTkoQ6TdfvuC8kbN0JfjWab0ewETtgKuujsjp+T
qgLTT8DQxrQFw9T7HfeG0+cKaFRHr1t30rnfUELE2ego64Gsie0fAFu8oqgt9KRrPuvXqPb+Tf+i
QtwX2hENf15MJaAxDBKlfBMyI/EuO0VaxlxqHVXV0cnB4sJOhK3HRZgfX+1wLdYk5JsSWcJUa8Rb
DmuK99z/4eNT45HOKEkQcgKqvKs85y73YLfxTtYV/wjGZg1l84iwTXP0v8KY+ES4hz/gene5NKzH
C3HMle+TZwivEU4G3IkQm+0YTUFfd5pn4/GJ0oYrruYvia2WjyGgsT77GKKDBj+r+Z9mQaainSlR
BDJiraVp+9v71b+7KlV4Slt6zwbfhgNKkKtwkLlvc3qUrgz3Kn4QbYzV2QllJTNmbdtZ0GNnVaA4
4OLy2vnRjKF22pt0WmlV7X9v9WoplCMVY/89Z2P4lREM8bvmeZe4roWF2WAI0pLtXoZxK44xpzUO
t7hmORehaUuofmzpkpG/ne5rgvxl8Bb6awJYIJOKLOfYWTZL1r0XtHMXG+In9wnHM12Yh4pFHIH4
sdLalaaEp2BRJ2Wks69kgEZAI6JIyuAAGzViImBLXilS7rVp7ykoJ+SelINElMdeIiDevsQf3927
YjdP0FWdXiuTAbTXMQlReg36CsKMLJ10izJdosTM1J6ORao1zbNLwMbtudN1tMMU+ChmJbFqdQu+
xq9rnmcePuBA+EqgWNMoy+u0Vf6aR1dpbweTX2EyBZZp9xdr/zCBleFd75prHu1J1CqqZrY0l7Jo
GMn8Lh48Wk8cHRd0pm/217hH/aklHrOqdjWWwXzvAmSwhRFiA2uXVnwcLJ8qafsgu3CuCt5N6HAP
7XEOyspo4CQLfNXhTBcXLD0s7HvwrL7Zw/BcQ8JHV2IltLG7Oveaoo7d3NpxMSGDcFPtT12eIBRG
J1+W2VIG0pHzipEHOT2PMVaVI0qNZpGMNiVxtShJPUMPT7Q8df3t27YGZyOfJ5OxW97z4zW5icNI
I3O62aNkyz/6ABuCP1y95/7Nk9XxG51oU8IG/z1Dc9s45jPi/0rGE5ZKMDtPvxIqGrXCUrFoCYpV
BUZOeYNwGnd5BkhzMMjvMPXf7oJ+ln+C/AN8Mwqp4ragdYQZwd6DJMqY6UQvclEsvvW2kaz9c1k0
lOTERvlVNF+SW8/C6GuSNi9t5Z/rSXXPSu/wjwQDGV4i7GpibfZTG2niIOY/BZUf3jzZWp7OtSh2
A+9Qt8reOf7IB5vPdn6hYcI86iF9Skfxo0k1lle3efcbkvXkoCPiYSJD65ZVmtJk9BHPBdCT30d4
IWakukSf1PeNPemgPlj1khScG0LgYFllamwEI7vghkN4/dz+6+HwnMjAoud8GlchT7C84/KEV8BE
Ff7lsWp/fB6FuEK6N3jLu3BktIcX1pP0CGJ6RlxYLQx3u4hlYk4/G6Bdnbe2QyZxBQxUTS4Rdi1x
ectgVCTDbGfzyHwTrra1ZfrgSI6RZEvhr3aDFbHVDsTO1nqKw86oIuvtF4DKRfHB5GCq1+eHdqOS
34fOzKg/x3WtXObla2gOMRA4S3J2d+sVl2HHpiv5UUv4xV5gbyiZp3vsKtXClI9fiYsogRCmC2A+
CCKM8DDCrPCfq9IXbKGhDbiwEG+nfUD98eeroJMIoiffwkgz9/Zh1OIR4g/em1c7yYaHeR8PA3fU
u5UYYOMJzRSXuun21GsRWDcPGSAVSyFlwJ0uqVdrJeV5TcuD8CszWigOTJLwGh7w3l47253iSA2r
hHmxVU563RJqnT5ipapvQONPIsJoUzpzFLOoMindWZ+Dawh3MRaFK+fdowB/j3ETOAuShKzgV51+
eSbCJAQySa3bprOWMyoa7iAdFV5R7QdCme2nb8ySEqQsGQM8DkC7ymaUknh4BhnCvrOBGJRYqAA6
8Exs+kIS1FpQyJBUefP70qJtm1KwuZ3NJsBJJvR4kmfgLgPeRHcnUN8Ns6hRDaPNP+/F0zE/2tmS
5MsmEU7Cf+lGCf0TJh9FIxvEm05GwsjNJ5hUjwxDM+OPlFNf7DoZj9xeUofjQYQmXibBMx7Akyoz
/lUf7OKH1HahoUF5LKvTIw3hyVtbj+1ZgHRgMhuzF8QsZ8uoky3++NqB1UJrbYsKWABNb6UU0A28
ScA1cDAaLMcCo2fLclYSXok2owl7WA4RE0m8cDh/EuN2qflJ+gxOTkwe5GHQoVNkQUzyktMvzl5k
SWmE3xmiINNMszecQy8zoXvttyZlf+cRru+y+78fIFP4UMlz/6+HmwUEGF631iXLYMxJmhNa8gCt
QLsEfi+B2F89b8prLiPBry1SzxfqyD5sVYejecP9B/Dvhx2sBZ0f/nxca0jzx3/4I+AR5NXvNBaw
utXoMsWd4G2eYk34xrwW73RMW1pXGhd8KHv0LkEg6w20lqLzXk0dvZl12yeGxQblqbmUOvbCE4Pq
KZ6rlwEv8Yrt7cx1uM1NvuqepZTO7JdRjXaibo96rdro5v1ppzP01DEMWZAyTWsoUWfsiAbjFc5m
KaFKSEXaASHKDRY53+e91brCLZSo0IdBeGlCJYz/OXWmPtM8qP56NA/Ljf8heDrJGjIbvrcrFDJ4
alhWulplQ4EqRGt8fvY7cDa7XLQeLFfXmO+u+0NCu88ku7QtvPWHRvevLPvsOfdbr7E6lUYdHMoo
3MpfPqbea4rxoYcUwdKs5HAV7kOxfnD9RvFYH8xfG3X+hG7tPiCQjt0r6ys30GjEwZiAP6b/hkQX
6bYZ/TA+V5VLFRmFbXE5LKUawUZ75qwqwJmN0xkooxv8S0XcIVB76Dpv+FuqdDpPR4voCP41maSP
SHOWUFzwTQw6nEp2/5Sb/a/Fhb3UaVvQtQ6R3W2iVv9PD/b1za13aM1MJybN6uqhr69RbbIv3Oft
nDI2kxQyShNauJ5C/qKNAqMqVtLcsjhPHqhGPuzKKduZOHawT6b2dUvftr+KnlNskaHy/8ialI4S
hy3rigF05+2M4N70s/mVlZMuu7w67pVks2x2J4k7+SDqVHQh8zqtFQSORUKC+X24FiMsDoTcurXF
qDJnBTW1+j7nQrDIsgrUDNB86hEa4H/pGEeFUhKPq6eikmGdaQBPRvvfLymzbFQ0twbagF4soqyG
6BCx9WUWxbxfkShTlYxjgGO+ZT7PS5IagYwR/OliuP10ZtWI5z7g9EYqwlvpbustltlZxY6yIIqP
iTxHjX4kY4amBvDMWXCNPoVvmmdG2Zx12ggaTehXZfwKXrFacRg9gcR/OmFnl3Ki1hBRtdhEVWOC
TKkHCW+Ukd268Q3m1y568pZE7TaFxRyjLlHZhLK6jcvW7eZ32RnrNtxjBgAyff99kromZM1A0SoP
J7xfVwTbdsIZFe9+RWabPEiLosA3VlWWARb+OqPv2GQW39ak3BCTNnU9C+5kiP3AsVsWHUi1MKnk
G5+5rEyc2aFKIgv5G7LmeG3q+mqdau4gwLVtKZ+CM4O+Gxs+DxnANl+lvPHtQlNxo3K14QyqDoiu
xSYobJSb17ypbav761z03U1W4J0+2Y9iNf4aQdBxJKpgBlMVFdnRx+olt1iw930r6KDWn8NQ35fV
SF4Mo0nqC7sfDDGgkWOLm/1yaojJH8Hle1gTT6HhLHNsFsUL+lul5wCWkSJecBuJODfg21U3Jqbu
Ilpd7lTlsSezRvFOflwsSGE8pX88ptt1S0nO12pkJlhfAkOc+8IyaLOG+/YCBDGb2NSxC1Epsygl
UlVrxxS3Jxl8nXoyAB7RhMKL9EssDhAwCeio99SnU9U3TGDSpX0c1szxRqC+z6j8DquSiCbifKqQ
oui5f+5Zq7AVbA2OtopoTdZmII9gjhLAfSRgDb5wjm2vv9I7TJNj34WorUUUlEv74SDO3B9xiDO/
fO6VV0xQGGrQ8xiOxSVeTp91dBANu2rjCbDWE8wgKf3II8wWaJVSQdA+mnZaglm0HeUty8XIyJEY
ZI5P5BZBefn8y91r3oDUAnO4BRuzj6hi3twRu3lLhuBZp92xznKot+cmf2gN9aZFazowi+zS9YwP
zIsNLLzmVlblDTb4Mh5wZnBAjjhL871Yhtc+72rjxfI1Jbqag00f/SVB9SimzgDL1/DeUhoYYILq
lsWUl6GJuiVVFx0gcF7pxG4nADJil6F90qyw61nwL8xFP7QgxcJXH9SxOR3ZjL56HFPMjsmZ2Yu0
bU2aJv/XkH2PKWOZKWJYBBK+gObqmyJlKpaunG+thEvDO6/irfYCKo8MT/64NX2qOb1+jJKtZmzz
mV/R3/ZGgJj0DX0J6FaPgVzKeYbxEW+Qr2puKuSMF9zKJshD8fFnLGIB7DdnIL1AKEctCcY6tdOZ
E0829pZ2WMIWl0z96uMgN4Y7LcoeG8woJiwNuVI2CZjib4FyLpoCID2MF6TiZVG49s7YT9IeTkra
OQ2y19SMXKr2ePyydCRM9QVI67dGQx4xCGn2ka1I4vSp7EChTAJKDCh6gMt1otX5LrIu1lvj4KCa
XeuTtzFSneC/fmfYOBNe98gqnNbmv7eFTxKVtj4nJLm8xzL54xl3hAvPMKnBKMTUmvdxhvwhn86Y
bysl5NcD1fq4T+SPtZr+NHBtgZ4X4HwBNLbc++3gzE/H2S5bmDvzk8fFEs2Bg+jjXyiqNjLbt6Aq
8ov8Chyj/esJ1T18nWB8RP2ESIQ2t/UnwW0FYyPBSTqYHSGZCNSmOEaGCpHJ7MFfeoEWA2VKlO6o
BlJNBrj6Z+D3Mp6Gae8Jg7XS0wh/6fYXiEVvJcfeSqAth9sHOmVrfl/t07vFE5lvSPGYfAh059x4
8Vm7NOgIJaf0hRXxjAc/V2Hif3Iru4qDWN3+V0aw1VxWa+5Ry5t5apdFzHRwhf3QtfxtSXKguV+g
QodsxKRV4zYBxb6TMsg4Ouu3QBHa2sPqv2VvPdUYhOryQ9aEmrwBru6kg/lPZCLVhj+rmZfqluv/
v3PH/zQeBK3TcSLk5MQeWv6fMSXdt1b1HPpSVz2ontRtOXpvC1hPccO9hYZf1CskYPugvb/0dldX
INHaLUOCwkpkGnkNYLijox5YB1l+vhoNTFzmd3MdBDAxgmZXjwNBNa51sG8/1Pxr+m25AcwihwNI
fiVuXhFrYyzjobiJU52q8Dw22mxSnsZrzMJ1utLIrT4GAWpaCCQdXmOfQ9WtbR8YXDCgqxZ0iNRP
wqaTT7NvZ7guWKCBDZ5G/JzaX6Ju2dBRFhAbgvKfKLBsH1W3k5BHdpWlzS05vz9hFIVsd7sWfhu8
h/h8noEp8yQCT41/A9BSFYeBM+U9j+9M3AB3ayEmfQS+i7WyZDoSpVefRz9s2ImFL/jQZQMRnK7K
fLT4Wbnilo7Q39as3vz9b0q7aKFK2rXcbGiDPo6wAy1r/9gjQYK6e/faBh7qHMRtmzOs6hZdg5DP
EIN7G74D3opMjjwejmKmBkvSd8WSL7Px7qAEtzoYIZxlSmCVv/i994y3OulKpE6IeLfFqQN+/fnD
MBCOKSx17Ls2LYyHrOc24OwHNOjQSssiYqlGiRYweqYBZWWoBcgbf3+YixBzTOGs+wsprw2pj5IJ
/2k78NV65I9+GIXhsJrjSZ2dwPhgb9oqXPF7rClbj4VJNaTsT8pgt3PPmkxLTqfQYEA7ROFbrYix
evC4N102hDQkptIL1tg5SrvOucS6PqfDfx99PocLt4Uf9DWVaYNvnG/36/+VharB2OZLm8xqQECK
mx/VP47SK2VknDawHUjvWed8Oo87g+Q0g9jc82SUcgtUwUUw+2+ZSSbDM1a4ET2+o/FrTGCvM2zG
Iv7K7mAI6E5Hx5rJZd17xWbEsVegyxG7FGrD9irOKBP5T2OjwOOExVTlUxcRgBm5kqaVpenKl7a6
2so+EsXqQYvq2AmKwDT8GNjWNLy8dZITObqJRGo2tI9mchVSpdJhaS1hz00lUuZM8RTcAQMgJohD
1UeqZIi+8LJ54WMih49xou8TzAD2xuEOrrrwZQsVIEZQr3OKIJKw3+5g0PdMWz6wU3ZDmr8z2mQe
E66sqh7T/tP5zUp/npRaCX70Si54o4b8QjiaHCOQNQ1XKnCWdO1+cxcJymn/eASSY6LnQqCsxMI3
3g5zOLVlV5QnVU2UgQnND7RKQ8DWx9K0w9WyfVk531g6fYwZzQ8Cg09aZE8F3jbRkjUzSTrkg26E
EIxjuQjUhIR5i2FRKMkU+6pHaBuofXZHVcN1Xl1faxPuX24Lqd76dWIvfzbL4Uc0iLBwLgE0TST4
YbR7YwdN9PMTyQvcnB/U5sGItTMPUw7apUjWE4VphEzsfDeehiEaWhL/SOW3kYT3C4dtOH4G1aCC
3k4DUzeegdihFC8pAFDx8dvKjN+ZGfjgicxZYc1lLFJPzbgOQsf3JugWTctpp1ley0qgKsVcmVjg
KersO26wdK8zTiZQHo8tujJcnKGonMF9WuUIrzkdCJDxIEngELhXZ+2mXcNP9hy8WUgxU37J5SQ9
W0YjHnVrT27/wXJ3aAoAWhBB17GqcXx23/scJgdUF/3YSVhSjF2B7lKAYPqO5v9Uia8JB+7X1ey3
7AapB906t2iCSwLar1cB75CEzBQhmw0euIrDuWVbi8MlkL1esgv9yd2ltFRK6DizxMi9ppV8LwaE
M4x3WrTc9hy6ePmGn+XMSiiUhHPh1Wz45a+N6/Q+Qseh3cjjDiF3yOnsyjvaxwZIdxuo5DleNJs/
LXu3QvrNqfF+FXqdYIDfLQ6G9JfstmbUdkJlUH1SQnK6DSqWIEyncd/HGjLktWnOfbJcwCP6mKR4
r7yYOaBJHaEZUPgX+vkRxw1+oykYparv15YUo18HeAHmcu+3WVDqQD+UWbjF8pvDevkFNDem52OE
irEhTzWeHnXqyiwS0v3QratSah1E5Zzxkde2N9FyNDBNFrDJkNyaHReJdUP1Cn2G3EqE/zwy+NYZ
gSXMqS8VjOi4isWjW4zBlTEpVLBgTdmnmy1QsgqMpg/4Z+uCooKdQhXbzmDTD+YFVrtgsfHPceqS
R3VWIyCtMKepmFsX/hxhpF5VWZ8rbGOyRnHx6ykOsdqOmns1JdZKR742W3xs2l5qsQbhK5nswiQx
oqAPcT/amWg2ARuF8ZvcSkXJP5dpE6Y0X5uhfrmY3AavtBtBMAizhaMrEIJulaBwsVnNUjVWvgC4
iBa5NeV1QzS90ygq+XJ3mGmJ+qjBsCZdzY9L6zY3L9RK0Kp8GeKkUMJgNIJygwWw8Vp8ofz+TUIM
+qvmufxpjuhIsAlTTir9JFIjpcSjpcQr8fv/I0yLQFXXsWzG66c1j+Yad3qDydSWns27xW/MshLb
6/WIP9SUBzzr4oWKrygxu5CS4RRdAJr4PaU1VgMc2PwittDD9BkUQ2NZqQfymbfSsHcwlg2hQvPv
TVsnbxgJIQ1gBF53hH/+FGxlo+XY0za1b3LmftOvffZb+E+Yxd8CPSJvQ2pQMtDlvT9Tyf8+HhbI
hCzwO3XYg5+rUANaKWET5WRLQdA7kTglP2B1B2NNpva5W7k8YMA09bhG4O/UXdiP+xG3PF2mNOiV
CXZKXZ9r/mP0GCrvUmJaB9lGVaHBdzkJPA1kfVTGPEf36LOTxRwJfnW2bWbS2yAIUIn9xBqFpyIP
AhFo2HTXIAiZLhtnoO52g9uNx4i4qOtgoGPJ9TvsEQOZCl3CkAonPZr5dK0Vf7MTeELtkQbE9ZRP
IABtar/srxx+w6rBtuStqvncBPcsgOe0LdmnIAb/I/BLBoApmiXDTeBk9hfi4gOxj9mDjlDqV7Zp
bkBHRW5zeVO9oT0n+NONPWJaPIkeWM2LKvQ+t2MmZf/OukMQVrxuZbCp2Z1WNicWU2r6D/lfyB49
iLKgombQi88=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of block_design_accelerator_0_0_fifo_32_lib_work : entity is "fifo_32,fifo_generator_v12_0,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_lib_work : entity is "fifo_32";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of block_design_accelerator_0_0_fifo_32_lib_work : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of block_design_accelerator_0_0_fifo_32_lib_work : entity is "fifo_generator_v12_0,Vivado 2015.2";
end block_design_accelerator_0_0_fifo_32_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_lib_work is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_32,fifo_generator_v12_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0,Vivado 2015.2";
end \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.\block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_prog_full is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of block_design_accelerator_0_0_fifo_32_prog_full : entity is "fifo_32_prog_full,fifo_generator_v12_0,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_prog_full : entity is "fifo_32_prog_full";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of block_design_accelerator_0_0_fifo_32_prog_full : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of block_design_accelerator_0_0_fifo_32_prog_full : entity is "fifo_generator_v12_0,Vivado 2015.2";
end block_design_accelerator_0_0_fifo_32_prog_full;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_prog_full is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 50;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 49;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(5 downto 0) => NLW_U0_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => prog_full,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_to_16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_full : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_to_16 : entity is "fifo_32_to_16";
end block_design_accelerator_0_0_fifo_32_to_16;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_to_16 is
  signal \^empty_fwft_i_reg\ : STD_LOGIC;
  signal not_valid_sig : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 32;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 31;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 128;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 7;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
begin
  empty_fwft_i_reg <= \^empty_fwft_i_reg\;
U0: entity work.block_design_accelerator_0_0_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(5 downto 0) => NLW_U0_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => not_valid_sig,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(6 downto 0) => B"0000000",
      prog_empty_thresh_assert(6 downto 0) => B"0000000",
      prog_empty_thresh_negate(6 downto 0) => B"0000000",
      prog_full => prog_full,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => fclk0,
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => \^empty_fwft_i_reg\,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => \syncstages_ff_reg[0]\,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => fclk1,
      wr_data_count(5 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
U0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ready,
      I1 => not_valid_sig,
      O => \^empty_fwft_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_dram_rd is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_rd_valid : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \size[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_dram_rd : entity is "dram_rd";
end block_design_accelerator_0_0_dram_rd;

architecture STRUCTURE of block_design_accelerator_0_0_dram_rd is
  signal U_DONE_COUNT_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal U_HANDSHAKE_n_6 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_1 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal done_s : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal empty : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal prog_full : STD_LOGIC;
  signal rd_en0_in : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \start_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal update_count0 : STD_LOGIC;
  signal NLW_U_FIFO_full_UNCONNECTED : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
begin
U_AG_SI: entity work.\block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_addr_OBUF(14 downto 0) => dram_rd_addr_OBUF(14 downto 0),
      state => state,
      take_it_tg_ff_reg => U_HANDSHAKE_n_2,
      take_it_tg_ff_reg_0 => U_HANDSHAKE_n_6
    );
U_DONE_COUNT: entity work.\block_design_accelerator_0_0_done_counter_lib_work_file_dram_rd_ram1.edn\
     port map (
      CO(0) => done_s,
      Q(15 downto 0) => size_s(15 downto 0),
      busy => busy,
      clear_IBUF => clear_IBUF,
      done_OBUF => done_OBUF,
      go_IBUF => go_IBUF,
      handshake_go_reg => U_DONE_COUNT_n_1,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      state_reg(1 downto 0) => \state_reg_n_0_\(1 downto 0),
      update_count0 => update_count0,
      user_clk => user_clk
    );
U_FIFO: entity work.block_design_accelerator_0_0_fifo_32_prog_full
     port map (
      din(31 downto 0) => dram_rd_data(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => NLW_U_FIFO_full_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => user_clk,
      rd_en => rd_en0_in,
      rst => U_WIDTH_FIFO_n_1,
      wr_clk => dram_clk_IBUF_BUFG,
      wr_en => dram_rd_valid
    );
U_HANDSHAKE: entity work.\block_design_accelerator_0_0_handshake_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      addr_current_reg(0) => U_HANDSHAKE_n_2,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_5,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_ready_IBUF => dram_ready_IBUF,
      go_IBUF => go_IBUF,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      prog_full => prog_full,
      stall_IBUF => stall_IBUF,
      state => state,
      state_reg(1 downto 0) => \state_reg_n_0_\(1 downto 0),
      state_reg_0 => U_HANDSHAKE_n_6,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.\block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      CO(0) => done_s,
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      rd_en0_in => rd_en0_in,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      update_count0 => update_count0,
      user_clk => user_clk,
      valid_OBUF => valid_OBUF
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_5,
      PRE => rst,
      Q => busy
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_DONE_COUNT_n_1,
      Q => handshake_go
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(15),
      Q => size_s(15)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(9),
      Q => size_s(9)
    );
\start_addr_s[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => go_IBUF,
      I1 => \state_reg_n_0_\(0),
      I2 => \state_reg_n_0_\(1),
      O => \start_addr_s[14]_i_1_n_0\
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(9),
      Q => start_addr_s(9)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3AAC3FFC300"
    )
        port map (
      I0 => done_s,
      I1 => got_it_tg_ff,
      I2 => got_it_tg_sync,
      I3 => \state_reg_n_0_\(0),
      I4 => go_IBUF,
      I5 => \state_reg_n_0_\(1),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => got_it_tg_sync,
      I2 => \state_reg_n_0_\(0),
      I3 => \state_reg_n_0_\(1),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_dram_wr_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \size[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \start_addr[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_dram_wr_lib_work : entity is "dram_wr";
end block_design_accelerator_0_0_dram_wr_lib_work;

architecture STRUCTURE of block_design_accelerator_0_0_dram_wr_lib_work is
  signal U_HANDSHAKE_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_3 : STD_LOGIC;
  signal U_HANDSHAKE_n_4 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_0 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_1 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_2 : STD_LOGIC;
  signal actually_empty : STD_LOGIC;
  signal actually_empty_i_1_n_0 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_s : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal empty_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[2]_i_1_n_0\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal rd_en : STD_LOGIC;
  signal rst0_out : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \size_s[16]_i_1_n_0\ : STD_LOGIC;
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_0 : STD_LOGIC;
  signal wr_en2_out : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of actually_empty_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \empty_count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[2]_i_1\ : label is "soft_lutpair12";
begin
U_AG_SO: entity work.block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work
     port map (
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      output_reg(0) => U_HANDSHAKE_n_1,
      \output_reg[0]_0\ => U_HANDSHAKE_n_5,
      rst0_out => rst0_out,
      state => state_0
    );
U_DONE_COUNT: entity work.block_design_accelerator_0_0_done_counter_lib_work
     port map (
      CO(0) => done_s,
      Q(16 downto 0) => size_s(16 downto 0),
      clear_IBUF => clear_IBUF,
      \count_reg[0]_0\ => U_WIDTH_FIFO_n_2,
      rst => rst,
      user_clk => user_clk
    );
U_FIFO: entity work.block_design_accelerator_0_0_fifo_32_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dram_wr_data(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => dram_clk_IBUF_BUFG,
      rd_en => rd_en,
      rst => rst0_out,
      wr_clk => user_clk,
      wr_en => wr_en2_out
    );
U_FIFO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => empty,
      O => rd_en
    );
U_HANDSHAKE: entity work.block_design_accelerator_0_0_handshake_lib_work
     port map (
      CO(0) => done_s,
      actually_empty => actually_empty,
      addr_current_reg(0) => U_HANDSHAKE_n_1,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_4,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      go_IBUF => go_IBUF,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_0 => state_0,
      state_reg(1) => U_HANDSHAKE_n_3,
      state_reg(0) => U_HANDSHAKE_n_2,
      state_reg_0 => U_HANDSHAKE_n_5,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.block_design_accelerator_0_0_width_change_fifo_lib_work
     port map (
      AR(0) => rst0_out,
      CO(0) => done_s,
      D(15 downto 0) => D(15 downto 0),
      Q(1) => U_WIDTH_FIFO_n_0,
      Q(0) => U_WIDTH_FIFO_n_1,
      clear_IBUF => clear_IBUF,
      count_reg(16) => U_WIDTH_FIFO_n_2,
      din(31 downto 0) => din(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
actually_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => empty_count(2),
      I1 => empty_count(1),
      I2 => empty_count(0),
      O => actually_empty_i_1_n_0
    );
actually_empty_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => actually_empty_i_1_n_0,
      Q => actually_empty
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_4,
      PRE => rst,
      Q => busy
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => done_s,
      I1 => actually_empty,
      I2 => busy,
      I3 => dram_wr_pending_IBUF,
      I4 => go_IBUF,
      O => done_OBUF
    );
\empty_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      I4 => empty_count(2),
      O => \empty_count[0]_i_1_n_0\
    );
\empty_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      O => \empty_count[1]_i_1_n_0\
    );
\empty_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111000"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      I4 => empty_count(2),
      O => \empty_count[2]_i_1_n_0\
    );
\empty_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[0]_i_1_n_0\,
      Q => empty_count(0)
    );
\empty_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[1]_i_1_n_0\,
      Q => empty_count(1)
    );
\empty_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[2]_i_1_n_0\,
      Q => empty_count(2)
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \size_s[16]_i_1_n_0\,
      Q => handshake_go
    );
\size_s[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(0),
      I1 => go_IBUF,
      I2 => state(1),
      O => \size_s[16]_i_1_n_0\
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(15),
      Q => size_s(15)
    );
\size_s_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(16),
      Q => size_s(16)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(9),
      Q => size_s(9)
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(9),
      Q => start_addr_s(9)
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_2,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_3,
      Q => state(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \block_design_accelerator_0_0_dram_wr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \start_addr[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \block_design_accelerator_0_0_dram_wr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \block_design_accelerator_0_0_dram_wr_lib_work_file_dram_wr_ram0.edn\ is
  signal U_DONE_COUNT_n_0 : STD_LOGIC;
  signal U_HANDSHAKE_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_3 : STD_LOGIC;
  signal U_HANDSHAKE_n_4 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal \U_SHRINK.U_SHRINK_FIFO/count\ : STD_LOGIC;
  signal actually_empty : STD_LOGIC;
  signal actually_empty_i_1_n_0 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_s : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal empty_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[2]_i_1_n_0\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal rd_en : STD_LOGIC;
  signal rst0_out : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_0 : STD_LOGIC;
  signal wr_en2_out : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of actually_empty_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \empty_count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[2]_i_1\ : label is "soft_lutpair12";
begin
U_AG_SO: entity work.\block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      output_reg(0) => U_HANDSHAKE_n_1,
      \output_reg[0]_0\ => U_HANDSHAKE_n_5,
      rst0_out => rst0_out,
      state => state_0
    );
U_DONE_COUNT: entity work.\block_design_accelerator_0_0_done_counter_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => done_s,
      E(0) => U_DONE_COUNT_n_0,
      Q(15 downto 0) => size_s(15 downto 0),
      actually_empty => actually_empty,
      busy => busy,
      clear_IBUF => clear_IBUF,
      count => \U_SHRINK.U_SHRINK_FIFO/count\,
      done_OBUF => done_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending_IBUF,
      full => full,
      go_IBUF => go_IBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en_IBUF => wr_en_IBUF
    );
U_FIFO: entity work.\block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dram_wr_data(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => dram_clk_IBUF_BUFG,
      rd_en => rd_en,
      rst => rst0_out,
      wr_clk => user_clk,
      wr_en => wr_en2_out
    );
U_FIFO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => empty,
      O => rd_en
    );
U_HANDSHAKE: entity work.\block_design_accelerator_0_0_handshake_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => done_s,
      actually_empty => actually_empty,
      addr_current_reg(0) => U_HANDSHAKE_n_1,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_4,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      go_IBUF => go_IBUF,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_0 => state_0,
      state_reg(1) => U_HANDSHAKE_n_3,
      state_reg(0) => U_HANDSHAKE_n_2,
      state_reg_0 => U_HANDSHAKE_n_5,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.\block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      AR(0) => rst0_out,
      CO(0) => done_s,
      E(0) => U_DONE_COUNT_n_0,
      Q(31 downto 0) => din(31 downto 0),
      clear_IBUF => clear_IBUF,
      count => \U_SHRINK.U_SHRINK_FIFO/count\,
      data_IBUF(31 downto 0) => data_IBUF(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
actually_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => empty_count(2),
      I1 => empty_count(1),
      I2 => empty_count(0),
      O => actually_empty_i_1_n_0
    );
actually_empty_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => actually_empty_i_1_n_0,
      Q => actually_empty
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_4,
      PRE => rst,
      Q => busy
    );
\empty_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      I3 => empty_count(2),
      O => \empty_count[0]_i_1_n_0\
    );
\empty_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      O => \empty_count[1]_i_1_n_0\
    );
\empty_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      I3 => empty_count(2),
      O => \empty_count[2]_i_1_n_0\
    );
\empty_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[0]_i_1_n_0\,
      Q => empty_count(0)
    );
\empty_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[1]_i_1_n_0\,
      Q => empty_count(1)
    );
\empty_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[2]_i_1_n_0\,
      Q => empty_count(2)
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \size_s[15]_i_1_n_0\,
      Q => handshake_go
    );
\size_s[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(1),
      I1 => go_IBUF,
      I2 => state(0),
      O => \size_s[15]_i_1_n_0\
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(15),
      Q => size_s(15)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(9),
      Q => size_s(9)
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(9),
      Q => start_addr_s(9)
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_2,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_3,
      Q => state(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_fifo_32_to_16_custom is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_full : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_fifo_32_to_16_custom : entity is "fifo_32_to_16_custom";
end block_design_accelerator_0_0_fifo_32_to_16_custom;

architecture STRUCTURE of block_design_accelerator_0_0_fifo_32_to_16_custom is
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO_CUSTOM : label is "fifo_generator_v13_2_5,Vivado 2021.1";
begin
U_FIFO_CUSTOM: entity work.block_design_accelerator_0_0_fifo_32_to_16
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fclk0 => fclk0,
      fclk1 => fclk1,
      prog_full => prog_full,
      ready => ready,
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_dram_rd_ram0_custom is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_fwft_i_reg : out STD_LOGIC;
    dram0_rd_flush : out STD_LOGIC;
    dram0_rd_en : out STD_LOGIC;
    rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \output_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC;
    go : in STD_LOGIC;
    temp_signal_go_side_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    CLK : in STD_LOGIC;
    \output_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_dram_rd_ram0_custom : entity is "dram_rd_ram0_custom";
end block_design_accelerator_0_0_dram_rd_ram0_custom;

architecture STRUCTURE of block_design_accelerator_0_0_dram_rd_ram0_custom is
  signal U_SIZE_REG_n_0 : STD_LOGIC;
  signal U_SIZE_REG_n_1 : STD_LOGIC;
  signal U_SIZE_REG_n_10 : STD_LOGIC;
  signal U_SIZE_REG_n_11 : STD_LOGIC;
  signal U_SIZE_REG_n_12 : STD_LOGIC;
  signal U_SIZE_REG_n_13 : STD_LOGIC;
  signal U_SIZE_REG_n_14 : STD_LOGIC;
  signal U_SIZE_REG_n_15 : STD_LOGIC;
  signal U_SIZE_REG_n_16 : STD_LOGIC;
  signal U_SIZE_REG_n_2 : STD_LOGIC;
  signal U_SIZE_REG_n_3 : STD_LOGIC;
  signal U_SIZE_REG_n_4 : STD_LOGIC;
  signal U_SIZE_REG_n_5 : STD_LOGIC;
  signal U_SIZE_REG_n_6 : STD_LOGIC;
  signal U_SIZE_REG_n_7 : STD_LOGIC;
  signal U_SIZE_REG_n_8 : STD_LOGIC;
  signal U_SIZE_REG_n_9 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_0 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_1 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_10 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_11 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_12 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_13 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_14 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_2 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_3 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_4 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_5 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_6 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_7 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_8 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_9 : STD_LOGIC;
  signal \^dram0_rd_flush\ : STD_LOGIC;
  signal fifo_prog_full_sig : STD_LOGIC;
begin
  dram0_rd_flush <= \^dram0_rd_flush\;
U_ADDR_GEN: entity work.block_design_accelerator_0_0_address_gen_custom
     port map (
      \FSM_sequential_state_reg[0]_0\ => dram0_rd_en,
      Q(16) => U_SIZE_REG_n_0,
      Q(15) => U_SIZE_REG_n_1,
      Q(14) => U_SIZE_REG_n_2,
      Q(13) => U_SIZE_REG_n_3,
      Q(12) => U_SIZE_REG_n_4,
      Q(11) => U_SIZE_REG_n_5,
      Q(10) => U_SIZE_REG_n_6,
      Q(9) => U_SIZE_REG_n_7,
      Q(8) => U_SIZE_REG_n_8,
      Q(7) => U_SIZE_REG_n_9,
      Q(6) => U_SIZE_REG_n_10,
      Q(5) => U_SIZE_REG_n_11,
      Q(4) => U_SIZE_REG_n_12,
      Q(3) => U_SIZE_REG_n_13,
      Q(2) => U_SIZE_REG_n_14,
      Q(1) => U_SIZE_REG_n_15,
      Q(0) => U_SIZE_REG_n_16,
      \count_reg[16]_0\ => \output_reg[0]\,
      dram0_rd_flush => \^dram0_rd_flush\,
      fclk1 => fclk1,
      prog_full => fifo_prog_full_sig,
      rd_addr(14 downto 0) => rd_addr(14 downto 0),
      \start_addr_reg_reg[14]_0\(14) => U_START_ADDRESS_REG_n_0,
      \start_addr_reg_reg[14]_0\(13) => U_START_ADDRESS_REG_n_1,
      \start_addr_reg_reg[14]_0\(12) => U_START_ADDRESS_REG_n_2,
      \start_addr_reg_reg[14]_0\(11) => U_START_ADDRESS_REG_n_3,
      \start_addr_reg_reg[14]_0\(10) => U_START_ADDRESS_REG_n_4,
      \start_addr_reg_reg[14]_0\(9) => U_START_ADDRESS_REG_n_5,
      \start_addr_reg_reg[14]_0\(8) => U_START_ADDRESS_REG_n_6,
      \start_addr_reg_reg[14]_0\(7) => U_START_ADDRESS_REG_n_7,
      \start_addr_reg_reg[14]_0\(6) => U_START_ADDRESS_REG_n_8,
      \start_addr_reg_reg[14]_0\(5) => U_START_ADDRESS_REG_n_9,
      \start_addr_reg_reg[14]_0\(4) => U_START_ADDRESS_REG_n_10,
      \start_addr_reg_reg[14]_0\(3) => U_START_ADDRESS_REG_n_11,
      \start_addr_reg_reg[14]_0\(2) => U_START_ADDRESS_REG_n_12,
      \start_addr_reg_reg[14]_0\(1) => U_START_ADDRESS_REG_n_13,
      \start_addr_reg_reg[14]_0\(0) => U_START_ADDRESS_REG_n_14
    );
U_FIFO: entity work.block_design_accelerator_0_0_fifo_32_to_16_custom
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fclk0 => fclk0,
      fclk1 => fclk1,
      prog_full => fifo_prog_full_sig,
      ready => ready,
      \syncstages_ff_reg[0]\ => \output_reg[0]\,
      wr_en => wr_en
    );
U_HANDSHAKE: entity work.block_design_accelerator_0_0_handshake_custom
     port map (
      dram0_rd_flush => \^dram0_rd_flush\,
      fclk0 => fclk0,
      fclk1 => fclk1,
      go => go,
      rcv_reg_0 => \output_reg[0]\,
      temp_signal_go_side_reg_0 => temp_signal_go_side_reg
    );
U_SIZE_REG: entity work.block_design_accelerator_0_0_reg_custom
     port map (
      CLK => CLK,
      Q(16) => U_SIZE_REG_n_0,
      Q(15) => U_SIZE_REG_n_1,
      Q(14) => U_SIZE_REG_n_2,
      Q(13) => U_SIZE_REG_n_3,
      Q(12) => U_SIZE_REG_n_4,
      Q(11) => U_SIZE_REG_n_5,
      Q(10) => U_SIZE_REG_n_6,
      Q(9) => U_SIZE_REG_n_7,
      Q(8) => U_SIZE_REG_n_8,
      Q(7) => U_SIZE_REG_n_9,
      Q(6) => U_SIZE_REG_n_10,
      Q(5) => U_SIZE_REG_n_11,
      Q(4) => U_SIZE_REG_n_12,
      Q(3) => U_SIZE_REG_n_13,
      Q(2) => U_SIZE_REG_n_14,
      Q(1) => U_SIZE_REG_n_15,
      Q(0) => U_SIZE_REG_n_16,
      \output_reg[16]_0\(16 downto 0) => Q(16 downto 0),
      \output_reg[16]_1\ => \output_reg[0]\
    );
U_START_ADDRESS_REG: entity work.\block_design_accelerator_0_0_reg_custom__parameterized0\
     port map (
      CLK => CLK,
      Q(14) => U_START_ADDRESS_REG_n_0,
      Q(13) => U_START_ADDRESS_REG_n_1,
      Q(12) => U_START_ADDRESS_REG_n_2,
      Q(11) => U_START_ADDRESS_REG_n_3,
      Q(10) => U_START_ADDRESS_REG_n_4,
      Q(9) => U_START_ADDRESS_REG_n_5,
      Q(8) => U_START_ADDRESS_REG_n_6,
      Q(7) => U_START_ADDRESS_REG_n_7,
      Q(6) => U_START_ADDRESS_REG_n_8,
      Q(5) => U_START_ADDRESS_REG_n_9,
      Q(4) => U_START_ADDRESS_REG_n_10,
      Q(3) => U_START_ADDRESS_REG_n_11,
      Q(2) => U_START_ADDRESS_REG_n_12,
      Q(1) => U_START_ADDRESS_REG_n_13,
      Q(0) => U_START_ADDRESS_REG_n_14,
      \output_reg[0]_0\ => \output_reg[0]\,
      \output_reg[14]_0\(14 downto 0) => \output_reg[14]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_dram_rd_ram1 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_rd_en : out STD_LOGIC;
    dram_rd_flush : out STD_LOGIC;
    dram_rd_valid : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    go : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    stall : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid : out STD_LOGIC;
    data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_dram_rd_ram1 : entity is "dram_rd_ram1";
end block_design_accelerator_0_0_dram_rd_ram1;

architecture STRUCTURE of block_design_accelerator_0_0_dram_rd_ram1 is
  signal data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_rd_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_rd_en_OBUF : STD_LOGIC;
  signal dram_rd_flush_OBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
  signal valid_OBUF : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of dram_clk_IBUF_BUFG_inst : label is "MLO";
  attribute OPT_MODIFIED of user_clk_IBUF_BUFG_inst : label is "MLO";
begin
  data(31 downto 0) <= data_OBUF(31 downto 0);
  done <= done_OBUF;
  dram_rd_addr(14 downto 0) <= dram_rd_addr_OBUF(14 downto 0);
  dram_rd_en <= dram_rd_en_OBUF;
  dram_rd_flush <= dram_rd_flush_OBUF;
  valid <= valid_OBUF;
U_DRAM1_RD: entity work.block_design_accelerator_0_0_dram_rd
     port map (
      D(14 downto 0) => start_addr(14 downto 0),
      Q(31 downto 0) => data_OBUF(31 downto 0),
      clear_IBUF => clear,
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_addr_OBUF(14 downto 0) => dram_rd_addr_OBUF(14 downto 0),
      dram_rd_data(31 downto 0) => dram_rd_data(31 downto 0),
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_rd_valid => dram_rd_valid,
      dram_ready_IBUF => dram_ready,
      go_IBUF => go,
      rd_en_IBUF => rd_en,
      rst => rst,
      \size[15]\(15 downto 0) => size(15 downto 0),
      stall_IBUF => stall,
      user_clk => user_clk_IBUF_BUFG,
      valid_OBUF => valid_OBUF
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt_1,
      O => dram_clk_IBUF_BUFG
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt,
      O => user_clk_IBUF_BUFG
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_dram_wr_ram0 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    dram_wr_en : out STD_LOGIC;
    dram_wr_pending : in STD_LOGIC;
    go : in STD_LOGIC;
    ready : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_wr_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_dram_wr_ram0 : entity is "dram_wr_ram0";
end block_design_accelerator_0_0_dram_wr_ram0;

architecture STRUCTURE of block_design_accelerator_0_0_dram_wr_ram0 is
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_wr_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_wr_data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram_wr_en_OBUF : STD_LOGIC;
  signal ready_OBUF : STD_LOGIC;
  signal user_clk_IBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
begin
  done <= done_OBUF;
  dram_wr_addr(14 downto 0) <= dram_wr_addr_OBUF(14 downto 0);
  dram_wr_data(31 downto 0) <= dram_wr_data_OBUF(31 downto 0);
  dram_wr_en <= dram_wr_en_OBUF;
  lopt <= user_clk_IBUF;
  lopt_1 <= dram_clk_IBUF;
  ready <= ready_OBUF;
U_DRAM0_WR: entity work.\block_design_accelerator_0_0_dram_wr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(15 downto 0) => size(15 downto 0),
      clear_IBUF => clear,
      data_IBUF(31 downto 0) => data(31 downto 0),
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      dram_wr_data(31 downto 0) => dram_wr_data_OBUF(31 downto 0),
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending,
      go_IBUF => go,
      ready_OBUF => ready_OBUF,
      rst => rst,
      \start_addr[14]\(14 downto 0) => start_addr(14 downto 0),
      user_clk => user_clk_IBUF_BUFG,
      wr_en_IBUF => wr_en
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => dram_clk_IBUF,
      O => dram_clk_IBUF_BUFG
    );
dram_clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => dram_clk,
      O => dram_clk_IBUF
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => user_clk_IBUF,
      O => user_clk_IBUF_BUFG
    );
user_clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => user_clk,
      O => user_clk_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_dram_wr_ram1 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    dram_wr_en : out STD_LOGIC;
    dram_wr_pending : in STD_LOGIC;
    go : in STD_LOGIC;
    ready : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dram_wr_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 16 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_dram_wr_ram1 : entity is "dram_wr_ram1";
end block_design_accelerator_0_0_dram_wr_ram1;

architecture STRUCTURE of block_design_accelerator_0_0_dram_wr_ram1 is
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_wr_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_wr_data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram_wr_en_OBUF : STD_LOGIC;
  signal ready_OBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of dram_clk_IBUF_BUFG_inst : label is "MLO";
  attribute OPT_MODIFIED of user_clk_IBUF_BUFG_inst : label is "MLO";
begin
  done <= done_OBUF;
  dram_wr_addr(14 downto 0) <= dram_wr_addr_OBUF(14 downto 0);
  dram_wr_data(31 downto 0) <= dram_wr_data_OBUF(31 downto 0);
  dram_wr_en <= dram_wr_en_OBUF;
  ready <= ready_OBUF;
U_DRAM1_WR: entity work.block_design_accelerator_0_0_dram_wr_lib_work
     port map (
      D(15 downto 0) => data(15 downto 0),
      clear_IBUF => clear,
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      dram_wr_data(31 downto 0) => dram_wr_data_OBUF(31 downto 0),
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending,
      go_IBUF => go,
      ready_OBUF => ready_OBUF,
      rst => rst,
      \size[16]\(16 downto 0) => size(16 downto 0),
      \start_addr[14]\(14 downto 0) => start_addr(14 downto 0),
      user_clk => user_clk_IBUF_BUFG,
      wr_en_IBUF => wr_en
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt_1,
      O => dram_clk_IBUF_BUFG
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt,
      O => user_clk_IBUF_BUFG
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_wrapper is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]\ : in STD_LOGIC;
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_wrapper : entity is "wrapper";
end block_design_accelerator_0_0_wrapper;

architecture STRUCTURE of block_design_accelerator_0_0_wrapper is
  signal U_DRAM0_RD_CUST_n_16 : STD_LOGIC;
  signal U_USER_APP_n_10 : STD_LOGIC;
  signal U_USER_APP_n_8 : STD_LOGIC;
  signal dram0_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram0_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram0_rd_en : STD_LOGIC;
  signal dram0_rd_flush : STD_LOGIC;
  signal dram0_rd_valid : STD_LOGIC;
  signal dram0_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram0_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram0_wr_en : STD_LOGIC;
  signal dram1_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram1_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram1_rd_en : STD_LOGIC;
  signal dram1_rd_flush : STD_LOGIC;
  signal dram1_rd_valid : STD_LOGIC;
  signal dram1_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram1_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram1_wr_en : STD_LOGIC;
  signal flush_s : STD_LOGIC;
  signal flush_s_0 : STD_LOGIC;
  signal go : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal ram0_rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram0_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram0_wr_clear : STD_LOGIC;
  signal ram0_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_wr_done : STD_LOGIC;
  signal ram0_wr_go : STD_LOGIC;
  signal ram0_wr_ready : STD_LOGIC;
  signal ram0_wr_size : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram0_wr_valid : STD_LOGIC;
  signal ram1_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram1_rd_clear : STD_LOGIC;
  signal ram1_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_rd_done : STD_LOGIC;
  signal ram1_rd_go : STD_LOGIC;
  signal ram1_rd_rd_en : STD_LOGIC;
  signal ram1_rd_size : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram1_rd_valid : STD_LOGIC;
  signal ram1_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram1_wr_clear : STD_LOGIC;
  signal ram1_wr_done : STD_LOGIC;
  signal ram1_wr_go : STD_LOGIC;
  signal ram1_wr_ready : STD_LOGIC;
  signal ram1_wr_size : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal reg_ram0_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
U_DRAM0: entity work.block_design_accelerator_0_0_dram_model
     port map (
      din(31 downto 16) => dram0_rd_data(15 downto 0),
      din(15 downto 0) => dram0_rd_data(31 downto 16),
      dram0_rd_en => dram0_rd_en,
      dram_wr_addr(14 downto 0) => dram0_wr_addr(14 downto 0),
      dram_wr_en => dram0_wr_en,
      fclk1 => fclk1,
      flush_s => flush_s_0,
      rd_addr(14 downto 0) => dram0_rd_addr(14 downto 0),
      wdata(31 downto 0) => dram0_wr_data(31 downto 0),
      wr_en => dram0_rd_valid
    );
U_DRAM0_RD_CUST: entity work.block_design_accelerator_0_0_dram_rd_ram0_custom
     port map (
      CLK => ram1_wr_go,
      Q(16 downto 0) => ram1_wr_size(16 downto 0),
      din(31 downto 16) => dram0_rd_data(15 downto 0),
      din(15 downto 0) => dram0_rd_data(31 downto 16),
      dout(15 downto 0) => ram0_rd_data(15 downto 0),
      dram0_rd_en => dram0_rd_en,
      dram0_rd_flush => dram0_rd_flush,
      empty_fwft_i_reg => U_DRAM0_RD_CUST_n_16,
      fclk0 => fclk0,
      fclk1 => fclk1,
      go => go,
      \output_reg[0]\ => U_USER_APP_n_8,
      \output_reg[14]\(14 downto 0) => reg_ram0_rd_addr(14 downto 0),
      rd_addr(14 downto 0) => dram0_rd_addr(14 downto 0),
      ready => ram1_wr_ready,
      temp_signal_go_side_reg => U_USER_APP_n_10,
      wr_en => dram0_rd_valid
    );
U_DRAM0_WR: entity work.block_design_accelerator_0_0_dram_wr_ram0
     port map (
      clear => ram0_wr_clear,
      data(31 downto 0) => ram0_wr_data(31 downto 0),
      done => ram0_wr_done,
      dram_clk => fclk1,
      dram_ready => '1',
      dram_wr_addr(14 downto 0) => dram0_wr_addr(14 downto 0),
      dram_wr_data(31 downto 0) => dram0_wr_data(31 downto 0),
      dram_wr_en => dram0_wr_en,
      dram_wr_pending => dram0_wr_en,
      go => ram0_wr_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      ready => ram0_wr_ready,
      rst => U_USER_APP_n_8,
      size(15 downto 0) => ram0_wr_size(15 downto 0),
      start_addr(14 downto 0) => ram0_wr_addr(14 downto 0),
      user_clk => fclk0,
      wr_en => ram0_wr_valid
    );
U_DRAM1: entity work.\block_design_accelerator_0_0_dram_model__parameterized0\
     port map (
      dram_rd_addr(14 downto 0) => dram1_rd_addr(14 downto 0),
      dram_rd_en => dram1_rd_en,
      dram_rd_valid => dram1_rd_valid,
      dram_wr_addr(14 downto 0) => dram1_wr_addr(14 downto 0),
      dram_wr_en => dram1_wr_en,
      fclk1 => fclk1,
      flush_s => flush_s,
      rdata(31 downto 0) => dram1_rd_data(31 downto 0),
      wdata(31 downto 0) => dram1_wr_data(31 downto 0)
    );
U_DRAM1_RD: entity work.block_design_accelerator_0_0_dram_rd_ram1
     port map (
      clear => ram1_rd_clear,
      data(31 downto 0) => ram1_rd_data(31 downto 0),
      done => ram1_rd_done,
      dram_clk => fclk1,
      dram_rd_addr(14 downto 0) => dram1_rd_addr(14 downto 0),
      dram_rd_data(31 downto 0) => dram1_rd_data(31 downto 0),
      dram_rd_en => dram1_rd_en,
      dram_rd_flush => dram1_rd_flush,
      dram_rd_valid => dram1_rd_valid,
      dram_ready => '1',
      go => ram1_rd_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      rd_en => ram1_rd_rd_en,
      rst => U_USER_APP_n_8,
      size(15 downto 0) => ram1_rd_size(15 downto 0),
      stall => '0',
      start_addr(14 downto 0) => ram1_rd_addr(14 downto 0),
      user_clk => fclk0,
      valid => ram1_rd_valid
    );
U_DRAM1_WR: entity work.block_design_accelerator_0_0_dram_wr_ram1
     port map (
      clear => ram1_wr_clear,
      data(15 downto 0) => ram0_rd_data(15 downto 0),
      done => ram1_wr_done,
      dram_clk => fclk1,
      dram_ready => '1',
      dram_wr_addr(14 downto 0) => dram1_wr_addr(14 downto 0),
      dram_wr_data(31 downto 0) => dram1_wr_data(31 downto 0),
      dram_wr_en => dram1_wr_en,
      dram_wr_pending => dram1_wr_en,
      go => ram1_wr_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      ready => ram1_wr_ready,
      rst => U_USER_APP_n_8,
      size(16 downto 0) => ram1_wr_size(16 downto 0),
      start_addr(14 downto 0) => ram1_wr_addr(14 downto 0),
      user_clk => fclk0,
      wr_en => U_DRAM0_RD_CUST_n_16
    );
U_USER_APP: entity work.block_design_accelerator_0_0_user_app
     port map (
      AS(0) => SR(0),
      CLK => ram1_wr_go,
      \FSM_onehot_state_reg[1]\ => U_USER_APP_n_10,
      Q(17 downto 0) => Q(17 downto 0),
      clear => ram0_wr_clear,
      data(31 downto 0) => ram1_rd_data(31 downto 0),
      done => ram1_wr_done,
      dram0_rd_flush => dram0_rd_flush,
      dram_rd_flush => dram1_rd_flush,
      fclk0 => fclk0,
      flush_s => flush_s_0,
      flush_s_1 => flush_s,
      go => ram0_wr_go,
      go_0 => go,
      \prev_addr_reg[15]\ => \prev_addr_reg[15]\,
      \prev_addr_reg[15]_0\ => \prev_addr_reg[15]_0\,
      \ram0_wr_addr_reg[14]\(14 downto 0) => ram0_wr_addr(14 downto 0),
      \ram0_wr_data_reg[31]\(31 downto 0) => ram0_wr_data(31 downto 0),
      \ram0_wr_size_reg[15]\(15 downto 0) => ram0_wr_size(15 downto 0),
      \ram1_rd_addr_reg[14]\(14 downto 0) => ram1_rd_addr(14 downto 0),
      ram1_rd_clear_reg => ram1_rd_clear,
      ram1_rd_go_reg => ram1_rd_go,
      \ram1_rd_size_reg[15]\(15 downto 0) => ram1_rd_size(15 downto 0),
      ram1_wr_clear => ram1_wr_clear,
      \rd_data_reg[31]\(31 downto 0) => \rd_data_reg[31]\(31 downto 0),
      rd_en => ram1_rd_rd_en,
      \reg_ram0_rd_addr_reg[14]\(14 downto 0) => reg_ram0_rd_addr(14 downto 0),
      \reg_ram1_wr_addr_reg[14]\(14 downto 0) => ram1_wr_addr(14 downto 0),
      reg_rst_reg => U_USER_APP_n_8,
      \reg_size_reg[16]\(16 downto 0) => ram1_wr_size(16 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      wr_en => ram0_wr_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_accelerator_v1_0_S00_AXI is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_accelerator_v1_0_S00_AXI : entity is "accelerator_v1_0_S00_AXI";
end block_design_accelerator_0_0_accelerator_v1_0_S00_AXI;

architecture STRUCTURE of block_design_accelerator_0_0_accelerator_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal mmap_rst : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair43";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
U_WRAPPER: entity work.block_design_accelerator_0_0_wrapper
     port map (
      Q(17 downto 0) => wr_addr(17 downto 0),
      SR(0) => mmap_rst,
      fclk0 => fclk0,
      fclk1 => fclk1,
      \prev_addr_reg[15]\ => \^s_axi_awready\,
      \prev_addr_reg[15]_0\ => \^s_axi_wready\,
      \rd_data_reg[31]\(31 downto 0) => rd_data(31 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => mmap_rst
    );
\axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(8),
      Q => wr_addr(8),
      R => mmap_rst
    );
\axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(9),
      Q => wr_addr(9),
      R => mmap_rst
    );
\axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(10),
      Q => wr_addr(10),
      R => mmap_rst
    );
\axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(11),
      Q => wr_addr(11),
      R => mmap_rst
    );
\axi_awaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(12),
      Q => wr_addr(12),
      R => mmap_rst
    );
\axi_awaddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(13),
      Q => wr_addr(13),
      R => mmap_rst
    );
\axi_awaddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(14),
      Q => wr_addr(14),
      R => mmap_rst
    );
\axi_awaddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(15),
      Q => wr_addr(15),
      R => mmap_rst
    );
\axi_awaddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(16),
      Q => wr_addr(16),
      R => mmap_rst
    );
\axi_awaddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(17),
      Q => wr_addr(17),
      R => mmap_rst
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => wr_addr(0),
      R => mmap_rst
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => wr_addr(1),
      R => mmap_rst
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => wr_addr(2),
      R => mmap_rst
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => wr_addr(3),
      R => mmap_rst
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(4),
      Q => wr_addr(4),
      R => mmap_rst
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(5),
      Q => wr_addr(5),
      R => mmap_rst
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(6),
      Q => wr_addr(6),
      R => mmap_rst
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(7),
      Q => wr_addr(7),
      R => mmap_rst
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => mmap_rst
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => mmap_rst
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(0),
      Q => s00_axi_rdata(0),
      R => mmap_rst
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(10),
      Q => s00_axi_rdata(10),
      R => mmap_rst
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(11),
      Q => s00_axi_rdata(11),
      R => mmap_rst
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(12),
      Q => s00_axi_rdata(12),
      R => mmap_rst
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(13),
      Q => s00_axi_rdata(13),
      R => mmap_rst
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(14),
      Q => s00_axi_rdata(14),
      R => mmap_rst
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(15),
      Q => s00_axi_rdata(15),
      R => mmap_rst
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(16),
      Q => s00_axi_rdata(16),
      R => mmap_rst
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(17),
      Q => s00_axi_rdata(17),
      R => mmap_rst
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(18),
      Q => s00_axi_rdata(18),
      R => mmap_rst
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(19),
      Q => s00_axi_rdata(19),
      R => mmap_rst
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(1),
      Q => s00_axi_rdata(1),
      R => mmap_rst
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(20),
      Q => s00_axi_rdata(20),
      R => mmap_rst
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(21),
      Q => s00_axi_rdata(21),
      R => mmap_rst
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(22),
      Q => s00_axi_rdata(22),
      R => mmap_rst
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(23),
      Q => s00_axi_rdata(23),
      R => mmap_rst
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(24),
      Q => s00_axi_rdata(24),
      R => mmap_rst
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(25),
      Q => s00_axi_rdata(25),
      R => mmap_rst
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(26),
      Q => s00_axi_rdata(26),
      R => mmap_rst
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(27),
      Q => s00_axi_rdata(27),
      R => mmap_rst
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(28),
      Q => s00_axi_rdata(28),
      R => mmap_rst
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(29),
      Q => s00_axi_rdata(29),
      R => mmap_rst
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(2),
      Q => s00_axi_rdata(2),
      R => mmap_rst
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(30),
      Q => s00_axi_rdata(30),
      R => mmap_rst
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(31),
      Q => s00_axi_rdata(31),
      R => mmap_rst
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(3),
      Q => s00_axi_rdata(3),
      R => mmap_rst
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(4),
      Q => s00_axi_rdata(4),
      R => mmap_rst
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(5),
      Q => s00_axi_rdata(5),
      R => mmap_rst
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(6),
      Q => s00_axi_rdata(6),
      R => mmap_rst
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(7),
      Q => s00_axi_rdata(7),
      R => mmap_rst
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(8),
      Q => s00_axi_rdata(8),
      R => mmap_rst
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(9),
      Q => s00_axi_rdata(9),
      R => mmap_rst
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => mmap_rst
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0_accelerator_v1_0 is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_accelerator_0_0_accelerator_v1_0 : entity is "accelerator_v1_0";
end block_design_accelerator_0_0_accelerator_v1_0;

architecture STRUCTURE of block_design_accelerator_0_0_accelerator_v1_0 is
begin
accelerator_v1_0_S00_AXI_inst: entity work.block_design_accelerator_0_0_accelerator_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      fclk0 => fclk0,
      fclk1 => fclk1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(17 downto 0) => s00_axi_awaddr(17 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_accelerator_0_0 is
  port (
    fclk0 : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk2 : in STD_LOGIC;
    fclk3 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of block_design_accelerator_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of block_design_accelerator_0_0 : entity is "block_design_accelerator_0_0,accelerator_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of block_design_accelerator_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of block_design_accelerator_0_0 : entity is "accelerator_v1_0,Vivado 2021.1";
end block_design_accelerator_0_0;

architecture STRUCTURE of block_design_accelerator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of fclk0 : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of fclk0 : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of fclk1 : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of fclk1 : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 20, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.block_design_accelerator_0_0_accelerator_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      fclk0 => fclk0,
      fclk1 => fclk1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(19 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(17 downto 0) => s00_axi_awaddr(19 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
