library verilog;
use verilog.vl_types.all;
entity FullAdd4 is
    port(
        a               : in     vl_logic_vector(3 downto 0);
        b               : in     vl_logic_vector(3 downto 0);
        Carry_In        : in     vl_logic;
        Sum             : out    vl_logic_vector(3 downto 0);
        Carry_Out       : out    vl_logic
    );
end FullAdd4;
