<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<<<<<<< HEAD
	<Run Id="synth_1" LaunchDir="C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="impl_1" LaunchDir="C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
=======
	<Run Id="memristor_mb_bram_ctrl_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_mb_bram_ctrl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_dff_en_reset_vector_0_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_dff_en_reset_vector_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_spi_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_spi_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_timer_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_timer_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_iic_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_iic_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_lmb_bram_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_CTRL_WEST_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_xbar_1_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_auto_pc_2_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_auto_pc_3_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_auto_pc_1_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_auto_pc_9_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_auto_pc_8_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_m02_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_m02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_auto_pc_6_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_s00_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_s00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_auto_pc_7_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_m03_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_m03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_m04_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_m04_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_m00_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_s00_mmu_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_s00_mmu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_m07_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_m07_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_s00_regslice_0_synth_1"/>
	</Run>
	<Run Id="memristor_m05_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_m05_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_m03_regslice_0_synth_1"/>
	</Run>
	<Run Id="memristor_m06_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_m06_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_m03_regslice_0_synth_1"/>
	</Run>
	<Run Id="memristor_s00_mmu_1_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_s00_mmu_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_m01_regslice_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_m03_regslice_0_synth_1"/>
	</Run>
	<Run Id="memristor_processing_system7_0_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_auto_pc_5_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_auto_pc_4_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_ilmb_v10_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_dlmb_v10_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_ilmb_v10_0_synth_1"/>
	</Run>
	<Run Id="memristor_intc_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_io_switch_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_io_switch_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_mb_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_mb_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_auto_pc_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="memristor_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="memristor_auto_pc_10_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_axi_intc_0_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_axi_intc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_lmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_lmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_xbar_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_gpio_0_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memristor_auto_pc_11_synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_auto_pc_11_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="memristor_mb_bram_ctrl_0_synth_1"/>
		<Parent Id="memristor_dff_en_reset_vector_0_0_synth_1"/>
		<Parent Id="memristor_spi_0_synth_1"/>
		<Parent Id="memristor_timer_0_synth_1"/>
		<Parent Id="memristor_iic_0_synth_1"/>
		<Parent Id="memristor_lmb_bram_0_synth_1"/>
		<Parent Id="memristor_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="memristor_CTRL_WEST_0_synth_1"/>
		<Parent Id="memristor_xbar_1_synth_1"/>
		<Parent Id="memristor_auto_pc_2_synth_1"/>
		<Parent Id="memristor_auto_pc_3_synth_1"/>
		<Parent Id="memristor_auto_pc_1_synth_1"/>
		<Parent Id="memristor_auto_pc_9_synth_1"/>
		<Parent Id="memristor_auto_pc_8_synth_1"/>
		<Parent Id="memristor_m02_regslice_0_synth_1"/>
		<Parent Id="memristor_auto_pc_6_synth_1"/>
		<Parent Id="memristor_s00_regslice_0_synth_1"/>
		<Parent Id="memristor_auto_pc_7_synth_1"/>
		<Parent Id="memristor_m03_regslice_0_synth_1"/>
		<Parent Id="memristor_m04_regslice_0_synth_1"/>
		<Parent Id="memristor_m00_regslice_0_synth_1"/>
		<Parent Id="memristor_s00_mmu_0_synth_1"/>
		<Parent Id="memristor_m07_regslice_0_synth_1"/>
		<Parent Id="memristor_m05_regslice_0_synth_1"/>
		<Parent Id="memristor_m06_regslice_0_synth_1"/>
		<Parent Id="memristor_s00_mmu_1_synth_1"/>
		<Parent Id="memristor_m01_regslice_0_synth_1"/>
		<Parent Id="memristor_processing_system7_0_0_synth_1"/>
		<Parent Id="memristor_auto_pc_5_synth_1"/>
		<Parent Id="memristor_auto_pc_4_synth_1"/>
		<Parent Id="memristor_ilmb_v10_0_synth_1"/>
		<Parent Id="memristor_dlmb_v10_0_synth_1"/>
		<Parent Id="memristor_intc_0_synth_1"/>
		<Parent Id="memristor_io_switch_0_synth_1"/>
		<Parent Id="memristor_mb_0_synth_1"/>
		<Parent Id="memristor_auto_pc_0_synth_1"/>
		<Parent Id="memristor_auto_pc_10_synth_1"/>
		<Parent Id="memristor_axi_intc_0_0_synth_1"/>
		<Parent Id="memristor_lmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="memristor_xbar_0_synth_1"/>
		<Parent Id="memristor_gpio_0_synth_1"/>
		<Parent Id="memristor_auto_pc_11_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/getz/dev/ZCU702_memristor/design/project_11.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="memristor_mb_bram_ctrl_0_synth_1"/>
		<Parent Id="memristor_dff_en_reset_vector_0_0_synth_1"/>
		<Parent Id="memristor_spi_0_synth_1"/>
		<Parent Id="memristor_timer_0_synth_1"/>
		<Parent Id="memristor_iic_0_synth_1"/>
		<Parent Id="memristor_lmb_bram_0_synth_1"/>
		<Parent Id="memristor_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="memristor_CTRL_WEST_0_synth_1"/>
		<Parent Id="memristor_xbar_1_synth_1"/>
		<Parent Id="memristor_auto_pc_2_synth_1"/>
		<Parent Id="memristor_auto_pc_3_synth_1"/>
		<Parent Id="memristor_auto_pc_1_synth_1"/>
		<Parent Id="memristor_auto_pc_9_synth_1"/>
		<Parent Id="memristor_auto_pc_8_synth_1"/>
		<Parent Id="memristor_m02_regslice_0_synth_1"/>
		<Parent Id="memristor_auto_pc_6_synth_1"/>
		<Parent Id="memristor_s00_regslice_0_synth_1"/>
		<Parent Id="memristor_auto_pc_7_synth_1"/>
		<Parent Id="memristor_m03_regslice_0_synth_1"/>
		<Parent Id="memristor_m04_regslice_0_synth_1"/>
		<Parent Id="memristor_m00_regslice_0_synth_1"/>
		<Parent Id="memristor_s00_mmu_0_synth_1"/>
		<Parent Id="memristor_m07_regslice_0_synth_1"/>
		<Parent Id="memristor_m05_regslice_0_synth_1"/>
		<Parent Id="memristor_m06_regslice_0_synth_1"/>
		<Parent Id="memristor_s00_mmu_1_synth_1"/>
		<Parent Id="memristor_m01_regslice_0_synth_1"/>
		<Parent Id="memristor_processing_system7_0_0_synth_1"/>
		<Parent Id="memristor_auto_pc_5_synth_1"/>
		<Parent Id="memristor_auto_pc_4_synth_1"/>
		<Parent Id="memristor_ilmb_v10_0_synth_1"/>
		<Parent Id="memristor_dlmb_v10_0_synth_1"/>
		<Parent Id="memristor_intc_0_synth_1"/>
		<Parent Id="memristor_io_switch_0_synth_1"/>
		<Parent Id="memristor_mb_0_synth_1"/>
		<Parent Id="memristor_auto_pc_0_synth_1"/>
		<Parent Id="memristor_auto_pc_10_synth_1"/>
		<Parent Id="memristor_axi_intc_0_0_synth_1"/>
		<Parent Id="memristor_lmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="memristor_xbar_0_synth_1"/>
		<Parent Id="memristor_gpio_0_synth_1"/>
		<Parent Id="memristor_auto_pc_11_synth_1"/>
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

