{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670002521750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670002521750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:35:21 2022 " "Processing started: Fri Dec 02 11:35:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670002521750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002521750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CalculatorFSM -c CalculatorFSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off CalculatorFSM -c CalculatorFSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002521750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670002522219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670002522219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/inputunit/inputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/inputunit/inputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputUnit " "Found entity 1: InputUnit" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/habehav/habehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/habehav/habehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAbehav " "Found entity 1: HAbehav" {  } { { "../Lab11/HAbehav/HAbehav.v" "" { Text "D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/bcd2binarysm/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/bcd2binarysm/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/clock_div/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/clock_div/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../Lab11/clock_div/clock_div.v" "" { Text "D:/MyCSE2441Labs/Lab11/clock_div/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../Lab10/TwosComplement/TwosComplement.v" "" { Text "D:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/signmagnitude/signmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/signmagnitude/signmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitude " "Found entity 1: SignMagnitude" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/eightbitcounter/eightbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/eightbitcounter/eightbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitCounter " "Found entity 1: EightBitCounter" {  } { { "../Lab10/Part #2/EightBitCounter/EightBitCounter.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/EightBitCounter/EightBitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../Lab10/HalfAdder/HalfAdder.v" "" { Text "D:/MyCSE2441Labs/Lab10/HalfAdder/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v " "File \"D:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v\" is a duplicate of already analyzed file \"D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1670002528624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/habehav/habehav.v 0 0 " "Found 0 design units, including 0 entities, in source file /mycse2441labs/lab10/habehav/habehav.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "../Lab10/Binary2BCD/Binary2BCD.v" "" { Text "D:/MyCSE2441Labs/Lab10/Binary2BCD/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/bcdconverter/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/bcdconverter/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDConverter " "Found entity 1: BCDConverter" {  } { { "../Lab10/BCDConverter/BCDConverter.v" "" { Text "D:/MyCSE2441Labs/Lab10/BCDConverter/BCDConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/twofunctionau/twofunctionau.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/twofunctionau/twofunctionau.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoFunctionAU " "Found entity 1: TwoFunctionAU" {  } { { "../Lab09/TwoFunctionAU/TwoFunctionAU.v" "" { Text "D:/MyCSE2441Labs/Lab09/TwoFunctionAU/TwoFunctionAU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../Lab09/Register/register.v" "" { Text "D:/MyCSE2441Labs/Lab09/Register/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/fabehavadderandsubtract/fabehavadderandsubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/fabehavadderandsubtract/fabehavadderandsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehavadderandsubtract " "Found entity 1: FAbehavadderandsubtract" {  } { { "../Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" "" { Text "D:/MyCSE2441Labs/Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../Lab09/FAbehav/FAbehav.v" "" { Text "D:/MyCSE2441Labs/Lab09/FAbehav/FAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/binarytohex/binarytohex.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/binarytohex/binarytohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToHex " "Found entity 1: BinaryToHex" {  } { { "../Lab09/BinaryToHex/BinaryToHex.v" "" { Text "D:/MyCSE2441Labs/Lab09/BinaryToHex/BinaryToHex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/eightbitau/eightbitau.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/eightbitau/eightbitau.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitAU " "Found entity 1: EightBitAU" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/edgedetect/edgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/edgedetect/edgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "D:/MyCSE2441Labs/EdgeDetect/EdgeDetect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CalculatorFSM.v(35) " "Verilog HDL information at CalculatorFSM.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670002528671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Slow_Clock slow_clock CalculatorFSM.v(10) " "Verilog HDL Declaration information at CalculatorFSM.v(10): object \"Slow_Clock\" differs only in case from object \"slow_clock\" in the same scope" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002528671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculatorfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file calculatorfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CalculatorFSM " "Found entity 1: CalculatorFSM" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/shift_reg/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/shift_reg/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_input/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_input/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../Lab11/keypad_input/keypad_input.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_input/keypad_input.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_base/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_base/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../Lab11/keypad_base/keypad_base.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_decoder/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_decoder/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../Lab11/keypad_decoder/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_decoder/keypad_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_fsm/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_fsm/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../Lab11/keypad_fsm/keypad_fsm.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_fsm/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002528686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VALUE InputUnit.v(20) " "Verilog HDL Implicit Net warning at InputUnit.v(20): created implicit net for \"VALUE\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TRIG InputUnit.v(21) " "Verilog HDL Implicit Net warning at InputUnit.v(21): created implicit net for \"TRIG\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hundreds_out OutputUnit.v(90) " "Verilog HDL Implicit Net warning at OutputUnit.v(90): created implicit net for \"hundreds_out\"" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CalculatorFSM " "Elaborating entity \"CalculatorFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670002528827 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate CalculatorFSM.v(35) " "Verilog HDL Always Construct warning at CalculatorFSM.v(35): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670002528827 "|CalculatorFSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3P CalculatorFSM.v(8) " "Output port \"HEX3P\" at CalculatorFSM.v(8) has no driver" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670002528827 "|CalculatorFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 CalculatorFSM.v(35) " "Inferred latch for \"nextstate.S3\" at CalculatorFSM.v(35)" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528827 "|CalculatorFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 CalculatorFSM.v(35) " "Inferred latch for \"nextstate.S2\" at CalculatorFSM.v(35)" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528827 "|CalculatorFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 CalculatorFSM.v(35) " "Inferred latch for \"nextstate.S1\" at CalculatorFSM.v(35)" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528827 "|CalculatorFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:slow_clock " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:slow_clock\"" {  } { { "CalculatorFSM.v" "slow_clock" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect EdgeDetect:EdgeDetect_inst " "Elaborating entity \"EdgeDetect\" for hierarchy \"EdgeDetect:EdgeDetect_inst\"" {  } { { "CalculatorFSM.v" "EdgeDetect_inst" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputUnit InputUnit:IU " "Elaborating entity \"InputUnit\" for hierarchy \"InputUnit:IU\"" {  } { { "CalculatorFSM.v" "IU" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input InputUnit:IU\|keypad_input:keypad_input_inst " "Elaborating entity \"keypad_input\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "keypad_input_inst" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\"" {  } { { "../Lab11/keypad_input/keypad_input.v" "keypad_base" { Text "D:/MyCSE2441Labs/Lab11/keypad_input/keypad_input.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../Lab11/keypad_base/keypad_base.v" "keypad_clock_divider" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../Lab11/keypad_base/keypad_base.v" "keypad_fsm" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../Lab11/keypad_base/keypad_base.v" "keypad_key_decoder" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\"" {  } { { "../Lab11/keypad_input/keypad_input.v" "shift_reg" { Text "D:/MyCSE2441Labs/Lab11/keypad_input/keypad_input.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "BCD2BinarySM_inst" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement InputUnit:IU\|TwosComplement:TwosComplement_inst " "Elaborating entity \"TwosComplement\" for hierarchy \"InputUnit:IU\|TwosComplement:TwosComplement_inst\"" {  } { { "../Lab11/InputUnit/InputUnit.v" "TwosComplement_inst" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAbehav InputUnit:IU\|TwosComplement:TwosComplement_inst\|HAbehav:s0 " "Elaborating entity \"HAbehav\" for hierarchy \"InputUnit:IU\|TwosComplement:TwosComplement_inst\|HAbehav:s0\"" {  } { { "../Lab10/TwosComplement/TwosComplement.v" "s0" { Text "D:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAU EightBitAU:AU " "Elaborating entity \"EightBitAU\" for hierarchy \"EightBitAU:AU\"" {  } { { "CalculatorFSM.v" "AU" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register EightBitAU:AU\|register:registerA " "Elaborating entity \"register\" for hierarchy \"EightBitAU:AU\|register:registerA\"" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "registerA" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToHex EightBitAU:AU\|BinaryToHex:MSbofinputA " "Elaborating entity \"BinaryToHex\" for hierarchy \"EightBitAU:AU\|BinaryToHex:MSbofinputA\"" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "MSbofinputA" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehavadderandsubtract EightBitAU:AU\|FAbehavadderandsubtract:ArithmeticUnit " "Elaborating entity \"FAbehavadderandsubtract\" for hierarchy \"EightBitAU:AU\|FAbehavadderandsubtract:ArithmeticUnit\"" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "ArithmeticUnit" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav EightBitAU:AU\|FAbehavadderandsubtract:ArithmeticUnit\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"EightBitAU:AU\|FAbehavadderandsubtract:ArithmeticUnit\|FAbehav:s0\"" {  } { { "../Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" "s0" { Text "D:/MyCSE2441Labs/Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:ou " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:ou\"" {  } { { "CalculatorFSM.v" "ou" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hundreds_out OutputUnit.v(90) " "Verilog HDL or VHDL warning at OutputUnit.v(90): object \"hundreds_out\" assigned a value but never read" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 "|CalculatorFSM|OutputUnit:ou"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 OutputUnit.v(90) " "Verilog HDL assignment warning at OutputUnit.v(90): truncated value with size 4 to match size of target (1)" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 "|CalculatorFSM|OutputUnit:ou"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out OutputUnit.v(4) " "Output port \"out\" at OutputUnit.v(4) has no driver" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 "|CalculatorFSM|OutputUnit:ou"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hundred_out OutputUnit.v(6) " "Output port \"hundred_out\" at OutputUnit.v(6) has no driver" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 "|CalculatorFSM|OutputUnit:ou"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD OutputUnit:ou\|Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"OutputUnit:ou\|Binary2BCD:binary2BCD\"" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "binary2BCD" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDConverter OutputUnit:ou\|Binary2BCD:binary2BCD\|BCDConverter:m1 " "Elaborating entity \"BCDConverter\" for hierarchy \"OutputUnit:ou\|Binary2BCD:binary2BCD\|BCDConverter:m1\"" {  } { { "../Lab10/Binary2BCD/Binary2BCD.v" "m1" { Text "D:/MyCSE2441Labs/Lab10/Binary2BCD/Binary2BCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignMagnitude OutputUnit:ou\|SignMagnitude:OnesPlace " "Elaborating entity \"SignMagnitude\" for hierarchy \"OutputUnit:ou\|SignMagnitude:OnesPlace\"" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "OnesPlace" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SignMagnitude.v(9) " "Verilog HDL Case Statement warning at SignMagnitude.v(9): incomplete case statement has no default case item" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g SignMagnitude.v(7) " "Inferred latch for \"g\" at SignMagnitude.v(7)" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f SignMagnitude.v(7) " "Inferred latch for \"f\" at SignMagnitude.v(7)" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e SignMagnitude.v(7) " "Inferred latch for \"e\" at SignMagnitude.v(7)" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d SignMagnitude.v(7) " "Inferred latch for \"d\" at SignMagnitude.v(7)" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c SignMagnitude.v(7) " "Inferred latch for \"c\" at SignMagnitude.v(7)" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b SignMagnitude.v(7) " "Inferred latch for \"b\" at SignMagnitude.v(7)" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a SignMagnitude.v(7) " "Inferred latch for \"a\" at SignMagnitude.v(7)" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002528999 "|CalculatorFSM|OutputUnit:ou|SignMagnitude:OnesPlace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bi s7 32 1 " "Port \"bi\" on the entity instantiation of \"s7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../Lab10/TwosComplement/TwosComplement.v" "s7" { Text "D:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670002529217 "|CalculatorFSM|InputUnit:IU|TwosComplement:TwosComplement_inst|HAbehav:s7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:SignsPlace\|g " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:SignsPlace\|g\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:HundredsPlace\|g " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:HundredsPlace\|g\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:HundredsPlace\|f " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:HundredsPlace\|f\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:HundredsPlace\|e " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:HundredsPlace\|e\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:HundredsPlace\|d " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:HundredsPlace\|d\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:HundredsPlace\|c " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:HundredsPlace\|c\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:HundredsPlace\|b " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:HundredsPlace\|b\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:HundredsPlace\|a " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:HundredsPlace\|a\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529655 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529655 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:ou\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:ou\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670002529670 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer InputUnit:IU\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../Lab11/keypad_decoder/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_decoder/keypad_decoder.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670002529780 "|CalculatorFSM|InputUnit:IU|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670002529780 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0\"" {  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "Mult0" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670002529811 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670002529811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002529873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670002529873 ""}  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670002529873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002529905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002529920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"InputUnit:IU\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002529936 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670002530139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:ou\|SignMagnitude:OnesPlace\|a " "Latch OutputUnit:ou\|SignMagnitude:OnesPlace\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670002530170 ""}  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670002530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:ou\|SignMagnitude:OnesPlace\|b " "Latch OutputUnit:ou\|SignMagnitude:OnesPlace\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670002530170 ""}  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670002530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:ou\|SignMagnitude:OnesPlace\|c " "Latch OutputUnit:ou\|SignMagnitude:OnesPlace\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670002530170 ""}  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670002530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:ou\|SignMagnitude:OnesPlace\|d " "Latch OutputUnit:ou\|SignMagnitude:OnesPlace\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670002530170 ""}  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670002530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:ou\|SignMagnitude:OnesPlace\|e " "Latch OutputUnit:ou\|SignMagnitude:OnesPlace\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670002530170 ""}  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670002530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:ou\|SignMagnitude:OnesPlace\|f " "Latch OutputUnit:ou\|SignMagnitude:OnesPlace\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670002530170 ""}  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670002530170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:ou\|SignMagnitude:OnesPlace\|g " "Latch OutputUnit:ou\|SignMagnitude:OnesPlace\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal InputUnit:IU\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\|out\[0\]" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670002530170 ""}  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670002530170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3P\[0\] GND " "Pin \"HEX3P\[0\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3P\[1\] GND " "Pin \"HEX3P\[1\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3P\[2\] GND " "Pin \"HEX3P\[2\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3P\[3\] GND " "Pin \"HEX3P\[3\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3P\[4\] GND " "Pin \"HEX3P\[4\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3P\[5\] GND " "Pin \"HEX3P\[5\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3P\[6\] GND " "Pin \"HEX3P\[6\]\" is stuck at GND" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670002530280 "|CalculatorFSM|HEX3P[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670002530280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670002530342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670002530826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/CalculatorFSM/output_files/CalculatorFSM.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/CalculatorFSM/output_files/CalculatorFSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002530920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670002531436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002531436 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670002531826 "|CalculatorFSM|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670002531826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670002531826 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670002531826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "366 " "Implemented 366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670002531826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670002531826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670002532076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 11:35:32 2022 " "Processing ended: Fri Dec 02 11:35:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670002532076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670002532076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670002532076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002532076 ""}
