
---------- Begin Simulation Statistics ----------
final_tick                                54315681000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60133                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722416                       # Number of bytes of host memory used
host_op_rate                                    79734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1662.98                       # Real time elapsed on the host
host_tick_rate                               32661642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     132596739                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054316                       # Number of seconds simulated
sim_ticks                                 54315681000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9163469                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            896239                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10077531                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6182924                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9163469                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2980545                       # Number of indirect misses.
system.cpu.branchPred.lookups                11083480                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  526019                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       644401                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  34623250                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 46780925                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            896257                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5990529                       # Number of branches committed
system.cpu.commit.bw_lim_events              19803518                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           29447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        46162509                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              132596739                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    101723633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.303500                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.528989                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     44957551     44.20%     44.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24327943     23.92%     68.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8849139      8.70%     76.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3785482      3.72%     80.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     19803518     19.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    101723633                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        663                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120080                       # Number of function calls committed.
system.cpu.commit.int_insts                 132470439                       # Number of committed integer instructions.
system.cpu.commit.loads                      48583197                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        94725      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         70500701     53.17%     53.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20662      0.02%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             15      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             118      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              90      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            175      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        48583133     36.64%     89.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13396843     10.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          164      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         132596739                       # Class of committed instruction
system.cpu.commit.refs                       61980204                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     132596739                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.086314                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.086314                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              61952062                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              202484047                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10045052                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  24173647                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1167581                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              11242513                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    59900908                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        182849                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    20102493                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        373239                       # TLB misses on write requests
system.cpu.fetch.Branches                    11083480                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  15688176                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      90992712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                235535                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      159002108                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           141                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 2335162                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.102028                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           16420387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6708943                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.463685                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          108580855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.043247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.651528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 63396061     58.39%     58.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3439481      3.17%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2752736      2.54%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4112196      3.79%     67.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2656907      2.45%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3392512      3.12%     73.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 28830962     26.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            108580855                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     39326                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6468                       # number of floating regfile writes
system.cpu.idleCycles                           50508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               992935                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7646946                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.562226                       # Inst execution rate
system.cpu.iew.exec_refs                     80023365                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20102492                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11267664                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              66068278                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             936946                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             80549                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23290628                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           190221972                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              59920873                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1873581                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             169706779                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  65814                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                533369                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1167581                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                743843                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         17896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12814301                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        30974                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        41134                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          834                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     17485052                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      9893612                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          41134                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       861061                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         131874                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 174930076                       # num instructions consuming a value
system.cpu.iew.wb_count                     161667665                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.736131                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128771513                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.488223                       # insts written-back per cycle
system.cpu.iew.wb_sent                      168578286                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                302600955                       # number of integer regfile reads
system.cpu.int_regfile_writes               134579071                       # number of integer regfile writes
system.cpu.ipc                               0.920544                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.920544                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           6449605      3.76%      3.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83864388     48.88%     52.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20723      0.01%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    50      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 760      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  959      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   94      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4272      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             60700513     35.38%     88.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20495846     11.95%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              91      0.00%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          43063      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              171580364                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   49704                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              149114                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        35161                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             225603                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              165081055                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          453933774                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    161632504                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         247661877                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  189284547                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 171580364                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              937425                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        57625158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2341309                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         907978                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     62994668                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     108580855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.580208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.530971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            38223985     35.20%     35.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23298564     21.46%     56.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14530405     13.38%     70.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10890614     10.03%     80.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            21637287     19.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       108580855                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.579474                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    15688203                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            79                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          20176286                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5322832                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             66068278                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23290628                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                95915301                       # number of misc regfile reads
system.cpu.numCycles                        108631363                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                21102422                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             156634101                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               16031630                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 14773204                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9475301                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 11753                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             509332247                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              197483546                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           210783400                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  30138877                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               14398812                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1167581                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              41395159                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 54149205                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            144320                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        354563857                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3612                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  46672840                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             88                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    257633411                       # The number of ROB reads
system.cpu.rob.rob_writes                   364434227                       # The number of ROB writes
system.cpu.timesIdled                             424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        94040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        275360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       733082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           69                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1467940                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             69                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61839                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52889                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41151                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119481                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61839                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       456680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       456680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 456680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14989376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14989376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14989376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181320                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181320    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181320                       # Request fanout histogram
system.membus.reqLayer2.occupancy           529857500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          963728750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            441001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           293857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          293857                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           797                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       440204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2201159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2202798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     90432064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               90485952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           94096                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3384896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           828954                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009319                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 828882     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     72      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             828954                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1412955000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1101091500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1195999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               553534                       # number of demand (read+write) hits
system.l2.demand_hits::total                   553538                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data              553534                       # number of overall hits
system.l2.overall_hits::total                  553538                       # number of overall hits
system.l2.demand_misses::.cpu.inst                793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180527                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181320                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               793                       # number of overall misses
system.l2.overall_misses::.cpu.data            180527                       # number of overall misses
system.l2.overall_misses::total                181320                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14761019500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14824621000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63601500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14761019500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14824621000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           734061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               734858                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          734061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              734858                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.245929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246742                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.245929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246742                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80203.656999                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81766.270419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81759.436356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80203.656999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81766.270419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81759.436356                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52889                       # number of writebacks
system.l2.writebacks::total                     52889                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181320                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12955749500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13011421000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55671500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12955749500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13011421000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.245929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.245929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70203.656999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71766.270419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71759.436356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70203.656999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71766.270419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71759.436356                       # average overall mshr miss latency
system.l2.replacements                          94096                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       678940                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           678940                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       678940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       678940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            174376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                174376                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          119481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119481                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9761954000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9761954000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        293857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            293857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.406596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.406596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81702.982064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81702.982064                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       119481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8567144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8567144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.406596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71702.982064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71702.982064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80203.656999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80203.656999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70203.656999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70203.656999                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        379158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            379158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        61046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4999065500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4999065500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       440204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        440204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.138677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81890.140222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81890.140222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        61046                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61046                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4388605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4388605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.138677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71890.140222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71890.140222                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 67153.519019                       # Cycle average of tags in use
system.l2.tags.total_refs                     1467924                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181334                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.095139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.958276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       603.253652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     66548.307090                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.507723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.512341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         87238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        87232                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.665573                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1649271                       # Number of tag accesses
system.l2.tags.data_accesses                  1649271                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          50752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11553728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11604480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        50752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3384896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3384896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          180527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              181320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            934389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         212714409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             213648799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       934389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           934389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       62318946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62318946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       62318946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           934389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        212714409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            275967745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001555424500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3210                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3210                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              423635                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3317                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2154137500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  906600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5553887500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11880.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30630.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135588                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35897                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  143847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.051678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.577572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.917008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39261     62.62%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4631      7.39%     70.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3566      5.69%     75.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          975      1.56%     77.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7926     12.64%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          219      0.35%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          312      0.50%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          313      0.50%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5493      8.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62696                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.463240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.717087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    190.118154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          3093     96.36%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          116      3.61%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3210                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.467601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.445853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.866813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2468     76.88%     76.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.59%     77.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              695     21.65%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.72%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3210                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11604480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3383104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11604480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3384896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       213.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    213.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51880153000                       # Total gap between requests
system.mem_ctrls.avgGap                     221512.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        50752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11553728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3383104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 934389.462961902376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 212714409.306586802006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62285953.848208218813                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       180527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52889                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23062750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5530824750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 925894608750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29082.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30637.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17506373.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            222867960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118457130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           647133900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          138486600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4287114000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12758492970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10113227520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28285780080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.766371                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26157630250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1813500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26344550750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            224781480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            119474190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           647490900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          137447820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4287114000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12856302690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10030861440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28303472520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.092105                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25943777250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1813500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26558403750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15686884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15686884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15686884                       # number of overall hits
system.cpu.icache.overall_hits::total        15686884                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1292                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1292                       # number of overall misses
system.cpu.icache.overall_misses::total          1292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92825500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92825500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92825500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92825500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15688176                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15688176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15688176                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15688176                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71846.362229                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71846.362229                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71846.362229                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71846.362229                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          287                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          495                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          495                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          797                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          797                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          797                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          797                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64850500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64850500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64850500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64850500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81368.255960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81368.255960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81368.255960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81368.255960                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15686884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15686884                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1292                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92825500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92825500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15688176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15688176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71846.362229                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71846.362229                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          797                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          797                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64850500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64850500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81368.255960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81368.255960                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           616.997662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15687681                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               797                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19683.414053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   616.997662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.602537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.602537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          747                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          62753501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         62753501                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     59661242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         59661242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     59661242                       # number of overall hits
system.cpu.dcache.overall_hits::total        59661242                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       804966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         804966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       821350                       # number of overall misses
system.cpu.dcache.overall_misses::total        821350                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28162696953                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28162696953                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28162696953                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28162696953                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     60466208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     60466208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     60482592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     60482592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34986.194390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34986.194390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34288.302128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34288.302128                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1125464                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18537                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.714463                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       678940                       # number of writebacks
system.cpu.dcache.writebacks::total            678940                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        87289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        87289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        87289                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        87289                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       717677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       717677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       734061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       734061                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20383282953                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20383282953                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21688039953                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21688039953                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012137                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012137                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28401.750304                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28401.750304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29545.282957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29545.282957                       # average overall mshr miss latency
system.cpu.dcache.replacements                 733037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     46558100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        46558100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       511102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        511102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15830703000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15830703000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47069202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47069202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30973.666704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30973.666704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        87282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        87282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       423820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       423820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8345270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8345270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19690.599783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19690.599783                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13103142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13103142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       293864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       293864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12331993953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12331993953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13397006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13397006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41964.970030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41964.970030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       293857                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       293857                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12038012953                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12038012953                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40965.547709                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40965.547709                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1304757000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1304757000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79636.047363                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79636.047363                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  54315681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           986.074000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60395303                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            734061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.275592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   986.074000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          788                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         242664429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        242664429                       # Number of data accesses

---------- End Simulation Statistics   ----------
