Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 24 14:47:49 2025
| Host         : ws11-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 83 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.781        0.000                      0                 3716        0.045        0.000                      0                 3716        4.500        0.000                       0                   847  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
board_clock  {0.000 5.000}      10.000          100.000         
stm_sys_clk  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clock         4.480        0.000                      0                   38        0.281        0.000                      0                   38        4.500        0.000                       0                    22  
stm_sys_clk         3.781        0.000                      0                 3533        0.045        0.000                      0                 3533        9.750        0.000                       0                   825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  stm_sys_clk        stm_sys_clk              4.355        0.000                      0                  145       11.795        0.000                      0                  145  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clock
  To Clock:  board_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 2.119ns (42.099%)  route 2.914ns (57.901%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.673    10.115    led_display_memory/clear
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[12]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    14.595    led_display_memory/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 2.119ns (42.099%)  route 2.914ns (57.901%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.673    10.115    led_display_memory/clear
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[13]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    14.595    led_display_memory/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 2.119ns (42.099%)  route 2.914ns (57.901%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.673    10.115    led_display_memory/clear
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    14.595    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 2.119ns (42.099%)  route 2.914ns (57.901%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.673    10.115    led_display_memory/clear
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    14.595    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.119ns (43.334%)  route 2.771ns (56.666%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.530     9.971    led_display_memory/clear
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y35         FDRE (Setup_fdre_C_R)       -0.429    14.594    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.119ns (43.334%)  route 2.771ns (56.666%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.530     9.971    led_display_memory/clear
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[5]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y35         FDRE (Setup_fdre_C_R)       -0.429    14.594    led_display_memory/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.119ns (43.334%)  route 2.771ns (56.666%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.530     9.971    led_display_memory/clear
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y35         FDRE (Setup_fdre_C_R)       -0.429    14.594    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.119ns (43.334%)  route 2.771ns (56.666%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.530     9.971    led_display_memory/clear
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y35         FDRE (Setup_fdre_C_R)       -0.429    14.594    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.119ns (43.369%)  route 2.767ns (56.631%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.526     9.967    led_display_memory/clear
    SLICE_X44Y38         FDRE                                         r  led_display_memory/divider_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.445    14.786    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X44Y38         FDRE (Setup_fdre_C_R)       -0.429    14.596    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 2.119ns (43.306%)  route 2.774ns (56.694%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.560     5.081    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.481     6.018    led_display_memory/divider_reg[2]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.692    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.806    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.920    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.946     8.200    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.303     8.503 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.814     9.318    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.442 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.533     9.974    led_display_memory/clear
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.442    14.783    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[0]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X44Y34         FDRE (Setup_fdre_C_R)       -0.429    14.617    led_display_memory/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  4.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.134     1.718    led_display_memory/divider_reg[10]
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  led_display_memory/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    led_display_memory/divider_reg[8]_i_1_n_5
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.105     1.548    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.134     1.718    led_display_memory/divider_reg[10]
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.862 r  led_display_memory/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    led_display_memory/divider_reg[8]_i_1_n_4
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.105     1.548    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_display_memory/divider_reg[1]/Q
                         net (fo=2, routed)           0.192     1.776    led_display_memory/divider_reg[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.886 r  led_display_memory/divider_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.886    led_display_memory/divider_reg[0]_i_2_n_6
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.955    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[1]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.105     1.548    led_display_memory/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.192     1.776    led_display_memory/divider_reg[5]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.886 r  led_display_memory/divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.886    led_display_memory/divider_reg[4]_i_1_n_6
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[5]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.105     1.548    led_display_memory/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_display_memory/divider_reg[9]/Q
                         net (fo=2, routed)           0.192     1.776    led_display_memory/divider_reg[9]
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.886 r  led_display_memory/divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.886    led_display_memory/divider_reg[8]_i_1_n_6
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[9]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.105     1.548    led_display_memory/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  led_display_memory/divider_reg[13]/Q
                         net (fo=2, routed)           0.192     1.777    led_display_memory/divider_reg[13]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.887 r  led_display_memory/divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.887    led_display_memory/divider_reg[12]_i_1_n_6
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.957    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  led_display_memory/divider_reg[13]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.105     1.549    led_display_memory/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_display_memory/divider_reg[3]/Q
                         net (fo=2, routed)           0.195     1.779    led_display_memory/divider_reg[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  led_display_memory/divider_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.887    led_display_memory/divider_reg[0]_i_2_n_4
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.955    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.105     1.548    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_display_memory/divider_reg[8]/Q
                         net (fo=2, routed)           0.189     1.773    led_display_memory/divider_reg[8]
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  led_display_memory/divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    led_display_memory/divider_reg[8]_i_1_n_7
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  led_display_memory/divider_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.105     1.548    led_display_memory/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  led_display_memory/divider_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  led_display_memory/divider_reg[16]/Q
                         net (fo=2, routed)           0.189     1.775    led_display_memory/divider_reg[16]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  led_display_memory/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    led_display_memory/divider_reg[16]_i_1_n_7
    SLICE_X44Y38         FDRE                                         r  led_display_memory/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.105     1.550    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_display_memory/divider_reg[4]/Q
                         net (fo=2, routed)           0.189     1.773    led_display_memory/divider_reg[4]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  led_display_memory/divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    led_display_memory/divider_reg[4]_i_1_n_7
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.105     1.548    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y37   led_display_memory/digit_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y37   led_display_memory/digit_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y34   led_display_memory/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y36   led_display_memory/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y36   led_display_memory/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37   led_display_memory/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   led_display_memory/digit_select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   led_display_memory/digit_select_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   led_display_memory/divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   led_display_memory/divider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   led_display_memory/divider_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   led_display_memory/divider_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   led_display_memory/divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   led_display_memory/divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   led_display_memory/divider_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   led_display_memory/divider_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   led_display_memory/divider_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   led_display_memory/divider_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   led_display_memory/divider_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   led_display_memory/divider_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 1.448ns (20.183%)  route 5.727ns (79.817%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 15.947 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 f  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 r  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.963     8.342    dp_0/decode_r/sys_rst_i
    SLICE_X34Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.466 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033     9.499    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.623 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151     9.775    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.899 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          0.485    10.384    dp_0/decode_r/display_decode_i[s2_reg_b][0]
    SLICE_X36Y63         LUT6 (Prop_lut6_I3_O)        0.124    10.508 f  dp_0/decode_r/stall_count[0]_i_11/O
                         net (fo=1, routed)           0.426    10.934    dp_0/decode_r/stall_count[0]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    11.058 f  dp_0/decode_r/stall_count[0]_i_6/O
                         net (fo=3, routed)           0.729    11.788    dp_0/fetch_r/rd_reg_write_index_reg[2]_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  dp_0/fetch_r/stall_count[0]_i_2/O
                         net (fo=2, routed)           0.585    12.497    dp_0/fetch_r/stall_count[0]_i_2_n_0
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.124    12.621 r  dp_0/fetch_r/stall_count[0]_i_1/O
                         net (fo=1, routed)           0.000    12.621    dp_0/hazard_detect/D[0]
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.435    15.947    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.405    
                         clock uncertainty           -0.035    16.370    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.032    16.402    dp_0/hazard_detect/stall_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_pipeline_low_reg/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 1.324ns (18.713%)  route 5.751ns (81.287%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 15.946 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 f  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 r  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.963     8.342    dp_0/decode_r/sys_rst_i
    SLICE_X34Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.466 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          0.969     9.435    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  dp_0/fetch_r/rd_reg_data2[15]_i_6/O
                         net (fo=22, routed)          0.763    10.323    dp_0/decode_r/rd_instruction_reg[1]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.447 r  dp_0/decode_r/stall_count[0]_i_12/O
                         net (fo=1, routed)           0.441    10.887    dp_0/decode_r/stall_count[0]_i_12_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.011 r  dp_0/decode_r/stall_count[0]_i_7/O
                         net (fo=2, routed)           0.638    11.649    dp_0/fetch_r/rd_memory_ctl_reg[memory_read]
    SLICE_X31Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.773 f  dp_0/fetch_r/stall_count[0]_i_5/O
                         net (fo=2, routed)           0.624    12.397    dp_0/fetch_r/stall_count[0]_i_5_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124    12.521 r  dp_0/fetch_r/stall_pipeline_low_i_1/O
                         net (fo=1, routed)           0.000    12.521    dp_0/hazard_detect/stall_pipeline_low_reg_0
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.434    15.946    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
                         clock pessimism              0.458    16.404    
                         clock uncertainty           -0.035    16.369    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)        0.032    16.401    dp_0/hazard_detect/stall_pipeline_low_reg
  -------------------------------------------------------------------
                         required time                         16.401    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.279ns  (logic 1.107ns (17.631%)  route 5.172ns (82.369%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 27.041 - 22.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 16.443 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314    14.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.892 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.551    16.443    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.459    16.902 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=63, routed)          1.359    18.261    dp_0/decode_r/E[0]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.385 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033    19.418    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.542 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.693    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.218    21.036    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.276    21.312 r  dp_0/Register_File_inst/rd_reg_data1_reg[1]_i_1/O
                         net (fo=8, routed)           1.410    22.722    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][1]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    25.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.512 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.528    27.041    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.427    
                         clock uncertainty           -0.035    27.392    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.537    26.855    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                         -22.722    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.144ns  (logic 1.107ns (18.018%)  route 5.037ns (81.982%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 27.041 - 22.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 16.443 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314    14.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.892 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.551    16.443    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.459    16.902 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=63, routed)          1.359    18.261    dp_0/decode_r/E[0]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.385 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033    19.418    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.542 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.693    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.085    20.903    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X44Y71         MUXF7 (Prop_muxf7_S_O)       0.276    21.179 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.408    22.587    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    25.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.512 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.528    27.041    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.427    
                         clock uncertainty           -0.035    27.392    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.537    26.855    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                         -22.587    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.144ns  (logic 1.107ns (18.018%)  route 5.037ns (81.982%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 27.041 - 22.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 16.443 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314    14.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.892 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.551    16.443    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.459    16.902 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=63, routed)          1.359    18.261    dp_0/decode_r/E[0]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.385 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033    19.418    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.542 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.693    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.085    20.903    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X44Y71         MUXF7 (Prop_muxf7_S_O)       0.276    21.179 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.408    22.587    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    25.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.512 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.528    27.041    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.427    
                         clock uncertainty           -0.035    27.392    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.537    26.855    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                         -22.587    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.144ns  (logic 1.107ns (18.018%)  route 5.037ns (81.982%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 27.041 - 22.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 16.443 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314    14.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.892 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.551    16.443    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.459    16.902 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=63, routed)          1.359    18.261    dp_0/decode_r/E[0]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.385 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033    19.418    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.542 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.693    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.085    20.903    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X44Y71         MUXF7 (Prop_muxf7_S_O)       0.276    21.179 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.408    22.587    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    25.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.512 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.528    27.041    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.427    
                         clock uncertainty           -0.035    27.392    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.537    26.855    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                         -22.587    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.140ns  (logic 1.107ns (18.030%)  route 5.033ns (81.970%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 27.041 - 22.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 16.443 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314    14.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.892 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.551    16.443    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.459    16.902 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=63, routed)          1.359    18.261    dp_0/decode_r/E[0]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.385 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033    19.418    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.542 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.693    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.375    21.193    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X53Y72         MUXF7 (Prop_muxf7_S_O)       0.276    21.469 r  dp_0/Register_File_inst/rd_reg_data1_reg[11]_i_1/O
                         net (fo=8, routed)           1.114    22.583    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][11]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    25.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.512 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.528    27.041    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.427    
                         clock uncertainty           -0.035    27.392    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.537    26.855    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                         -22.583    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_reg_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.342ns  (logic 1.107ns (17.455%)  route 5.235ns (82.545%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 26.952 - 22.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 16.443 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314    14.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.892 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.551    16.443    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.459    16.902 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=63, routed)          1.359    18.261    dp_0/decode_r/E[0]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.385 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033    19.418    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.542 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.693    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.218    21.036    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.276    21.312 r  dp_0/Register_File_inst/rd_reg_data1_reg[1]_i_1/O
                         net (fo=8, routed)           1.473    22.785    dp_0/decode_r/reg_file_reg[0][15][1]
    SLICE_X50Y60         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    25.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.512 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.440    26.952    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[1]/C
                         clock pessimism              0.387    27.339    
                         clock uncertainty           -0.035    27.303    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.238    27.065    dp_0/decode_r/rd_reg_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         27.065    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_reg_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.317ns  (logic 1.107ns (17.524%)  route 5.210ns (82.476%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 26.952 - 22.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 16.443 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314    14.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.892 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.551    16.443    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.459    16.902 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=63, routed)          1.359    18.261    dp_0/decode_r/E[0]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.385 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033    19.418    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.542 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.693    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.373    21.190    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X51Y72         MUXF7 (Prop_muxf7_S_O)       0.276    21.466 r  dp_0/Register_File_inst/rd_reg_data1_reg[6]_i_1/O
                         net (fo=7, routed)           1.294    22.760    dp_0/decode_r/reg_file_reg[0][15][6]
    SLICE_X50Y60         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    25.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.512 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.440    26.952    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[6]/C
                         clock pessimism              0.387    27.339    
                         clock uncertainty           -0.035    27.303    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.246    27.057    dp_0/decode_r/rd_reg_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         27.057    
                         arrival time                         -22.760    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_reg_data1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.244ns  (logic 1.107ns (17.730%)  route 5.137ns (82.270%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 26.952 - 22.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 16.443 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314    14.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.892 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.551    16.443    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y61         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.459    16.902 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=63, routed)          1.359    18.261    dp_0/decode_r/E[0]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124    18.385 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.033    19.418    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.542 f  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.693    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.085    20.903    dp_0/Register_File_inst/display_decode_i[s2_reg_b][0]
    SLICE_X44Y71         MUXF7 (Prop_muxf7_S_O)       0.276    21.179 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.508    22.687    dp_0/decode_r/reg_file_reg[0][15][15]
    SLICE_X50Y60         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    25.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.512 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.440    26.952    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[15]/C
                         clock pessimism              0.387    27.339    
                         clock uncertainty           -0.035    27.303    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.236    27.067    dp_0/decode_r/rd_reg_data1_reg[15]
  -------------------------------------------------------------------
                         required time                         27.067    
                         arrival time                         -22.687    
  -------------------------------------------------------------------
                         slack                                  4.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dp_0/fetch_r/rd_pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.153%)  route 0.229ns (61.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.560     1.837    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  dp_0/fetch_r/rd_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  dp_0/fetch_r/rd_pc_reg[9]/Q
                         net (fo=5, routed)           0.229     2.206    dp_0/decode_r/rd_pc_reg[15]_0[9]
    SLICE_X34Y60         FDRE                                         r  dp_0/decode_r/rd_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.826     2.437    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  dp_0/decode_r/rd_pc_reg[9]/C
                         clock pessimism             -0.339     2.098    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.063     2.161    dp_0/decode_r/rd_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.563%)  route 0.234ns (62.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.560     1.837    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  dp_0/execute_r/rd_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  dp_0/execute_r/rd_pc_reg[2]/Q
                         net (fo=6, routed)           0.234     2.212    dp_0/mem_r/rd_pc_reg[15]_0[2]
    SLICE_X38Y58         FDRE                                         r  dp_0/mem_r/rd_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.828     2.439    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  dp_0/mem_r/rd_pc_reg[2]/C
                         clock pessimism             -0.339     2.100    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.063     2.163    dp_0/mem_r/rd_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_inport_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_inport_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.118%)  route 0.229ns (61.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.553     1.830    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  dp_0/decode_r/rd_inport_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  dp_0/decode_r/rd_inport_data_reg[15]/Q
                         net (fo=1, routed)           0.229     2.199    dp_0/execute_r/rd_inport_data_reg[15]_1[9]
    SLICE_X38Y69         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.819     2.430    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[15]/C
                         clock pessimism             -0.339     2.091    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.059     2.150    dp_0/execute_r/rd_inport_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_inport_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_inport_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.221%)  route 0.248ns (63.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.554     1.831    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dp_0/decode_r/rd_inport_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  dp_0/decode_r/rd_inport_data_reg[8]/Q
                         net (fo=1, routed)           0.248     2.220    dp_0/execute_r/rd_inport_data_reg[15]_1[2]
    SLICE_X41Y68         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.822     2.432    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[8]/C
                         clock pessimism             -0.339     2.093    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.070     2.163    dp_0/execute_r/rd_inport_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.223%)  route 0.272ns (64.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.565     1.842    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.148     1.990 r  dp_0/execute_r/rd_reg_data2_reg[1]/Q
                         net (fo=17, routed)          0.272     2.262    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/D
    SLICE_X52Y43         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.837     2.447    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/WCLK
    SLICE_X52Y43         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.LOW/CLK
                         clock pessimism             -0.334     2.113    
    SLICE_X52Y43         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     2.204    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_inport_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_inport_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.703%)  route 0.243ns (63.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.554     1.831    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dp_0/decode_r/rd_inport_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  dp_0/decode_r/rd_inport_data_reg[12]/Q
                         net (fo=1, routed)           0.243     2.215    dp_0/execute_r/rd_inport_data_reg[15]_1[6]
    SLICE_X42Y67         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.822     2.433    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[12]/C
                         clock pessimism             -0.339     2.094    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.052     2.146    dp_0/execute_r/rd_inport_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.646%)  route 0.266ns (65.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.558     1.835    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  dp_0/execute_r/rd_pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  dp_0/execute_r/rd_pc_reg[10]/Q
                         net (fo=6, routed)           0.266     2.241    dp_0/mem_r/rd_pc_reg[15]_0[10]
    SLICE_X39Y60         FDRE                                         r  dp_0/mem_r/rd_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.827     2.438    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  dp_0/mem_r/rd_pc_reg[10]/C
                         clock pessimism             -0.339     2.099    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.070     2.169    dp_0/mem_r/rd_pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_inport_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_inport_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.592%)  route 0.279ns (66.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.554     1.831    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dp_0/decode_r/rd_inport_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  dp_0/decode_r/rd_inport_data_reg[9]/Q
                         net (fo=1, routed)           0.279     2.250    dp_0/execute_r/rd_inport_data_reg[15]_1[3]
    SLICE_X40Y67         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.822     2.433    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X40Y67         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[9]/C
                         clock pessimism             -0.339     2.094    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.070     2.164    dp_0/execute_r/rd_inport_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.223%)  route 0.272ns (64.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.565     1.842    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.148     1.990 r  dp_0/execute_r/rd_reg_data2_reg[1]/Q
                         net (fo=17, routed)          0.272     2.262    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/D
    SLICE_X52Y43         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.837     2.447    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/WCLK
    SLICE_X52Y43         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/DP.LOW/CLK
                         clock pessimism             -0.334     2.113    
    SLICE_X52Y43         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.052     2.165    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.223%)  route 0.272ns (64.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.565     1.842    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  dp_0/execute_r/rd_reg_data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.148     1.990 r  dp_0/execute_r/rd_reg_data2_reg[1]/Q
                         net (fo=17, routed)          0.272     2.262    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/D
    SLICE_X52Y43         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     1.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.611 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.837     2.447    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/WCLK
    SLICE_X52Y43         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.HIGH/CLK
                         clock pessimism             -0.334     2.113    
    SLICE_X52Y43         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.048     2.161    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         stm_sys_clk
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { stm_sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         22.000      19.845     BUFGCTRL_X0Y0  stm_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X44Y58   dp_0/execute_r/rd_memory_ctl_reg[memory_read]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X44Y52   dp_0/execute_r/rd_memory_ctl_reg[memory_write]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X32Y50   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X32Y50   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X32Y50   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X32Y50   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X32Y50   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X32Y50   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X32Y50   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][6]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_12_12/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_12_12/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y53   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_15_15/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y53   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_15_15/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y53   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_15_15/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y53   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_15_15/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_14_14/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y43   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y43   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.795ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][11]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.580ns (9.533%)  route 5.504ns (90.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 15.936 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.151    11.530    dp_0/Register_File_inst/sys_rst_i
    SLICE_X49Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.424    15.936    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][11]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.323    
                         clock uncertainty           -0.035    16.287    
    SLICE_X49Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.885    dp_0/Register_File_inst/reg_file_reg[4][11]
  -------------------------------------------------------------------
                         required time                         15.885    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.580ns (9.533%)  route 5.504ns (90.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 15.936 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.151    11.530    dp_0/Register_File_inst/sys_rst_i
    SLICE_X49Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.424    15.936    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][7]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.323    
                         clock uncertainty           -0.035    16.287    
    SLICE_X49Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.885    dp_0/Register_File_inst/reg_file_reg[4][7]
  -------------------------------------------------------------------
                         required time                         15.885    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][8]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.580ns (9.533%)  route 5.504ns (90.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 15.936 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.151    11.530    dp_0/Register_File_inst/sys_rst_i
    SLICE_X49Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.424    15.936    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][8]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.323    
                         clock uncertainty           -0.035    16.287    
    SLICE_X49Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.885    dp_0/Register_File_inst/reg_file_reg[4][8]
  -------------------------------------------------------------------
                         required time                         15.885    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][9]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.580ns (9.533%)  route 5.504ns (90.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 15.936 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.151    11.530    dp_0/Register_File_inst/sys_rst_i
    SLICE_X49Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.424    15.936    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][9]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.323    
                         clock uncertainty           -0.035    16.287    
    SLICE_X49Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.885    dp_0/Register_File_inst/reg_file_reg[4][9]
  -------------------------------------------------------------------
                         required time                         15.885    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][5]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 15.937 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.116    11.494    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.425    15.937    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][5]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.324    
                         clock uncertainty           -0.035    16.288    
    SLICE_X51Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.886    dp_0/Register_File_inst/reg_file_reg[3][5]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][6]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 15.937 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.116    11.494    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.425    15.937    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.324    
                         clock uncertainty           -0.035    16.288    
    SLICE_X51Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.886    dp_0/Register_File_inst/reg_file_reg[3][6]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][8]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 15.937 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.116    11.494    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.425    15.937    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][8]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.324    
                         clock uncertainty           -0.035    16.288    
    SLICE_X51Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.886    dp_0/Register_File_inst/reg_file_reg[3][8]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][9]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 15.937 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.116    11.494    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.425    15.937    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][9]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.324    
                         clock uncertainty           -0.035    16.288    
    SLICE_X51Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.886    dp_0/Register_File_inst/reg_file_reg[3][9]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 15.937 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.116    11.494    dp_0/Register_File_inst/sys_rst_i
    SLICE_X50Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.425    15.937    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][7]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.324    
                         clock uncertainty           -0.035    16.288    
    SLICE_X50Y74         FDCE (Recov_fdce_C_CLR)     -0.356    15.932    dp_0/Register_File_inst/reg_file_reg[2][7]
  -------------------------------------------------------------------
                         required time                         15.932    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][10]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.580ns (9.589%)  route 5.468ns (90.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 15.937 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.314     3.796    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.892 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.554     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.902 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.353     7.255    ctrl_0/state[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         4.116    11.494    dp_0/Register_File_inst/sys_rst_i
    SLICE_X50Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          2.010    14.421    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.512 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         1.425    15.937    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][10]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.324    
                         clock uncertainty           -0.035    16.288    
    SLICE_X50Y74         FDCE (Recov_fdce_C_CLR)     -0.314    15.974    dp_0/Register_File_inst/reg_file_reg[2][10]
  -------------------------------------------------------------------
                         required time                         15.974    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.795ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.316%)  route 0.829ns (81.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 13.442 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.463    24.854    dp_0/out_r/sys_rst_i
    SLICE_X32Y45         FDCE                                         f  dp_0/out_r/out_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.832    13.442    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  dp_0/out_r/out_i_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.108    
                         clock uncertainty            0.035    13.144    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.085    13.059    dp_0/out_r/out_i_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.059    
                         arrival time                          24.854    
  -------------------------------------------------------------------
                         slack                                 11.795    

Slack (MET) :             11.795ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.316%)  route 0.829ns (81.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 13.442 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.463    24.854    dp_0/out_r/sys_rst_i
    SLICE_X32Y45         FDCE                                         f  dp_0/out_r/out_i_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.832    13.442    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  dp_0/out_r/out_i_reg[0]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.108    
                         clock uncertainty            0.035    13.144    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.085    13.059    dp_0/out_r/out_i_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        -13.059    
                         arrival time                          24.854    
  -------------------------------------------------------------------
                         slack                                 11.795    

Slack (MET) :             11.841ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.799%)  route 0.859ns (82.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 13.431 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.493    24.884    dp_0/Register_File_inst/sys_rst_i
    SLICE_X40Y69         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.821    13.431    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][14]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.092    
                         clock uncertainty            0.035    13.128    
    SLICE_X40Y69         FDCE (Remov_fdce_C_CLR)     -0.085    13.043    dp_0/Register_File_inst/reg_file_reg[5][14]
  -------------------------------------------------------------------
                         required time                        -13.043    
                         arrival time                          24.884    
  -------------------------------------------------------------------
                         slack                                 11.841    

Slack (MET) :             11.855ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[1]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.076ns  (logic 0.186ns (17.293%)  route 0.890ns (82.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 13.442 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.523    24.914    dp_0/out_r/sys_rst_i
    SLICE_X32Y43         FDCE                                         f  dp_0/out_r/out_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.832    13.442    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  dp_0/out_r/out_i_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.108    
                         clock uncertainty            0.035    13.144    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.085    13.059    dp_0/out_r/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.059    
                         arrival time                          24.914    
  -------------------------------------------------------------------
                         slack                                 11.855    

Slack (MET) :             11.882ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][12]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.795%)  route 0.921ns (83.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.555    24.946    dp_0/Register_File_inst/sys_rst_i
    SLICE_X42Y70         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.820    13.430    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][12]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X42Y70         FDCE (Remov_fdce_C_CLR)     -0.063    13.064    dp_0/Register_File_inst/reg_file_reg[5][12]
  -------------------------------------------------------------------
                         required time                        -13.064    
                         arrival time                          24.946    
  -------------------------------------------------------------------
                         slack                                 11.882    

Slack (MET) :             11.882ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][15]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.795%)  route 0.921ns (83.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.555    24.946    dp_0/Register_File_inst/sys_rst_i
    SLICE_X42Y70         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.820    13.430    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][15]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X42Y70         FDCE (Remov_fdce_C_CLR)     -0.063    13.064    dp_0/Register_File_inst/reg_file_reg[5][15]
  -------------------------------------------------------------------
                         required time                        -13.064    
                         arrival time                          24.946    
  -------------------------------------------------------------------
                         slack                                 11.882    

Slack (MET) :             11.904ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.795%)  route 0.921ns (83.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.555    24.946    dp_0/Register_File_inst/sys_rst_i
    SLICE_X43Y70         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.820    13.430    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X43Y70         FDCE (Remov_fdce_C_CLR)     -0.085    13.042    dp_0/Register_File_inst/reg_file_reg[2][0]
  -------------------------------------------------------------------
                         required time                        -13.042    
                         arrival time                          24.946    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.904ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.795%)  route 0.921ns (83.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.555    24.946    dp_0/Register_File_inst/sys_rst_i
    SLICE_X43Y70         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.820    13.430    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][13]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X43Y70         FDCE (Remov_fdce_C_CLR)     -0.085    13.042    dp_0/Register_File_inst/reg_file_reg[2][13]
  -------------------------------------------------------------------
                         required time                        -13.042    
                         arrival time                          24.946    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.904ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.795%)  route 0.921ns (83.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.555    24.946    dp_0/Register_File_inst/sys_rst_i
    SLICE_X43Y70         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.820    13.430    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][14]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X43Y70         FDCE (Remov_fdce_C_CLR)     -0.085    13.042    dp_0/Register_File_inst/reg_file_reg[2][14]
  -------------------------------------------------------------------
                         required time                        -13.042    
                         arrival time                          24.946    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.904ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][15]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.795%)  route 0.921ns (83.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 13.430 - 11.000 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 23.839 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.001    23.251    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.277 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.562    23.839    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    23.980 r  ctrl_0/state_reg[0]/Q
                         net (fo=64, routed)          0.366    24.346    ctrl_0/state[0]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.045    24.391 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=424, routed)         0.555    24.946    dp_0/Register_File_inst/sys_rst_i
    SLICE_X43Y70         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=18, routed)          1.144    12.582    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.611 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=825, routed)         0.820    13.430    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][15]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.091    
                         clock uncertainty            0.035    13.127    
    SLICE_X43Y70         FDCE (Remov_fdce_C_CLR)     -0.085    13.042    dp_0/Register_File_inst/reg_file_reg[2][15]
  -------------------------------------------------------------------
                         required time                        -13.042    
                         arrival time                          24.946    
  -------------------------------------------------------------------
                         slack                                 11.904    





