Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  5 10:58:28 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (375)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1643)
5. checking no_input_delay (20)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (375)
--------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: U_OV7670_CLK_Gen/pclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1643)
---------------------------------------------------
 There are 1643 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.780        0.000                      0                  106        0.189        0.000                      0                  106        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.780        0.000                      0                  106        0.189        0.000                      0                  106        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.113%)  route 3.932ns (76.887%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X7Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/Q
                         net (fo=7, routed)           1.591     7.191    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]
    SLICE_X7Y93          LUT4 (Prop_lut4_I1_O)        0.152     7.343 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5/O
                         net (fo=8, routed)           0.896     8.239    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5_n_0
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.326     8.565 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_7/O
                         net (fo=1, routed)           0.583     9.148    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_7_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.272 f  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_5/O
                         net (fo=1, routed)           0.522     9.793    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_5_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.917 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.341    10.258    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X6Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506    14.847    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y92          FDSE (Setup_fdse_C_D)       -0.045    15.038    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.113%)  route 3.932ns (76.887%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X7Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/Q
                         net (fo=7, routed)           1.591     7.191    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]
    SLICE_X7Y93          LUT4 (Prop_lut4_I1_O)        0.152     7.343 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5/O
                         net (fo=8, routed)           0.896     8.239    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5_n_0
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.326     8.565 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_7/O
                         net (fo=1, routed)           0.583     9.148    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_7_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.272 f  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_5/O
                         net (fo=1, routed)           0.522     9.793    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_5_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.917 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.341    10.258    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X6Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506    14.847    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y92          FDSE (Setup_fdse_C_D)       -0.031    15.052    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_12/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.014ns (24.451%)  route 3.133ns (75.549%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.555     5.076    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X8Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.855     6.449    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.124     6.573 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.171     6.744    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.124     6.868 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.651     7.519    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.826     8.469    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X8Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.593 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.630     9.223    U_OV7670_Master_n_2
    RAMB18_X0Y36         RAMB18E1                                     r  r_sda_reg_i_12/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.476    14.817    clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  r_sda_reg_i_12/CLKARDCLK
                         clock pessimism              0.272    15.089    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.611    r_sda_reg_i_12
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.945ns (23.356%)  route 3.101ns (76.644%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.626     5.147    U_btn_debounce/clk
    SLICE_X0Y93          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.705     6.308    U_btn_debounce/counter_reg[14]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.124     6.432 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.579     7.011    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.135 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.579     7.714    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.838 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.445     8.282    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.117     8.399 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.794     9.193    U_btn_debounce/counter_next[1]
    SLICE_X1Y91          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    U_btn_debounce/clk
    SLICE_X1Y91          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)       -0.312    14.774    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.014ns (25.852%)  route 2.908ns (74.148%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.900     6.562    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.573     7.259    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.383 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.655     8.038    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.124     8.162 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.590     8.752    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     8.876 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.190     9.066    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X6Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506    14.847    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y92          FDSE (Setup_fdse_C_CE)      -0.169    14.914    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.014ns (25.852%)  route 2.908ns (74.148%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.900     6.562    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.573     7.259    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.383 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.655     8.038    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.124     8.162 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.590     8.752    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     8.876 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.190     9.066    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X6Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506    14.847    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y92          FDSE (Setup_fdse_C_CE)      -0.169    14.914    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.890ns (23.547%)  route 2.890ns (76.453%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.900     6.562    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.573     7.259    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.383 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.662     8.045    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124     8.169 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[5]_i_1/O
                         net (fo=6, routed)           0.755     8.924    U_OV7670_Master/U_SCCB_controlUnit/dataBit[5]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.440    14.781    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X9Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[5]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    14.799    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[5]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.958ns (25.290%)  route 2.830ns (74.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X7Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/Q
                         net (fo=7, routed)           1.591     7.191    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]
    SLICE_X7Y93          LUT4 (Prop_lut4_I1_O)        0.152     7.343 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5/O
                         net (fo=8, routed)           0.896     8.239    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.350     8.589 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.343     8.932    U_OV7670_Master/U_SCCB_controlUnit/bitCount[0]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X7Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)       -0.271    14.813    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.890ns (23.453%)  route 2.905ns (76.547%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.900     6.562    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.573     7.259    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.383 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.662     8.045    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124     8.169 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[5]_i_1/O
                         net (fo=6, routed)           0.770     8.939    U_OV7670_Master/U_SCCB_controlUnit/dataBit[5]_i_1_n_0
    SLICE_X8Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.439    14.780    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X8Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[0]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y92          FDSE (Setup_fdse_C_CE)      -0.169    14.834    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.890ns (23.453%)  route 2.905ns (76.547%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.900     6.562    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.124     6.686 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.573     7.259    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     7.383 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.662     8.045    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.124     8.169 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[5]_i_1/O
                         net (fo=6, routed)           0.770     8.939    U_OV7670_Master/U_SCCB_controlUnit/dataBit[5]_i_1_n_0
    SLICE_X8Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.439    14.780    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X8Y92          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y92          FDSE (Setup_fdse_C_CE)      -0.169    14.834    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.675%)  route 0.144ns (43.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.558    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X3Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=8, routed)           0.144     1.843    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X2Y108         LUT5 (Prop_lut5_I2_O)        0.048     1.891 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X2Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.949     2.077    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X2Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.131     1.702    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.558    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X2Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.722 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[6]/Q
                         net (fo=5, routed)           0.085     1.807    U_OV7670_Master/U_I2C_clk_gen/counter[6]
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  U_OV7670_Master/U_I2C_clk_gen/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_OV7670_Master/U_I2C_clk_gen/counter_0[0]
    SLICE_X3Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.949     2.077    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X3Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.091     1.662    U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.558    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X3Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=8, routed)           0.144     1.843    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X2Y108         LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X2Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.949     2.077    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X2Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120     1.691    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.961%)  route 0.172ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.558    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X3Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=8, routed)           0.172     1.871    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     1.916 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.916    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X2Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.949     2.077    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X2Y108         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.121     1.692    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.447    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X9Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[5]/Q
                         net (fo=4, routed)           0.172     1.760    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg_n_0_[5]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_1_n_0
    SLICE_X8Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.961    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X8Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y93          FDSE (Hold_fdse_C_D)         0.121     1.581    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.562     1.445    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X8Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           0.138     1.747    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.831     1.959    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X8Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     1.566    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.188%)  route 0.138ns (39.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.138     1.776    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.989    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X7Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092     1.582    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.133     1.771    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.989    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.053     1.527    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.648%)  route 0.173ns (45.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X8Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/Q
                         net (fo=11, routed)          0.173     1.784    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]
    SLICE_X8Y89          LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_OV7670_Master/U_SCCB_controlUnit/r_addr[4]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.831     1.959    U_OV7670_Master/U_SCCB_controlUnit/clk
    SLICE_X8Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.120     1.581    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.674     1.558    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X2Y107         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.175     1.897    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.043     1.940 r  U_OV7670_Master/U_I2C_clk_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.940    U_OV7670_Master/U_I2C_clk_gen/counter_0[2]
    SLICE_X2Y107         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.949     2.077    U_OV7670_Master/U_I2C_clk_gen/clk
    SLICE_X2Y107         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.133     1.691    U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36   r_sda_reg_i_12/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y48   U_OV7670_CLK_Gen/clk_div_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y48   U_OV7670_CLK_Gen/clk_div_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y48   U_OV7670_CLK_Gen/pclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y95    U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y107   U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   U_OV7670_CLK_Gen/clk_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   U_OV7670_CLK_Gen/clk_div_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   U_OV7670_CLK_Gen/pclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y92    U_OV7670_Master/U_SCCB_controlUnit/initProcess_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y92    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y92    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y91    U_btn_debounce/edge_detect_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   U_OV7670_CLK_Gen/clk_div_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   U_OV7670_CLK_Gen/clk_div_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48   U_OV7670_CLK_Gen/pclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107   U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y108   U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/C



