#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000016be4842470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000016be4842600 .scope module, "tb" "tb" 3 44;
 .timescale -12 -12;
L_0000016be483c260 .functor NOT 1, L_0000016be48ab9f0, C4<0>, C4<0>, C4<0>;
L_0000016be483bcb0 .functor XOR 100, L_0000016be48ab8b0, L_0000016be48acf30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000016be483b8c0 .functor XOR 100, L_0000016be483bcb0, L_0000016be48ac030, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000016be4841110_0 .net *"_ivl_10", 99 0, L_0000016be48ac030;  1 drivers
v0000016be4841e30_0 .net *"_ivl_12", 99 0, L_0000016be483b8c0;  1 drivers
v0000016be4840fd0_0 .net *"_ivl_2", 99 0, L_0000016be48acb70;  1 drivers
v0000016be48411b0_0 .net *"_ivl_4", 99 0, L_0000016be48ab8b0;  1 drivers
v0000016be4841430_0 .net *"_ivl_6", 99 0, L_0000016be48acf30;  1 drivers
v0000016be48414d0_0 .net *"_ivl_8", 99 0, L_0000016be483bcb0;  1 drivers
v0000016be4841570_0 .net "a", 99 0, v0000016be4841890_0;  1 drivers
v0000016be4841610_0 .net "b", 99 0, v0000016be4841bb0_0;  1 drivers
v0000016be48416b0_0 .var "clk", 0 0;
v0000016be48417f0_0 .net "out_dut", 99 0, L_0000016be48ad570;  1 drivers
v0000016be48abdb0_0 .net "out_ref", 99 0, L_0000016be48ad4d0;  1 drivers
v0000016be48abef0_0 .net "sel", 0 0, v0000016be48412f0_0;  1 drivers
v0000016be48abbd0_0 .var/2u "stats1", 159 0;
v0000016be48acdf0_0 .var/2u "strobe", 0 0;
v0000016be48ace90_0 .net "tb_match", 0 0, L_0000016be48ab9f0;  1 drivers
v0000016be48ad390_0 .net "tb_mismatch", 0 0, L_0000016be483c260;  1 drivers
v0000016be48ac8f0_0 .net "wavedrom_enable", 0 0, v0000016be4841390_0;  1 drivers
v0000016be48accb0_0 .net "wavedrom_title", 511 0, v0000016be4841930_0;  1 drivers
L_0000016be48acb70 .concat [ 100 0 0 0], L_0000016be48ad4d0;
L_0000016be48ab8b0 .concat [ 100 0 0 0], L_0000016be48ad4d0;
L_0000016be48acf30 .concat [ 100 0 0 0], L_0000016be48ad570;
L_0000016be48ac030 .concat [ 100 0 0 0], L_0000016be48ad4d0;
L_0000016be48ab9f0 .cmp/eeq 100, L_0000016be48acb70, L_0000016be483b8c0;
S_0000016be4848780 .scope module, "good1" "RefModule" 3 87, 4 2 0, S_0000016be4842600;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "a";
    .port_info 1 /INPUT 100 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 100 "out";
v0000016be4841c50_0 .net "a", 99 0, v0000016be4841890_0;  alias, 1 drivers
v0000016be4841070_0 .net "b", 99 0, v0000016be4841bb0_0;  alias, 1 drivers
v0000016be4841b10_0 .net "out", 99 0, L_0000016be48ad4d0;  alias, 1 drivers
v0000016be4841250_0 .net "sel", 0 0, v0000016be48412f0_0;  alias, 1 drivers
L_0000016be48ad4d0 .functor MUXZ 100, v0000016be4841890_0, v0000016be4841bb0_0, v0000016be48412f0_0, C4<>;
S_0000016be4848910 .scope module, "stim1" "stimulus_gen" 3 81, 3 6 0, S_0000016be4842600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 100 "a";
    .port_info 2 /OUTPUT 100 "b";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0000016be4841890_0 .var "a", 99 0;
v0000016be4841bb0_0 .var "b", 99 0;
v0000016be4840f30_0 .net "clk", 0 0, v0000016be48416b0_0;  1 drivers
v0000016be48412f0_0 .var "sel", 0 0;
v0000016be4841390_0 .var "wavedrom_enable", 0 0;
v0000016be4841930_0 .var "wavedrom_title", 511 0;
E_0000016be483db80/0 .event negedge, v0000016be4840f30_0;
E_0000016be483db80/1 .event posedge, v0000016be4840f30_0;
E_0000016be483db80 .event/or E_0000016be483db80/0, E_0000016be483db80/1;
E_0000016be483cc80 .event negedge, v0000016be4840f30_0;
E_0000016be483d640 .event posedge, v0000016be4840f30_0;
S_0000016be4848aa0 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_0000016be4848910;
 .timescale -12 -12;
v0000016be48419d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000016be4855470 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_0000016be4848910;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000016be4855600 .scope module, "top_module1" "TopModule" 3 93, 5 3 0, S_0000016be4842600;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "a";
    .port_info 1 /INPUT 100 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 100 "out";
v0000016be4841a70_0 .net "a", 99 0, v0000016be4841890_0;  alias, 1 drivers
v0000016be4841750_0 .net "b", 99 0, v0000016be4841bb0_0;  alias, 1 drivers
v0000016be4841cf0_0 .net "out", 99 0, L_0000016be48ad570;  alias, 1 drivers
v0000016be4841d90_0 .net "sel", 0 0, v0000016be48412f0_0;  alias, 1 drivers
L_0000016be48ad570 .functor MUXZ 100, v0000016be4841890_0, v0000016be4841bb0_0, v0000016be48412f0_0, C4<>;
S_0000016be4855790 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 101, 3 101 0, S_0000016be4842600;
 .timescale -12 -12;
E_0000016be483ce00 .event edge, v0000016be48acdf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000016be48acdf0_0;
    %nor/r;
    %assign/vec4 v0000016be48acdf0_0, 0;
    %wait E_0000016be483ce00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000016be4848910;
T_3 ;
    %pushi/vec4 3735928559, 0, 100;
    %assign/vec4 v0000016be4841890_0, 0;
    %pushi/vec4 99282957, 0, 100;
    %assign/vec4 v0000016be4841bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016be48412f0_0, 0;
    %wait E_0000016be483cc80;
    %pushi/vec4 6, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000016be483d640;
    %load/vec4 v0000016be48412f0_0;
    %inv;
    %assign/vec4 v0000016be48412f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0000016be483cc80;
    %fork TD_tb.stim1.wavedrom_stop, S_0000016be4855470;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000016be483db80;
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 201;
    %split/vec4 1;
    %assign/vec4 v0000016be48412f0_0, 0;
    %split/vec4 100;
    %assign/vec4 v0000016be4841bb0_0, 0;
    %assign/vec4 v0000016be4841890_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000016be4842600;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016be48416b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016be48acdf0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000016be4842600;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000016be48416b0_0;
    %inv;
    %store/vec4 v0000016be48416b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000016be4842600;
T_6 ;
    %vpi_call/w 3 73 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000001, v0000016be4840f30_0, v0000016be48ad390_0, v0000016be4841570_0, v0000016be4841610_0, v0000016be48abef0_0, v0000016be48abdb0_0, v0000016be48417f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000016be4842600;
T_7 ;
    %load/vec4 v0000016be48abbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000016be48abbd0_0, 64, 32>, &PV<v0000016be48abbd0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 113 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000016be48abbd0_0, 128, 32>, &PV<v0000016be48abbd0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 114 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 115 "$display", "Mismatches: %1d in %1d samples", &PV<v0000016be48abbd0_0, 128, 32>, &PV<v0000016be48abbd0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000016be4842600;
T_8 ;
    %wait E_0000016be483db80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016be48abbd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016be48abbd0_0, 4, 32;
    %load/vec4 v0000016be48ace90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000016be48abbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016be48abbd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016be48abbd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016be48abbd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000016be48abdb0_0;
    %load/vec4 v0000016be48abdb0_0;
    %load/vec4 v0000016be48417f0_0;
    %xor;
    %load/vec4 v0000016be48abdb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000016be48abbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016be48abbd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000016be48abbd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016be48abbd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000016be4842600;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 138 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob017_mux2to1v_test.sv";
    "dataset_code-complete-iccad2023/Prob017_mux2to1v_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob017_mux2to1v/Prob017_mux2to1v_sample01.sv";
