// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module convolution_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        buffer_r_address0,
        buffer_r_ce0,
        buffer_r_q0,
        buffer_r_address1,
        buffer_r_ce1,
        buffer_r_q1,
        kernel_address0,
        kernel_ce0,
        kernel_q0,
        kernel_address1,
        kernel_ce1,
        kernel_q1,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state11 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [9:0] buffer_r_address0;
output   buffer_r_ce0;
input  [31:0] buffer_r_q0;
output  [9:0] buffer_r_address1;
output   buffer_r_ce1;
input  [31:0] buffer_r_q1;
output  [3:0] kernel_address0;
output   kernel_ce0;
input  [31:0] kernel_q0;
output  [3:0] kernel_address1;
output   kernel_ce1;
input  [31:0] kernel_q1;
output  [9:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] buffer_r_address0;
reg buffer_r_ce0;
reg[9:0] buffer_r_address1;
reg buffer_r_ce1;
reg[3:0] kernel_address0;
reg kernel_ce0;
reg[3:0] kernel_address1;
reg kernel_ce1;
reg output_r_ce0;
reg output_r_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten_reg_245;
reg   [4:0] i_reg_256;
reg   [4:0] j_reg_268;
reg  signed [31:0] reg_279;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] exitcond_flatten_reg_627;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg  signed [31:0] reg_283;
reg  signed [31:0] reg_287;
reg  signed [31:0] reg_291;
wire   [31:0] grp_fu_295_p2;
reg   [31:0] reg_307;
wire   [31:0] grp_fu_301_p2;
reg   [31:0] reg_311;
wire   [31:0] grp_fu_315_p2;
reg   [31:0] reg_321;
reg    ap_block_state1;
wire   [0:0] exitcond_flatten_fu_325_p2;
reg   [0:0] exitcond_flatten_reg_627_pp0_iter1_reg;
wire   [9:0] indvar_flatten_next_fu_331_p2;
reg   [9:0] indvar_flatten_next_reg_631;
wire   [0:0] exitcond_fu_337_p2;
reg   [0:0] exitcond_reg_636;
wire   [4:0] j_mid2_fu_343_p3;
reg   [4:0] j_mid2_reg_642;
reg   [4:0] j_mid2_reg_642_pp0_iter1_reg;
wire   [4:0] i_s_fu_351_p2;
reg   [4:0] i_s_reg_650;
wire   [4:0] tmp_mid2_v_fu_357_p3;
reg   [4:0] tmp_mid2_v_reg_655;
reg   [4:0] tmp_mid2_v_reg_655_pp0_iter1_reg;
wire   [4:0] j_3_fu_378_p2;
reg   [4:0] j_3_reg_668;
wire   [4:0] p_v_fu_403_p3;
reg   [4:0] p_v_reg_680;
wire   [4:0] tmp_1_2_mid2_v_fu_416_p2;
reg   [4:0] tmp_1_2_mid2_v_reg_686;
wire   [4:0] tmp_3_0_2_fu_434_p2;
reg   [4:0] tmp_3_0_2_reg_698;
wire   [31:0] tmp1_fu_512_p2;
reg   [31:0] tmp1_reg_734;
reg   [31:0] tmp_6_2_2_reg_739;
wire   [31:0] sum_2_2_2_fu_535_p2;
reg   [31:0] sum_2_2_2_reg_744;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage3_subdone;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_249_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_i_phi_fu_260_p4;
reg   [4:0] ap_phi_mux_j_phi_fu_272_p4;
wire   [63:0] tmp_3_fu_373_p1;
wire   [63:0] tmp_12_fu_392_p1;
wire   [63:0] tmp_5_fu_429_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_18_fu_446_p1;
wire   [63:0] tmp_14_fu_457_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_20_fu_468_p1;
wire   [63:0] tmp_9_fu_479_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_16_fu_490_p1;
wire   [63:0] tmp_22_fu_501_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_17_cast_fu_577_p1;
wire   [9:0] tmp_2_fu_365_p3;
wire   [9:0] tmp_11_fu_384_p3;
wire   [4:0] i_3_mid1_fu_397_p2;
wire   [4:0] tmp_1_2_mid2_v_v_cas_fu_409_p3;
wire   [9:0] tmp_4_fu_422_p3;
wire   [9:0] tmp_17_fu_439_p3;
wire   [9:0] tmp_13_fu_451_p3;
wire   [9:0] tmp_19_fu_462_p3;
wire   [9:0] tmp_7_fu_473_p3;
wire   [9:0] tmp_15_fu_484_p3;
wire   [9:0] tmp_21_fu_495_p3;
wire   [31:0] tmp3_fu_506_p2;
wire   [31:0] tmp7_fu_518_p2;
wire   [31:0] tmp6_fu_523_p2;
wire   [31:0] tmp4_fu_529_p2;
wire   [9:0] tmp_fu_540_p3;
wire   [5:0] tmp_1_fu_551_p3;
wire   [10:0] p_shl_cast_fu_547_p1;
wire   [10:0] p_shl1_cast_fu_558_p1;
wire   [10:0] tmp_s_fu_562_p2;
wire   [10:0] tmp_4_cast_fu_568_p1;
wire   [10:0] tmp_10_fu_571_p2;
wire    ap_CS_fsm_state11;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_256 <= tmp_mid2_v_reg_655;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_256 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_245 <= indvar_flatten_next_reg_631;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_245 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_reg_268 <= j_3_reg_668;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_268 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_627 <= exitcond_flatten_fu_325_p2;
        exitcond_flatten_reg_627_pp0_iter1_reg <= exitcond_flatten_reg_627;
        j_mid2_reg_642_pp0_iter1_reg <= j_mid2_reg_642;
        tmp_mid2_v_reg_655_pp0_iter1_reg <= tmp_mid2_v_reg_655;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_325_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_reg_636 <= exitcond_fu_337_p2;
        i_s_reg_650 <= i_s_fu_351_p2;
        j_mid2_reg_642 <= j_mid2_fu_343_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_next_reg_631 <= indvar_flatten_next_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_325_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_3_reg_668 <= j_3_fu_378_p2;
        tmp_mid2_v_reg_655 <= tmp_mid2_v_fu_357_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_627 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_v_reg_680 <= p_v_fu_403_p3;
        tmp_1_2_mid2_v_reg_686 <= tmp_1_2_mid2_v_fu_416_p2;
        tmp_3_0_2_reg_698 <= tmp_3_0_2_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond_flatten_reg_627 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_627 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((exitcond_flatten_reg_627 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_279 <= buffer_r_q0;
        reg_283 <= kernel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten_reg_627 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_627 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((exitcond_flatten_reg_627 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_287 <= buffer_r_q1;
        reg_291 <= kernel_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond_flatten_reg_627 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_627 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_307 <= grp_fu_295_p2;
        reg_311 <= grp_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond_flatten_reg_627 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_321 <= grp_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sum_2_2_2_reg_744 <= sum_2_2_2_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_627 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp1_reg_734 <= tmp1_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_627_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_6_2_2_reg_739 <= grp_fu_295_p2;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_325_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_627 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_260_p4 = tmp_mid2_v_reg_655;
    end else begin
        ap_phi_mux_i_phi_fu_260_p4 = i_reg_256;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_627 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_249_p4 = indvar_flatten_next_reg_631;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_249_p4 = indvar_flatten_reg_245;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_627 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_272_p4 = j_3_reg_668;
    end else begin
        ap_phi_mux_j_phi_fu_272_p4 = j_reg_268;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            buffer_r_address0 = tmp_22_fu_501_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            buffer_r_address0 = tmp_9_fu_479_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            buffer_r_address0 = tmp_14_fu_457_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            buffer_r_address0 = tmp_18_fu_446_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            buffer_r_address0 = tmp_3_fu_373_p1;
        end else begin
            buffer_r_address0 = 'bx;
        end
    end else begin
        buffer_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            buffer_r_address1 = tmp_16_fu_490_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            buffer_r_address1 = tmp_20_fu_468_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            buffer_r_address1 = tmp_5_fu_429_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            buffer_r_address1 = tmp_12_fu_392_p1;
        end else begin
            buffer_r_address1 = 'bx;
        end
    end else begin
        buffer_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        buffer_r_ce0 = 1'b1;
    end else begin
        buffer_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        buffer_r_ce1 = 1'b1;
    end else begin
        buffer_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            kernel_address0 = 64'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            kernel_address0 = 64'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            kernel_address0 = 64'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            kernel_address0 = 64'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            kernel_address0 = 64'd0;
        end else begin
            kernel_address0 = 'bx;
        end
    end else begin
        kernel_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            kernel_address1 = 64'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            kernel_address1 = 64'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            kernel_address1 = 64'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            kernel_address1 = 64'd1;
        end else begin
            kernel_address1 = 'bx;
        end
    end else begin
        kernel_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        kernel_ce0 = 1'b1;
    end else begin
        kernel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        kernel_ce1 = 1'b1;
    end else begin
        kernel_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_325_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_325_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exitcond_flatten_fu_325_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_249_p4 == 10'd900) ? 1'b1 : 1'b0);

assign exitcond_fu_337_p2 = ((ap_phi_mux_j_phi_fu_272_p4 == 5'd30) ? 1'b1 : 1'b0);

assign grp_fu_295_p2 = ($signed(reg_283) * $signed(reg_279));

assign grp_fu_301_p2 = ($signed(reg_291) * $signed(reg_287));

assign grp_fu_315_p2 = (reg_311 + reg_307);

assign i_3_mid1_fu_397_p2 = (i_reg_256 + 5'd2);

assign i_s_fu_351_p2 = (ap_phi_mux_i_phi_fu_260_p4 + 5'd1);

assign indvar_flatten_next_fu_331_p2 = (ap_phi_mux_indvar_flatten_phi_fu_249_p4 + 10'd1);

assign j_3_fu_378_p2 = (j_mid2_fu_343_p3 + 5'd1);

assign j_mid2_fu_343_p3 = ((exitcond_fu_337_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j_phi_fu_272_p4);

assign output_r_address0 = tmp_17_cast_fu_577_p1;

assign output_r_d0 = sum_2_2_2_reg_744;

assign p_shl1_cast_fu_558_p1 = tmp_1_fu_551_p3;

assign p_shl_cast_fu_547_p1 = tmp_fu_540_p3;

assign p_v_fu_403_p3 = ((exitcond_reg_636[0:0] === 1'b1) ? i_3_mid1_fu_397_p2 : i_s_reg_650);

assign sum_2_2_2_fu_535_p2 = (tmp1_reg_734 + tmp4_fu_529_p2);

assign tmp1_fu_512_p2 = (reg_321 + tmp3_fu_506_p2);

assign tmp3_fu_506_p2 = (reg_311 + reg_307);

assign tmp4_fu_529_p2 = (reg_321 + tmp6_fu_523_p2);

assign tmp6_fu_523_p2 = (reg_307 + tmp7_fu_518_p2);

assign tmp7_fu_518_p2 = (tmp_6_2_2_reg_739 + reg_311);

assign tmp_10_fu_571_p2 = (tmp_s_fu_562_p2 + tmp_4_cast_fu_568_p1);

assign tmp_11_fu_384_p3 = {{tmp_mid2_v_fu_357_p3}, {j_3_fu_378_p2}};

assign tmp_12_fu_392_p1 = tmp_11_fu_384_p3;

assign tmp_13_fu_451_p3 = {{p_v_reg_680}, {j_3_reg_668}};

assign tmp_14_fu_457_p1 = tmp_13_fu_451_p3;

assign tmp_15_fu_484_p3 = {{tmp_1_2_mid2_v_reg_686}, {j_3_reg_668}};

assign tmp_16_fu_490_p1 = tmp_15_fu_484_p3;

assign tmp_17_cast_fu_577_p1 = tmp_10_fu_571_p2;

assign tmp_17_fu_439_p3 = {{tmp_mid2_v_reg_655}, {tmp_3_0_2_fu_434_p2}};

assign tmp_18_fu_446_p1 = tmp_17_fu_439_p3;

assign tmp_19_fu_462_p3 = {{p_v_reg_680}, {tmp_3_0_2_reg_698}};

assign tmp_1_2_mid2_v_fu_416_p2 = (i_reg_256 + tmp_1_2_mid2_v_v_cas_fu_409_p3);

assign tmp_1_2_mid2_v_v_cas_fu_409_p3 = ((exitcond_reg_636[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign tmp_1_fu_551_p3 = {{tmp_mid2_v_reg_655_pp0_iter1_reg}, {1'd0}};

assign tmp_20_fu_468_p1 = tmp_19_fu_462_p3;

assign tmp_21_fu_495_p3 = {{tmp_1_2_mid2_v_reg_686}, {tmp_3_0_2_reg_698}};

assign tmp_22_fu_501_p1 = tmp_21_fu_495_p3;

assign tmp_2_fu_365_p3 = {{tmp_mid2_v_fu_357_p3}, {j_mid2_fu_343_p3}};

assign tmp_3_0_2_fu_434_p2 = (j_mid2_reg_642 + 5'd2);

assign tmp_3_fu_373_p1 = tmp_2_fu_365_p3;

assign tmp_4_cast_fu_568_p1 = j_mid2_reg_642_pp0_iter1_reg;

assign tmp_4_fu_422_p3 = {{p_v_fu_403_p3}, {j_mid2_reg_642}};

assign tmp_5_fu_429_p1 = tmp_4_fu_422_p3;

assign tmp_7_fu_473_p3 = {{tmp_1_2_mid2_v_reg_686}, {j_mid2_reg_642}};

assign tmp_9_fu_479_p1 = tmp_7_fu_473_p3;

assign tmp_fu_540_p3 = {{tmp_mid2_v_reg_655_pp0_iter1_reg}, {5'd0}};

assign tmp_mid2_v_fu_357_p3 = ((exitcond_fu_337_p2[0:0] === 1'b1) ? i_s_fu_351_p2 : ap_phi_mux_i_phi_fu_260_p4);

assign tmp_s_fu_562_p2 = (p_shl_cast_fu_547_p1 - p_shl1_cast_fu_558_p1);

endmodule //convolution_kernel
