Fitter Status : Successful - Wed Mar 22 04:12:17 2017
Quartus Prime Version : 16.1.2 Build 203 01/18/2017 SJ Standard Edition
Revision Name : PCIE_DDR3
Top-level Entity Name : PCIE_DDR3
Family : Stratix V
Device : 5SGXEA7N2F45C2
Timing Models : Final
Logic utilization (in ALMs) : 49,679 / 234,720 ( 21 % )
Total registers : 90771
Total pins : 327 / 1,064 ( 31 % )
Total virtual pins : 0
Total block memory bits : 8,599,522 / 52,428,800 ( 16 % )
Total RAM Blocks : 558 / 2,560 ( 22 % )
Total DSP Blocks : 0 / 256 ( 0 % )
Total HSSI STD RX PCSs : 9 / 48 ( 19 % )
Total HSSI 10G RX PCSs : 0 / 48 ( 0 % )
Total HSSI GEN3 RX PCSs : 9 / 48 ( 19 % )
Total HSSI PMA RX Deserializers : 8 / 48 ( 17 % )
Total HSSI STD TX PCSs : 9 / 48 ( 19 % )
Total HSSI 10G TX PCSs : 0 / 48 ( 0 % )
Total HSSI GEN3 TX PCSs : 9 / 48 ( 19 % )
Total HSSI PMA TX Serializers : 9 / 48 ( 19 % )
Total HSSI PIPE GEN1_2s : 9 / 48 ( 19 % )
Total HSSI GEN3s : 9 / 48 ( 19 % )
Total PLLs : 12 / 92 ( 13 % )
Total DLLs : 2 / 4 ( 50 % )
