Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\gmeek\OneDrive\Documents\Miami Work\Sophmore - Semester 1 - 2023\ECE 287\gavin_syd_project\audio_core.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\gmeek\OneDrive\Documents\Miami Work\Sophmore - Semester 1 - 2023\ECE 287\gavin_syd_project\audio_core\simulation" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading gavin_syd_project/audio_core.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_core: Generating audio_core "audio_core" for SIM_VERILOG
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "audio_core" instantiated altera_up_avalon_audio "audio_0"
Info: audio_core: Done "audio_core" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:\Users\gmeek\OneDrive\Documents\Miami Work\Sophmore - Semester 1 - 2023\ECE 287\gavin_syd_project\audio_core\audio_core.spd" --output-directory="C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/audio_core/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\gmeek\OneDrive\Documents\Miami Work\Sophmore - Semester 1 - 2023\ECE 287\gavin_syd_project\audio_core\audio_core.spd --output-directory=C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/audio_core/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/audio_core/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/audio_core/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/audio_core/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\gmeek\OneDrive\Documents\Miami Work\Sophmore - Semester 1 - 2023\ECE 287\gavin_syd_project\audio_core.qsys" --block-symbol-file --output-directory="C:\Users\gmeek\OneDrive\Documents\Miami Work\Sophmore - Semester 1 - 2023\ECE 287\gavin_syd_project\audio_core" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading gavin_syd_project/audio_core.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\gmeek\OneDrive\Documents\Miami Work\Sophmore - Semester 1 - 2023\ECE 287\gavin_syd_project\audio_core.qsys" --synthesis=VERILOG --output-directory="C:\Users\gmeek\OneDrive\Documents\Miami Work\Sophmore - Semester 1 - 2023\ECE 287\gavin_syd_project\audio_core\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading gavin_syd_project/audio_core.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_core: Generating audio_core "audio_core" for QUARTUS_SYNTH
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "audio_core" instantiated altera_up_avalon_audio "audio_0"
Info: audio_core: Done "audio_core" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
