
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 466.809 ; gain = 156.645
Command: read_checkpoint -auto_incremental -incremental C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.863 ; gain = 411.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:21]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:72266]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:72266]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91121]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91121]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:469]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73864]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73864]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL_instance' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:469]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL_instance' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:469]
INFO: [Synth 8-6157] synthesizing module 'uart_rcv' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_rcv.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_rcv.v:92]
INFO: [Synth 8-6155] done synthesizing module 'uart_rcv' (0#1) [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_rcv.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart_trx' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_trx.v:21]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_trx.v:95]
	Parameter COUNTTO bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (0#1) [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_trx.v:95]
INFO: [Synth 8-6155] done synthesizing module 'uart_trx' (0#1) [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_trx.v:21]
INFO: [Synth 8-6157] synthesizing module 'crc' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/crc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'crc' (0#1) [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/crc.v:21]
INFO: [Synth 8-6157] synthesizing module 'realSPI' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/realSPI.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/realSPI.v:81]
INFO: [Synth 8-6155] done synthesizing module 'realSPI' (0#1) [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/realSPI.v:21]
WARNING: [Synth 8-7071] port 'I_MUXout' of module 'realSPI' is unconnected for instance 'spiModule' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:518]
WARNING: [Synth 8-7071] port 'O_doneFlag' of module 'realSPI' is unconnected for instance 'spiModule' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:518]
WARNING: [Synth 8-7071] port 'O_data' of module 'realSPI' is unconnected for instance 'spiModule' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:518]
WARNING: [Synth 8-7023] instance 'spiModule' of module 'realSPI' has 12 connections declared, but only 9 given [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:518]
INFO: [Synth 8-6157] synthesizing module 'pll_sync_rqst' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/pll_sync_rqst.v:26]
INFO: [Synth 8-6157] synthesizing module 'pll_sync' [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/pll_sync.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pll_sync' (0#1) [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/pll_sync.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pll_sync_rqst' (0#1) [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/pll_sync_rqst.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:678]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:736]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:673]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:21]
WARNING: [Synth 8-6014] Unused sequential element r_dataRead_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/realSPI.v:125]
WARNING: [Synth 8-6014] Unused sequential element r_syncRequested_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/pll_sync_rqst.v:65]
WARNING: [Synth 8-6014] Unused sequential element r_dacSet_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:612]
WARNING: [Synth 8-6014] Unused sequential element r_dac_I_lsb_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:613]
WARNING: [Synth 8-6014] Unused sequential element r_dac_I_msb_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:614]
WARNING: [Synth 8-6014] Unused sequential element r_dac_Q_lsb_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:615]
WARNING: [Synth 8-6014] Unused sequential element r_dac_Q_msb_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:616]
WARNING: [Synth 8-6014] Unused sequential element r_dacCLOCK_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:617]
WARNING: [Synth 8-6014] Unused sequential element r_spiRXMSB_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:622]
WARNING: [Synth 8-6014] Unused sequential element r_spiRXLSB_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:623]
WARNING: [Synth 8-6014] Unused sequential element r_dacDataLength_lsb_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:624]
WARNING: [Synth 8-6014] Unused sequential element r_dacDataLength_msb_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:625]
WARNING: [Synth 8-6014] Unused sequential element r_dacWRTConfig_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:626]
WARNING: [Synth 8-6014] Unused sequential element r_dacActiveCore_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:627]
WARNING: [Synth 8-6014] Unused sequential element r_dacMode_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:629]
WARNING: [Synth 8-6014] Unused sequential element r_delayValue_CLK1_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:631]
WARNING: [Synth 8-6014] Unused sequential element r_delayValue_CLK2_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:632]
WARNING: [Synth 8-6014] Unused sequential element r_delayValue_CLK3_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:633]
WARNING: [Synth 8-6014] Unused sequential element r_delayValue_CLK4_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:634]
WARNING: [Synth 8-6014] Unused sequential element r_delayValue_CLK5_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:635]
WARNING: [Synth 8-6014] Unused sequential element r_delayValue_CLK6_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:636]
WARNING: [Synth 8-6014] Unused sequential element r_delayValue_CLK7_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:637]
WARNING: [Synth 8-6014] Unused sequential element r_delayValue_CLK8_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:638]
WARNING: [Synth 8-6014] Unused sequential element r_BB_Settings_reg was removed.  [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:639]
WARNING: [Synth 8-3848] Net w_DACData_2 in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:116]
WARNING: [Synth 8-3848] Net w_DACData_3 in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:117]
WARNING: [Synth 8-3848] Net w_DACData_4 in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:118]
WARNING: [Synth 8-3848] Net w_DACData_5 in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:119]
WARNING: [Synth 8-3848] Net w_DACData_6 in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:120]
WARNING: [Synth 8-3848] Net w_DACData_7 in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:121]
WARNING: [Synth 8-3848] Net w_DACData_8 in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:122]
WARNING: [Synth 8-3848] Net w_DACWRTIQ in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:111]
WARNING: [Synth 8-3848] Net w_DACSELIQ in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:112]
WARNING: [Synth 8-3848] Net w_DACRESETIQ in module/entity main does not have driver. [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v:113]
WARNING: [Synth 8-7129] Port I_PLLSyncPulseShift[7] in module pll_sync_rqst is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_PLLSyncPulseShift[6] in module pll_sync_rqst is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_PLLSyncPulseShift[5] in module pll_sync_rqst is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_PLLSyncPulseShift[4] in module pll_sync_rqst is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_PLLSyncPulseShift[3] in module pll_sync_rqst is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_PLLSyncPulseShift[2] in module pll_sync_rqst is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_PLLSyncPulseShift[1] in module pll_sync_rqst is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_PLLSyncPulseShift[0] in module pll_sync_rqst is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_MUXout in module realSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIP_SW0 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MISO in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1607.512 ; gain = 513.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1607.512 ; gain = 513.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1607.512 ; gain = 513.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1607.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1709.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  OBUFDS => OBUFDS: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1709.992 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart_rcv'
INFO: [Synth 8-802] inferred FSM for state register 'r_case_reg' in module 'crc'
WARNING: [Synth 8-6040] Register r_adress_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'realSPI'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
              CHECKSTART |                             0001 |                             0001
                    BIT0 |                             0010 |                             0010
                    BIT1 |                             0011 |                             0011
                    BIT2 |                             0100 |                             0100
                    BIT3 |                             0101 |                             0101
                    BIT4 |                             0110 |                             0110
                    BIT5 |                             0111 |                             0111
                    BIT6 |                             1000 |                             1000
                    BIT7 |                             1001 |                             1001
                    STOP |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'uart_rcv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     XOR |                             0010 |                               01
                     LUT |                             0100 |                               10
                     END |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_case_reg' using encoding 'one-hot' in module 'crc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                SENDADDR |                               01 |                             0011
                 READREG |                               10 |                             0001
                  WRTREG |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'realSPI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                 REGADDR |                              001 |                             0010
                  REGVAL |                              010 |                             0011
                  WRTREG |                              011 |                             0101
                     RST |                              100 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 7     
	  11 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 4     
	  32 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 12    
	  32 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 64    
	  11 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 15    
	  32 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register r_adress_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-7129] Port I_MUXout in module realSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIP_SW0 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MISO in module main is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (crc/FSM_onehot_r_case_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (crc/FSM_onehot_r_case_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (crc/FSM_onehot_r_case_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (crc/FSM_onehot_r_case_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|crc         | r_crc      | 256x8         | LUT            | 
|crc         | r_crc      | 256x8         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    18|
|3     |IDELAYCTRL |     1|
|4     |LUT1       |    54|
|5     |LUT2       |    24|
|6     |LUT3       |    48|
|7     |LUT4       |    46|
|8     |LUT5       |    56|
|9     |LUT6       |    81|
|10    |MUXF7      |     2|
|11    |FDCE       |    15|
|12    |FDRE       |   185|
|13    |FDSE       |    25|
|14    |IBUF       |     1|
|15    |IBUFGDS    |     1|
|16    |OBUF       |    92|
|17    |OBUFDS     |    32|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1709.992 ; gain = 616.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1709.992 ; gain = 513.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1709.992 ; gain = 616.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1709.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1709.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 32 instances

Synth Design complete | Checksum: b06e4d48
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1709.992 ; gain = 1219.074
INFO: [Common 17-1381] The checkpoint 'C:/Users/dracho/Vivado_Test_Projects/OldSetup_PLLTest/OldSetup_PLLTest.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 14:42:37 2023...
