// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _update_knn20_HH_
#define _update_knn20_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "popcount.h"
#include "knn_cluster4_mux_cud.h"
#include "knn_cluster4_mux_ibs.h"
#include "knn_cluster4_mux_jbC.h"
#include "knn_cluster4_mux_kbM.h"
#include "knn_cluster4_mul_dEe.h"
#include "update_knn16_traibkb.h"

namespace ap_rtl {

struct update_knn20 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > Input_1_V_V_dout;
    sc_in< sc_logic > Input_1_V_V_empty_n;
    sc_out< sc_logic > Input_1_V_V_read;
    sc_out< sc_lv<32> > Output_1_V_V;
    sc_out< sc_logic > Output_1_V_V_ap_vld;
    sc_in< sc_logic > Output_1_V_V_ap_ack;


    // Module declarations
    update_knn20(sc_module_name name);
    SC_HAS_PROCESS(update_knn20);

    ~update_knn20();

    sc_trace_file* mVcdFile;

    update_knn16_traibkb* training_set_V_4_U;
    popcount* grp_popcount_fu_443;
    knn_cluster4_mux_cud<1,1,32,32,32,32,32,32,3,32>* knn_cluster4_mux_cud_U21;
    knn_cluster4_mux_ibs<1,1,32,32,32,2,32>* knn_cluster4_mux_ibs_U22;
    knn_cluster4_mux_jbC<1,1,32,32,32,32,32,32,32,32,32,32,4,32>* knn_cluster4_mux_jbC_U23;
    knn_cluster4_mux_kbM<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* knn_cluster4_mux_kbM_U24;
    knn_cluster4_mux_kbM<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* knn_cluster4_mux_kbM_U25;
    knn_cluster4_mux_kbM<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* knn_cluster4_mux_kbM_U26;
    knn_cluster4_mux_kbM<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* knn_cluster4_mux_kbM_U27;
    knn_cluster4_mux_kbM<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* knn_cluster4_mux_kbM_U28;
    knn_cluster4_mux_kbM<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* knn_cluster4_mux_kbM_U29;
    knn_cluster4_mux_kbM<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* knn_cluster4_mux_kbM_U30;
    knn_cluster4_mul_dEe<1,1,17,15,32>* knn_cluster4_mul_dEe_U31;
    regslice_forward<32>* regslice_forward_Output_1_V_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<37> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > index;
    sc_signal< sc_lv<9> > training_set_V_4_address0;
    sc_signal< sc_logic > training_set_V_4_ce0;
    sc_signal< sc_logic > training_set_V_4_we0;
    sc_signal< sc_lv<256> > training_set_V_4_d0;
    sc_signal< sc_lv<256> > training_set_V_4_q0;
    sc_signal< sc_lv<11> > knn_set_0;
    sc_signal< sc_lv<11> > knn_set_1;
    sc_signal< sc_lv<11> > knn_set_2;
    sc_signal< sc_lv<11> > knn_set_3;
    sc_signal< sc_lv<11> > knn_set_4;
    sc_signal< sc_lv<11> > knn_set;
    sc_signal< sc_logic > Input_1_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln7472_reg_2006;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > Output_1_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<9> > i_0_reg_294;
    sc_signal< sc_lv<9> > indvar_flatten_reg_306;
    sc_signal< sc_lv<2> > j_0_reg_317;
    sc_signal< sc_lv<8> > i3_0_reg_328;
    sc_signal< sc_lv<3> > indvar_flatten11_reg_339;
    sc_signal< sc_lv<2> > i_0_i_reg_350;
    sc_signal< sc_lv<32> > label_list_2_14_reg_361;
    sc_signal< sc_lv<32> > label_list_2_1_reg_371;
    sc_signal< sc_lv<32> > label_list_1_1_reg_381;
    sc_signal< sc_lv<32> > min_distance_list_2_1_reg_391;
    sc_signal< sc_lv<32> > min_distance_list_2_1_11_reg_401;
    sc_signal< sc_lv<32> > min_distance_list_1_1_reg_411;
    sc_signal< sc_lv<2> > j_0_i_reg_421;
    sc_signal< sc_lv<32> > reg_472;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > reg_477;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > reg_481;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > reg_485;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > reg_489;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > reg_493;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > reg_497;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<1> > index_load_load_fu_502_p1;
    sc_signal< sc_lv<1> > index_load_reg_2002;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln7472_fu_506_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > i_fu_512_p2;
    sc_signal< sc_lv<9> > i_reg_2010;
    sc_signal< sc_lv<4> > trunc_ln414_fu_586_p1;
    sc_signal< sc_lv<4> > trunc_ln414_reg_2015;
    sc_signal< sc_lv<32> > tmp_V_23_reg_2020;
    sc_signal< sc_lv<32> > tmp_V_24_reg_2025;
    sc_signal< sc_lv<32> > tmp_V_25_reg_2030;
    sc_signal< sc_lv<32> > tmp_V_26_reg_2035;
    sc_signal< sc_lv<196> > lhs_V_fu_590_p8;
    sc_signal< sc_lv<196> > lhs_V_reg_2040;
    sc_signal< sc_lv<1> > icmp_ln7529_fu_635_p2;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter11;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln7529_reg_2045_pp1_iter10_reg;
    sc_signal< sc_lv<9> > add_ln7529_fu_641_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<8> > select_ln7535_fu_653_p3;
    sc_signal< sc_lv<8> > select_ln7535_reg_2054;
    sc_signal< sc_lv<8> > select_ln7535_reg_2054_pp1_iter1_reg;
    sc_signal< sc_lv<2> > select_ln7535_1_fu_671_p3;
    sc_signal< sc_lv<2> > select_ln7535_1_reg_2059;
    sc_signal< sc_lv<15> > mul_ln7535_fu_683_p2;
    sc_signal< sc_lv<15> > mul_ln7535_reg_2064;
    sc_signal< sc_lv<3> > select_ln7535_2_fu_707_p3;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter1_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter2_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter3_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter4_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter5_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter6_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter7_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter8_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter9_reg;
    sc_signal< sc_lv<3> > select_ln7535_2_reg_2069_pp1_iter10_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_fu_721_p3;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter1_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter2_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter3_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter4_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter5_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter6_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter7_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter8_reg;
    sc_signal< sc_lv<1> > select_ln7535_3_reg_2074_pp1_iter9_reg;
    sc_signal< sc_lv<8> > i_1_fu_729_p2;
    sc_signal< sc_lv<9> > trunc_ln7535_mid2_reg_2086;
    sc_signal< sc_lv<196> > ret_V_fu_764_p2;
    sc_signal< sc_lv<196> > ret_V_reg_2096;
    sc_signal< sc_lv<9> > select_ln4141_2_fu_805_p3;
    sc_signal< sc_lv<9> > select_ln4141_2_reg_2101;
    sc_signal< sc_lv<9> > select_ln4141_3_fu_821_p3;
    sc_signal< sc_lv<9> > select_ln4141_3_reg_2106;
    sc_signal< sc_lv<1> > icmp_ln4141_2_fu_828_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_2_reg_2111;
    sc_signal< sc_lv<2> > select_ln4141_6_fu_848_p3;
    sc_signal< sc_lv<2> > select_ln4141_6_reg_2116;
    sc_signal< sc_lv<1> > icmp_ln4454_fu_961_p2;
    sc_signal< sc_lv<1> > icmp_ln4454_reg_2127;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state40_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state41_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state42_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln4454_reg_2127_pp2_iter1_reg;
    sc_signal< sc_lv<3> > add_ln4454_fu_967_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<2> > select_ln4454_fu_1023_p3;
    sc_signal< sc_lv<32> > min_distance_list_2_fu_1065_p8;
    sc_signal< sc_lv<32> > min_distance_list_2_reg_2141;
    sc_signal< sc_lv<32> > min_distance_list_2_reg_2141_pp2_iter1_reg;
    sc_signal< sc_lv<2> > j_fu_1083_p2;
    sc_signal< sc_lv<6> > select_ln4463_2_fu_1162_p3;
    sc_signal< sc_lv<6> > select_ln4463_2_reg_2156;
    sc_signal< sc_lv<1> > icmp_ln4474_fu_1180_p2;
    sc_signal< sc_lv<1> > icmp_ln4474_reg_2162;
    sc_signal< sc_lv<1> > icmp_ln4474_1_fu_1186_p2;
    sc_signal< sc_lv<1> > icmp_ln4474_1_reg_2169;
    sc_signal< sc_lv<32> > min_distance_list_1_3_fu_1192_p3;
    sc_signal< sc_lv<32> > min_distance_list_1_3_reg_2177;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<32> > select_ln4479_fu_1222_p3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<32> > min_distance_list_0_2_fu_1237_p3;
    sc_signal< sc_lv<32> > select_ln4479_2_fu_1267_p3;
    sc_signal< sc_lv<32> > min_distance_list_0_4_fu_1282_p3;
    sc_signal< sc_lv<32> > select_ln4474_4_fu_1289_p3;
    sc_signal< sc_lv<2> > i_2_fu_1402_p2;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<2> > select_ln4533_1_fu_1625_p3;
    sc_signal< sc_lv<2> > select_ln4533_1_reg_2388;
    sc_signal< sc_lv<32> > phi_ln_fu_1637_p18;
    sc_signal< sc_lv<32> > phi_ln_reg_2393;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<2> > select_ln4533_2_fu_1686_p3;
    sc_signal< sc_lv<2> > select_ln4533_2_reg_2427;
    sc_signal< sc_lv<1> > icmp_ln4533_3_fu_1732_p2;
    sc_signal< sc_lv<1> > icmp_ln4533_3_reg_2432;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<3> > select_ln4533_4_fu_1783_p3;
    sc_signal< sc_lv<3> > select_ln4533_4_reg_2444;
    sc_signal< sc_lv<32> > phi_ln4533_3_fu_1795_p18;
    sc_signal< sc_lv<32> > phi_ln4533_3_reg_2449;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<3> > select_ln4533_5_fu_1839_p3;
    sc_signal< sc_lv<3> > select_ln4533_5_reg_2474;
    sc_signal< sc_lv<1> > icmp_ln4533_6_fu_1882_p2;
    sc_signal< sc_lv<1> > icmp_ln4533_6_reg_2479;
    sc_signal< sc_lv<4> > select_ln4533_7_fu_1929_p3;
    sc_signal< sc_lv<4> > select_ln4533_7_reg_2484;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<32> > phi_ln4533_6_fu_1937_p18;
    sc_signal< sc_lv<32> > phi_ln4533_6_reg_2489;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state40;
    sc_signal< sc_lv<8> > grp_popcount_fu_443_ap_return;
    sc_signal< sc_lv<9> > ap_phi_mux_i_0_phi_fu_298_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_j_0_phi_fu_321_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_min_distance_list_2_1_phi_fu_394_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_min_distance_list_2_1_11_phi_fu_404_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_min_distance_list_1_1_phi_fu_414_p4;
    sc_signal< sc_lv<2> > i1_0_i_reg_432;
    sc_signal< sc_lv<1> > icmp_ln4520_fu_1396_p2;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<64> > zext_ln7475_fu_518_p1;
    sc_signal< sc_lv<64> > zext_ln7534_fu_755_p1;
    sc_signal< sc_lv<11> > zext_ln4150_1_fu_919_p1;
    sc_signal< sc_lv<1> > icmp_ln4149_fu_868_p2;
    sc_signal< sc_lv<3> > add_ln4150_fu_874_p2;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_0_load;
    sc_signal< sc_lv<11> > grp_load_fu_448_p1;
    sc_signal< sc_lv<11> > zext_ln4150_2_fu_909_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_1_load;
    sc_signal< sc_lv<11> > grp_load_fu_456_p1;
    sc_signal< sc_lv<11> > zext_ln4150_3_fu_899_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_2_load;
    sc_signal< sc_lv<11> > grp_load_fu_464_p1;
    sc_signal< sc_lv<11> > zext_ln4150_4_fu_889_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_3_load;
    sc_signal< sc_lv<11> > grp_load_fu_452_p1;
    sc_signal< sc_lv<11> > zext_ln4150_5_fu_879_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_load;
    sc_signal< sc_lv<11> > grp_load_fu_460_p1;
    sc_signal< sc_lv<11> > zext_ln4150_fu_929_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_load;
    sc_signal< sc_lv<11> > grp_load_fu_468_p1;
    sc_signal< sc_lv<32> > vote_list_9_fu_180;
    sc_signal< sc_lv<32> > vote_list_0_fu_1480_p2;
    sc_signal< sc_lv<4> > trunc_ln4523_fu_1450_p1;
    sc_signal< sc_lv<32> > vote_list_9_1_fu_184;
    sc_signal< sc_lv<32> > vote_list_9_2_fu_188;
    sc_signal< sc_lv<32> > vote_list_9_3_fu_192;
    sc_signal< sc_lv<32> > vote_list_9_4_fu_196;
    sc_signal< sc_lv<32> > vote_list_9_5_fu_200;
    sc_signal< sc_lv<32> > vote_list_9_6_fu_204;
    sc_signal< sc_lv<32> > vote_list_9_7_fu_208;
    sc_signal< sc_lv<32> > vote_list_9_8_fu_212;
    sc_signal< sc_lv<32> > vote_list_9_9_fu_216;
    sc_signal< sc_lv<32> > vote_list_9_10_fu_220;
    sc_signal< sc_lv<32> > vote_list_9_11_fu_224;
    sc_signal< sc_lv<32> > vote_list_9_12_fu_228;
    sc_signal< sc_lv<32> > vote_list_9_13_fu_232;
    sc_signal< sc_lv<32> > vote_list_9_14_fu_236;
    sc_signal< sc_lv<32> > vote_list_9_15_fu_240;
    sc_signal< sc_lv<32> > vote_list_9_16_fu_244;
    sc_signal< sc_lv<32> > vote_list_9_17_fu_248;
    sc_signal< sc_lv<32> > vote_list_9_18_fu_252;
    sc_signal< sc_lv<32> > vote_list_9_19_fu_256;
    sc_signal< sc_lv<1> > trunc_ln7535_fu_611_p1;
    sc_signal< sc_lv<3> > shl_ln_fu_615_p3;
    sc_signal< sc_lv<3> > zext_ln7535_fu_607_p1;
    sc_signal< sc_lv<1> > icmp_ln7531_fu_647_p2;
    sc_signal< sc_lv<2> > add_ln7529_1_fu_661_p2;
    sc_signal< sc_lv<2> > mul_ln7535_fu_683_p1;
    sc_signal< sc_lv<1> > trunc_ln7535_1_fu_689_p1;
    sc_signal< sc_lv<3> > shl_ln7535_mid1_fu_693_p3;
    sc_signal< sc_lv<3> > zext_ln7535_1_fu_667_p1;
    sc_signal< sc_lv<3> > sub_ln7535_1_fu_701_p2;
    sc_signal< sc_lv<3> > sub_ln7535_fu_623_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_3_fu_715_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_fu_629_p2;
    sc_signal< sc_lv<32> > mul_ln7535_1_fu_1995_p2;
    sc_signal< sc_lv<9> > zext_ln7531_fu_747_p1;
    sc_signal< sc_lv<9> > add_ln7534_fu_750_p2;
    sc_signal< sc_lv<196> > rhs_V_fu_760_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_fu_769_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_1_fu_773_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_2_fu_784_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_3_fu_788_p1;
    sc_signal< sc_lv<9> > select_ln4141_1_fu_792_p3;
    sc_signal< sc_lv<9> > select_ln4141_fu_777_p3;
    sc_signal< sc_lv<1> > icmp_ln4141_1_fu_799_p2;
    sc_signal< sc_lv<9> > trunc_ln4141_4_fu_813_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_5_fu_817_p1;
    sc_signal< sc_lv<1> > or_ln4141_fu_842_p2;
    sc_signal< sc_lv<2> > select_ln4141_4_fu_834_p3;
    sc_signal< sc_lv<9> > zext_ln4141_fu_856_p1;
    sc_signal< sc_lv<9> > select_ln4141_5_fu_860_p3;
    sc_signal< sc_lv<3> > zext_ln4141_1_fu_865_p1;
    sc_signal< sc_lv<1> > trunc_ln4463_fu_943_p1;
    sc_signal< sc_lv<3> > shl_ln1_fu_947_p3;
    sc_signal< sc_lv<3> > zext_ln4463_fu_939_p1;
    sc_signal< sc_lv<1> > icmp_ln4456_fu_973_p2;
    sc_signal< sc_lv<2> > add_ln4454_1_fu_987_p2;
    sc_signal< sc_lv<1> > trunc_ln4463_1_fu_997_p1;
    sc_signal< sc_lv<3> > shl_ln4463_mid1_fu_1001_p3;
    sc_signal< sc_lv<3> > zext_ln4463_8_fu_993_p1;
    sc_signal< sc_lv<3> > sub_ln4463_1_fu_1009_p2;
    sc_signal< sc_lv<3> > sub_ln4463_fu_955_p2;
    sc_signal< sc_lv<2> > select_ln4463_3_fu_979_p3;
    sc_signal< sc_lv<3> > select_ln4463_4_fu_1015_p3;
    sc_signal< sc_lv<3> > zext_ln4463_1_fu_1031_p1;
    sc_signal< sc_lv<32> > min_distance_list_2_fu_1065_p1;
    sc_signal< sc_lv<32> > min_distance_list_2_fu_1065_p2;
    sc_signal< sc_lv<32> > min_distance_list_2_fu_1065_p3;
    sc_signal< sc_lv<32> > min_distance_list_2_fu_1065_p4;
    sc_signal< sc_lv<32> > min_distance_list_2_fu_1065_p5;
    sc_signal< sc_lv<32> > min_distance_list_2_fu_1065_p6;
    sc_signal< sc_lv<3> > min_distance_list_2_fu_1065_p7;
    sc_signal< sc_lv<1> > icmp_ln4463_fu_1089_p2;
    sc_signal< sc_lv<1> > not_icmp_ln4463_fu_1107_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_1_fu_1102_p2;
    sc_signal< sc_lv<6> > phitmp_i_1_cast_cast_fu_1113_p1;
    sc_signal< sc_lv<6> > select_ln4463_fu_1094_p3;
    sc_signal< sc_lv<6> > select_ln4463_1_fu_1117_p3;
    sc_signal< sc_lv<4> > tmp_1_fu_1134_p4;
    sc_signal< sc_lv<1> > icmp_ln4463_3_fu_1144_p2;
    sc_signal< sc_lv<2> > trunc_ln4463_2_fu_1125_p1;
    sc_signal< sc_lv<2> > phitmp_i_2_fu_1150_p3;
    sc_signal< sc_lv<1> > icmp_ln4463_2_fu_1129_p2;
    sc_signal< sc_lv<6> > phitmp_i_2_cast_cast_fu_1158_p1;
    sc_signal< sc_lv<5> > tmp_2_fu_1170_p4;
    sc_signal< sc_lv<1> > icmp_ln4479_fu_1199_p2;
    sc_signal< sc_lv<1> > xor_ln4474_fu_1211_p2;
    sc_signal< sc_lv<1> > and_ln4479_fu_1216_p2;
    sc_signal< sc_lv<32> > select_ln4474_fu_1204_p3;
    sc_signal< sc_lv<32> > min_distance_list_0_1_fu_1230_p3;
    sc_signal< sc_lv<1> > icmp_ln4479_1_fu_1244_p2;
    sc_signal< sc_lv<1> > xor_ln4474_1_fu_1256_p2;
    sc_signal< sc_lv<1> > and_ln4479_1_fu_1261_p2;
    sc_signal< sc_lv<32> > select_ln4474_2_fu_1249_p3;
    sc_signal< sc_lv<32> > min_distance_list_0_3_fu_1275_p3;
    sc_signal< sc_lv<32> > tmp_5_fu_1438_p5;
    sc_signal< sc_lv<4> > tmp_6_fu_1454_p11;
    sc_signal< sc_lv<32> > tmp_6_fu_1454_p12;
    sc_signal< sc_lv<1> > icmp_ln4533_fu_1595_p2;
    sc_signal< sc_lv<1> > xor_ln4533_fu_1601_p2;
    sc_signal< sc_lv<32> > select_ln4533_fu_1611_p3;
    sc_signal< sc_lv<1> > icmp_ln4533_1_fu_1619_p2;
    sc_signal< sc_lv<2> > zext_ln4533_fu_1607_p1;
    sc_signal< sc_lv<4> > phi_ln_fu_1637_p17;
    sc_signal< sc_lv<1> > icmp_ln4533_2_fu_1681_p2;
    sc_signal< sc_lv<4> > phi_ln4533_1_fu_1697_p17;
    sc_signal< sc_lv<32> > phi_ln4533_1_fu_1697_p18;
    sc_signal< sc_lv<3> > zext_ln4533_2_fu_1741_p1;
    sc_signal< sc_lv<3> > select_ln4533_3_fu_1744_p3;
    sc_signal< sc_lv<4> > phi_ln4533_2_fu_1755_p17;
    sc_signal< sc_lv<32> > phi_ln4533_2_fu_1755_p18;
    sc_signal< sc_lv<1> > icmp_ln4533_4_fu_1777_p2;
    sc_signal< sc_lv<4> > phi_ln4533_3_fu_1795_p17;
    sc_signal< sc_lv<1> > icmp_ln4533_5_fu_1834_p2;
    sc_signal< sc_lv<4> > phi_ln4533_4_fu_1850_p17;
    sc_signal< sc_lv<32> > phi_ln4533_4_fu_1850_p18;
    sc_signal< sc_lv<3> > select_ln4533_6_fu_1891_p3;
    sc_signal< sc_lv<4> > zext_ln4533_7_fu_1897_p1;
    sc_signal< sc_lv<32> > phi_ln4533_5_fu_1901_p18;
    sc_signal< sc_lv<1> > icmp_ln4533_7_fu_1923_p2;
    sc_signal< sc_lv<4> > phi_ln4533_6_fu_1937_p17;
    sc_signal< sc_lv<1> > icmp_ln4533_8_fu_1970_p2;
    sc_signal< sc_lv<4> > select_ln4533_8_fu_1975_p3;
    sc_signal< sc_lv<8> > zext_ln4533_8_fu_1982_p1;
    sc_signal< sc_lv<17> > mul_ln7535_1_fu_1995_p0;
    sc_signal< sc_lv<15> > mul_ln7535_1_fu_1995_p1;
    sc_signal< sc_logic > regslice_forward_Output_1_V_V_U_apdone_blk;
    sc_signal< sc_lv<37> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<32> > Output_1_V_V_int;
    sc_signal< sc_logic > Output_1_V_V_ap_vld_int;
    sc_signal< sc_logic > Output_1_V_V_ap_ack_int;
    sc_signal< sc_logic > regslice_forward_Output_1_V_V_U_vld_out;
    sc_signal< sc_lv<32> > mul_ln7535_1_fu_1995_p10;
    sc_signal< sc_lv<15> > mul_ln7535_fu_683_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<37> ap_ST_fsm_state1;
    static const sc_lv<37> ap_ST_fsm_pp0_stage0;
    static const sc_lv<37> ap_ST_fsm_pp0_stage1;
    static const sc_lv<37> ap_ST_fsm_pp0_stage2;
    static const sc_lv<37> ap_ST_fsm_pp0_stage3;
    static const sc_lv<37> ap_ST_fsm_pp0_stage4;
    static const sc_lv<37> ap_ST_fsm_pp0_stage5;
    static const sc_lv<37> ap_ST_fsm_pp0_stage6;
    static const sc_lv<37> ap_ST_fsm_pp0_stage7;
    static const sc_lv<37> ap_ST_fsm_state11;
    static const sc_lv<37> ap_ST_fsm_state12;
    static const sc_lv<37> ap_ST_fsm_state13;
    static const sc_lv<37> ap_ST_fsm_state14;
    static const sc_lv<37> ap_ST_fsm_state15;
    static const sc_lv<37> ap_ST_fsm_state16;
    static const sc_lv<37> ap_ST_fsm_state17;
    static const sc_lv<37> ap_ST_fsm_state18;
    static const sc_lv<37> ap_ST_fsm_state19;
    static const sc_lv<37> ap_ST_fsm_state20;
    static const sc_lv<37> ap_ST_fsm_state21;
    static const sc_lv<37> ap_ST_fsm_state22;
    static const sc_lv<37> ap_ST_fsm_state23;
    static const sc_lv<37> ap_ST_fsm_state24;
    static const sc_lv<37> ap_ST_fsm_state25;
    static const sc_lv<37> ap_ST_fsm_state26;
    static const sc_lv<37> ap_ST_fsm_pp1_stage0;
    static const sc_lv<37> ap_ST_fsm_state39;
    static const sc_lv<37> ap_ST_fsm_pp2_stage0;
    static const sc_lv<37> ap_ST_fsm_state43;
    static const sc_lv<37> ap_ST_fsm_state44;
    static const sc_lv<37> ap_ST_fsm_state45;
    static const sc_lv<37> ap_ST_fsm_state46;
    static const sc_lv<37> ap_ST_fsm_state47;
    static const sc_lv<37> ap_ST_fsm_state48;
    static const sc_lv<37> ap_ST_fsm_state49;
    static const sc_lv<37> ap_ST_fsm_state50;
    static const sc_lv<37> ap_ST_fsm_state51;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<11> ap_const_lv11_100;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<9> ap_const_lv9_1C2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_E1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<15> ap_const_lv15_4650;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_CCCD;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Input_1_V_V_blk_n();
    void thread_Input_1_V_V_read();
    void thread_Output_1_V_V_ap_vld();
    void thread_Output_1_V_V_ap_vld_int();
    void thread_Output_1_V_V_blk_n();
    void thread_Output_1_V_V_int();
    void thread_add_ln4150_fu_874_p2();
    void thread_add_ln4454_1_fu_987_p2();
    void thread_add_ln4454_fu_967_p2();
    void thread_add_ln7529_1_fu_661_p2();
    void thread_add_ln7529_fu_641_p2();
    void thread_add_ln7534_fu_750_p2();
    void thread_and_ln4479_1_fu_1261_p2();
    void thread_and_ln4479_fu_1216_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state27_pp1_stage0_iter0();
    void thread_ap_block_state28_pp1_stage0_iter1();
    void thread_ap_block_state29_pp1_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp1_stage0_iter3();
    void thread_ap_block_state31_pp1_stage0_iter4();
    void thread_ap_block_state32_pp1_stage0_iter5();
    void thread_ap_block_state33_pp1_stage0_iter6();
    void thread_ap_block_state34_pp1_stage0_iter7();
    void thread_ap_block_state35_pp1_stage0_iter8();
    void thread_ap_block_state36_pp1_stage0_iter9();
    void thread_ap_block_state37_pp1_stage0_iter10();
    void thread_ap_block_state38_pp1_stage0_iter11();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp2_stage0_iter0();
    void thread_ap_block_state41_pp2_stage0_iter1();
    void thread_ap_block_state42_pp2_stage0_iter2();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state27();
    void thread_ap_condition_pp2_exit_iter0_state40();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_i_0_phi_fu_298_p4();
    void thread_ap_phi_mux_j_0_phi_fu_321_p4();
    void thread_ap_phi_mux_min_distance_list_1_1_phi_fu_414_p4();
    void thread_ap_phi_mux_min_distance_list_2_1_11_phi_fu_404_p4();
    void thread_ap_phi_mux_min_distance_list_2_1_phi_fu_394_p4();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_knn_set_0_load();
    void thread_ap_sig_allocacmp_knn_set_1_load();
    void thread_ap_sig_allocacmp_knn_set_2_load();
    void thread_ap_sig_allocacmp_knn_set_3_load();
    void thread_ap_sig_allocacmp_knn_set_4_load();
    void thread_ap_sig_allocacmp_knn_set_load();
    void thread_grp_load_fu_448_p1();
    void thread_grp_load_fu_452_p1();
    void thread_grp_load_fu_456_p1();
    void thread_grp_load_fu_460_p1();
    void thread_grp_load_fu_464_p1();
    void thread_grp_load_fu_468_p1();
    void thread_i_1_fu_729_p2();
    void thread_i_2_fu_1402_p2();
    void thread_i_fu_512_p2();
    void thread_icmp_ln4141_1_fu_799_p2();
    void thread_icmp_ln4141_2_fu_828_p2();
    void thread_icmp_ln4141_3_fu_715_p2();
    void thread_icmp_ln4141_fu_629_p2();
    void thread_icmp_ln4149_fu_868_p2();
    void thread_icmp_ln4454_fu_961_p2();
    void thread_icmp_ln4456_fu_973_p2();
    void thread_icmp_ln4463_1_fu_1102_p2();
    void thread_icmp_ln4463_2_fu_1129_p2();
    void thread_icmp_ln4463_3_fu_1144_p2();
    void thread_icmp_ln4463_fu_1089_p2();
    void thread_icmp_ln4474_1_fu_1186_p2();
    void thread_icmp_ln4474_fu_1180_p2();
    void thread_icmp_ln4479_1_fu_1244_p2();
    void thread_icmp_ln4479_fu_1199_p2();
    void thread_icmp_ln4520_fu_1396_p2();
    void thread_icmp_ln4533_1_fu_1619_p2();
    void thread_icmp_ln4533_2_fu_1681_p2();
    void thread_icmp_ln4533_3_fu_1732_p2();
    void thread_icmp_ln4533_4_fu_1777_p2();
    void thread_icmp_ln4533_5_fu_1834_p2();
    void thread_icmp_ln4533_6_fu_1882_p2();
    void thread_icmp_ln4533_7_fu_1923_p2();
    void thread_icmp_ln4533_8_fu_1970_p2();
    void thread_icmp_ln4533_fu_1595_p2();
    void thread_icmp_ln7472_fu_506_p2();
    void thread_icmp_ln7529_fu_635_p2();
    void thread_icmp_ln7531_fu_647_p2();
    void thread_index_load_load_fu_502_p1();
    void thread_j_fu_1083_p2();
    void thread_lhs_V_fu_590_p8();
    void thread_min_distance_list_0_1_fu_1230_p3();
    void thread_min_distance_list_0_2_fu_1237_p3();
    void thread_min_distance_list_0_3_fu_1275_p3();
    void thread_min_distance_list_0_4_fu_1282_p3();
    void thread_min_distance_list_1_3_fu_1192_p3();
    void thread_min_distance_list_2_fu_1065_p1();
    void thread_min_distance_list_2_fu_1065_p2();
    void thread_min_distance_list_2_fu_1065_p3();
    void thread_min_distance_list_2_fu_1065_p4();
    void thread_min_distance_list_2_fu_1065_p5();
    void thread_min_distance_list_2_fu_1065_p6();
    void thread_min_distance_list_2_fu_1065_p7();
    void thread_mul_ln7535_1_fu_1995_p0();
    void thread_mul_ln7535_1_fu_1995_p1();
    void thread_mul_ln7535_1_fu_1995_p10();
    void thread_mul_ln7535_fu_683_p1();
    void thread_mul_ln7535_fu_683_p10();
    void thread_mul_ln7535_fu_683_p2();
    void thread_not_icmp_ln4463_fu_1107_p2();
    void thread_or_ln4141_fu_842_p2();
    void thread_phi_ln4533_1_fu_1697_p17();
    void thread_phi_ln4533_2_fu_1755_p17();
    void thread_phi_ln4533_3_fu_1795_p17();
    void thread_phi_ln4533_4_fu_1850_p17();
    void thread_phi_ln4533_6_fu_1937_p17();
    void thread_phi_ln_fu_1637_p17();
    void thread_phitmp_i_1_cast_cast_fu_1113_p1();
    void thread_phitmp_i_2_cast_cast_fu_1158_p1();
    void thread_phitmp_i_2_fu_1150_p3();
    void thread_ret_V_fu_764_p2();
    void thread_rhs_V_fu_760_p1();
    void thread_select_ln4141_1_fu_792_p3();
    void thread_select_ln4141_2_fu_805_p3();
    void thread_select_ln4141_3_fu_821_p3();
    void thread_select_ln4141_4_fu_834_p3();
    void thread_select_ln4141_5_fu_860_p3();
    void thread_select_ln4141_6_fu_848_p3();
    void thread_select_ln4141_fu_777_p3();
    void thread_select_ln4454_fu_1023_p3();
    void thread_select_ln4463_1_fu_1117_p3();
    void thread_select_ln4463_2_fu_1162_p3();
    void thread_select_ln4463_3_fu_979_p3();
    void thread_select_ln4463_4_fu_1015_p3();
    void thread_select_ln4463_fu_1094_p3();
    void thread_select_ln4474_2_fu_1249_p3();
    void thread_select_ln4474_4_fu_1289_p3();
    void thread_select_ln4474_fu_1204_p3();
    void thread_select_ln4479_2_fu_1267_p3();
    void thread_select_ln4479_fu_1222_p3();
    void thread_select_ln4533_1_fu_1625_p3();
    void thread_select_ln4533_2_fu_1686_p3();
    void thread_select_ln4533_3_fu_1744_p3();
    void thread_select_ln4533_4_fu_1783_p3();
    void thread_select_ln4533_5_fu_1839_p3();
    void thread_select_ln4533_6_fu_1891_p3();
    void thread_select_ln4533_7_fu_1929_p3();
    void thread_select_ln4533_8_fu_1975_p3();
    void thread_select_ln4533_fu_1611_p3();
    void thread_select_ln7535_1_fu_671_p3();
    void thread_select_ln7535_2_fu_707_p3();
    void thread_select_ln7535_3_fu_721_p3();
    void thread_select_ln7535_fu_653_p3();
    void thread_shl_ln1_fu_947_p3();
    void thread_shl_ln4463_mid1_fu_1001_p3();
    void thread_shl_ln7535_mid1_fu_693_p3();
    void thread_shl_ln_fu_615_p3();
    void thread_sub_ln4463_1_fu_1009_p2();
    void thread_sub_ln4463_fu_955_p2();
    void thread_sub_ln7535_1_fu_701_p2();
    void thread_sub_ln7535_fu_623_p2();
    void thread_tmp_1_fu_1134_p4();
    void thread_tmp_2_fu_1170_p4();
    void thread_tmp_6_fu_1454_p11();
    void thread_training_set_V_4_address0();
    void thread_training_set_V_4_ce0();
    void thread_training_set_V_4_d0();
    void thread_training_set_V_4_we0();
    void thread_trunc_ln4141_1_fu_773_p1();
    void thread_trunc_ln4141_2_fu_784_p1();
    void thread_trunc_ln4141_3_fu_788_p1();
    void thread_trunc_ln4141_4_fu_813_p1();
    void thread_trunc_ln4141_5_fu_817_p1();
    void thread_trunc_ln4141_fu_769_p1();
    void thread_trunc_ln414_fu_586_p1();
    void thread_trunc_ln4463_1_fu_997_p1();
    void thread_trunc_ln4463_2_fu_1125_p1();
    void thread_trunc_ln4463_fu_943_p1();
    void thread_trunc_ln4523_fu_1450_p1();
    void thread_trunc_ln7535_1_fu_689_p1();
    void thread_trunc_ln7535_fu_611_p1();
    void thread_vote_list_0_fu_1480_p2();
    void thread_xor_ln4474_1_fu_1256_p2();
    void thread_xor_ln4474_fu_1211_p2();
    void thread_xor_ln4533_fu_1601_p2();
    void thread_zext_ln4141_1_fu_865_p1();
    void thread_zext_ln4141_fu_856_p1();
    void thread_zext_ln4150_1_fu_919_p1();
    void thread_zext_ln4150_2_fu_909_p1();
    void thread_zext_ln4150_3_fu_899_p1();
    void thread_zext_ln4150_4_fu_889_p1();
    void thread_zext_ln4150_5_fu_879_p1();
    void thread_zext_ln4150_fu_929_p1();
    void thread_zext_ln4463_1_fu_1031_p1();
    void thread_zext_ln4463_8_fu_993_p1();
    void thread_zext_ln4463_fu_939_p1();
    void thread_zext_ln4533_2_fu_1741_p1();
    void thread_zext_ln4533_7_fu_1897_p1();
    void thread_zext_ln4533_8_fu_1982_p1();
    void thread_zext_ln4533_fu_1607_p1();
    void thread_zext_ln7475_fu_518_p1();
    void thread_zext_ln7531_fu_747_p1();
    void thread_zext_ln7534_fu_755_p1();
    void thread_zext_ln7535_1_fu_667_p1();
    void thread_zext_ln7535_fu_607_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
