V3 3
FL E:/Documents/FPGA/fpga_course/shift_register/shift_register.vhd 2019/10/27.10:57:25 P.20131013
EN work/shift_register 1572170256 \
      FL E:/Documents/FPGA/fpga_course/shift_register/shift_register.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/shift_register/Behavioral 1572170257 \
      FL E:/Documents/FPGA/fpga_course/shift_register/shift_register.vhd \
      EN work/shift_register 1572170256
