#Build: Fabric Inserter 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: cdt_ins.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Inserter (version 2021.1-SP7.3 build 94852) at Tue Nov  8 15:19:27 2022
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
Compiling architecture definition.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling file 'D:/Projects/FPGA_match/final_test/synthesize/top_syn.adf' successful.
Creating module hierarchy.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
W: Inserter-4008: Net connections is modified to make channels in sequence.
Successfully Write Project D:/Projects/FPGA_match/final_test/synthesize/top_syn.fic.
FIC_BEGIN[D:/Projects/FPGA_match/final_test/synthesize/top_syn.fic]FIC_END
FIC_BEGIN[D:/Projects/FPGA_match/final_test/synthesize/top_syn.fic]FIC_END
