m255
K3
13
cModel Technology
Z0 dC:\altera\13.1\vhdl_quartus\v_2_basic_combinational_logic_circuits\v_2_2_full_adder_only\simulation\modelsim
Efull_adder
Z1 w1719216635
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\altera\13.1\vhdl_quartus\v_2_basic_combinational_logic_circuits\v_2_2_full_adder_only\simulation\modelsim
Z5 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/full_adder.vhd
Z6 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/full_adder.vhd
l0
L4
VLQnW_n]<L@L>K@Dh`5R1N2
Z7 OV;C;10.1d;51
31
Z8 !s108 1719216947.891000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/full_adder.vhd|
Z10 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/full_adder.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 MI0;fji5dCK:9f]mTog3h3
!i10b 1
Aarc
R2
R3
DEx4 work 10 full_adder 0 22 LQnW_n]<L@L>K@Dh`5R1N2
l29
L11
VJAkzXmodLk=jdPC[knInd2
R7
31
R8
R9
R10
R11
R12
!s100 bjbnCNOKJHFUAh0<6j]8l0
!i10b 1
Ehalf_adder
Z13 w1719193625
R2
R3
R4
Z14 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/half_adder.vhd
Z15 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/half_adder.vhd
l0
L4
Vk]2gBJDYWEAmI__8WL<cj3
R7
31
Z16 !s108 1719216948.620000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/half_adder.vhd|
Z18 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/half_adder.vhd|
R11
R12
!s100 S4@`_CQQR??HLDBP67HkX2
!i10b 1
Aarc
R2
R3
DEx4 work 10 half_adder 0 22 k]2gBJDYWEAmI__8WL<cj3
l10
L9
VFQkd]BF?N>>mHFjW3`OJ=3
R7
31
R16
R17
R18
R11
R12
!s100 2S<G?HQecaASgUZSA2HK;2
!i10b 1
Eor_gate
Z19 w1719043429
R2
R3
R4
Z20 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/or_gate.vhd
Z21 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/or_gate.vhd
l0
L4
VHn2_CE6FjH^FQhBIU8KZ21
R7
31
Z22 !s108 1719216948.775000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/or_gate.vhd|
Z24 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/or_gate.vhd|
R11
R12
!s100 V8En<l[coV]56`F9X`VZa2
!i10b 1
Aarc
R2
R3
DEx4 work 7 or_gate 0 22 Hn2_CE6FjH^FQhBIU8KZ21
l10
L9
VPPVYa_P_o@72;ia?m?0T;0
R7
31
R22
R23
R24
R11
R12
!s100 FjEUFMJo_]oXA]m26E2_b0
!i10b 1
Etb_full_adder
Z25 w1719216831
R2
R3
R4
Z26 8C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/tb_full_adder.vhd
Z27 FC:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/tb_full_adder.vhd
l0
L4
Vkk0TkakEUBX51DaA<PeH;0
!s100 ^[RniWQnf1e1BNd;MDbb>0
R7
31
!i10b 1
Z28 !s108 1719216948.970000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/tb_full_adder.vhd|
Z30 !s107 C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_full_adder_only/tb_full_adder.vhd|
R11
R12
Abehavior
R2
R3
DEx4 work 13 tb_full_adder 0 22 kk0TkakEUBX51DaA<PeH;0
l36
L9
VTHbkdnI<HR;:L3K=5C2Q52
!s100 kk4Yn16R<Q^iR@M1J[;>Z3
R7
31
!i10b 1
R28
R29
R30
R11
R12
