5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd race5.1.vcd -o race5.1.cdd -v race5.1.v -rP -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race5.1.v 11 45 1
2 1 17 8000c 1 3d 5002 0 0 1 34 2 $u0
2 2 26 8000c 1 3d 5002 0 0 1 34 2 $u2
1 a 13 3000a 1 0 3 0 4 33 21aa
1 b 13 83000d 1 0 3 0 4 33 13aa
1 clk 14 83000a 1 0 0 0 1 33 1102
4 1 101 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" race5.1.v 0 23 1
2 3 18 50008 1 0 1004 0 0 4 44 0
2 4 18 10001 0 1 400 0 0 b
2 5 18 10008 1 37 6 3 4
2 6 19 130015 4 1 c 0 0 clk
2 7 19 b0011 0 2a 1000 0 0 1 34 2
2 8 19 b0015 7 27 100a 6 7 1 34 2
2 9 19 18001c 2 3d 5002 0 0 1 34 2 $u1
4 9 106 8 0
4 8 100 9 0
4 5 111 8 8
3 1 main.$u0.$u1 "main.$u0.$u1" race5.1.v 0 22 1
2 10 20 c000c 1 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 11 20 80008 2 1 1c 0 0 b
2 12 20 8000c 2 6 1298 10 11 4 34 101eaa
2 13 20 40004 0 1 400 0 0 b
2 14 20 4000c 2 37 2a 12 13
2 15 21 100010 2 1 8 0 0 b
2 16 21 f000f 2 1b 1008 15 0 4 34 f3aa
2 17 21 a000a 0 1 400 0 0 a
2 18 21 a0010 2 38 a 16 17
4 18 100 0 0
4 14 111 18 18
3 1 main.$u2 "main.$u2" race5.1.v 0 34 1
2 19 27 7000a 1 0 1004 0 0 1 36 0
2 20 27 10003 0 1 400 0 0 clk
2 21 27 1000a 1 37 6 19 20
2 22 28 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 23 28 10002 2 2c 900a 22 0 32 34 aa aa aa aa aa aa aa aa
2 24 29 7000a 1 0 1008 0 0 1 36 1
2 25 29 10003 0 1 400 0 0 clk
2 26 29 1000a 1 37 a 24 25
2 27 30 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 28 30 10002 2 2c 900a 27 0 32 34 aa aa aa aa aa aa aa aa
2 29 31 7000a 1 0 1004 0 0 1 36 0
2 30 31 10003 0 1 400 0 0 clk
2 31 31 1000a 1 37 6 29 30
2 32 32 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 33 32 10002 2 2c 900a 32 0 32 34 aa aa aa aa aa aa aa aa
2 34 33 7000a 1 0 1008 0 0 1 36 1
2 35 33 10003 0 1 400 0 0 clk
2 36 33 1000a 1 37 a 34 35
4 36 0 0 0
4 33 0 36 0
4 31 0 33 33
4 28 0 31 0
4 26 0 28 28
4 23 0 26 0
4 21 11 23 23
3 1 main.$u3 "main.$u3" race5.1.v 0 43 1
