{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 15:30:33 2018 " "Info: Processing started: Wed May 23 15:30:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S2 -c S2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off S2 -c S2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file S2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Info: Found entity 1: S2" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "S2 " "Info: Elaborating entity \"S2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "OR " "Warning: Pin \"OR\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 360 -240 -72 376 "OR" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "MOV1 " "Warning: Pin \"MOV1\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 392 -240 -72 408 "MOV1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "B0 " "Warning: Pin \"B0\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 408 -240 -72 424 "B0" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "LOAD0 " "Warning: Pin \"LOAD0\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 440 -240 -72 456 "LOAD0" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "LOAD1 " "Warning: Pin \"LOAD1\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 456 -240 -72 472 "LOAD1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "LOAD2 " "Warning: Pin \"LOAD2\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 472 -240 -72 488 "LOAD2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "LOAD3 " "Warning: Pin \"LOAD3\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 488 -240 -72 504 "LOAD3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "LOAD4 " "Warning: Pin \"LOAD4\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 504 -240 -72 520 "LOAD4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "LOAD5 " "Warning: Pin \"LOAD5\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 520 -240 -72 536 "LOAD5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "LOAD6 " "Warning: Pin \"LOAD6\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 536 -240 -72 552 "LOAD6" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "LOAD7 " "Warning: Pin \"LOAD7\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 552 -240 -72 568 "LOAD7" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "STOR0 " "Warning: Pin \"STOR0\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 568 -240 -72 584 "STOR0" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "STOR1 " "Warning: Pin \"STOR1\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 584 -240 -72 600 "STOR1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "STOR2 " "Warning: Pin \"STOR2\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 600 -240 -72 616 "STOR2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "STOR4 " "Warning: Pin \"STOR4\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 616 -240 -72 632 "STOR4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "STOR5 " "Warning: Pin \"STOR5\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 632 -240 -72 648 "STOR5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "B1 " "Warning: Pin \"B1\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 424 -240 -72 440 "B1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "XOR " "Warning: Pin \"XOR\" not connected" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 376 -240 -72 392 "XOR" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning: Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OR " "Warning (15610): No output dependent on input pin \"OR\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 360 -240 -72 376 "OR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MOV1 " "Warning (15610): No output dependent on input pin \"MOV1\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 392 -240 -72 408 "MOV1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B0 " "Warning (15610): No output dependent on input pin \"B0\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 408 -240 -72 424 "B0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD0 " "Warning (15610): No output dependent on input pin \"LOAD0\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 440 -240 -72 456 "LOAD0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD1 " "Warning (15610): No output dependent on input pin \"LOAD1\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 456 -240 -72 472 "LOAD1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD2 " "Warning (15610): No output dependent on input pin \"LOAD2\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 472 -240 -72 488 "LOAD2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD3 " "Warning (15610): No output dependent on input pin \"LOAD3\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 488 -240 -72 504 "LOAD3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD4 " "Warning (15610): No output dependent on input pin \"LOAD4\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 504 -240 -72 520 "LOAD4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD5 " "Warning (15610): No output dependent on input pin \"LOAD5\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 520 -240 -72 536 "LOAD5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD6 " "Warning (15610): No output dependent on input pin \"LOAD6\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 536 -240 -72 552 "LOAD6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD7 " "Warning (15610): No output dependent on input pin \"LOAD7\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 552 -240 -72 568 "LOAD7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOR0 " "Warning (15610): No output dependent on input pin \"STOR0\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 568 -240 -72 584 "STOR0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOR1 " "Warning (15610): No output dependent on input pin \"STOR1\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 584 -240 -72 600 "STOR1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOR2 " "Warning (15610): No output dependent on input pin \"STOR2\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 600 -240 -72 616 "STOR2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOR4 " "Warning (15610): No output dependent on input pin \"STOR4\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 616 -240 -72 632 "STOR4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOR5 " "Warning (15610): No output dependent on input pin \"STOR5\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 632 -240 -72 648 "STOR5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B1 " "Warning (15610): No output dependent on input pin \"B1\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 424 -240 -72 440 "B1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XOR " "Warning (15610): No output dependent on input pin \"XOR\"" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 376 -240 -72 392 "XOR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 15:30:34 2018 " "Info: Processing ended: Wed May 23 15:30:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
