--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: M.81d
--  \   \         Application: netgen
--  /   /         Filename: pipe_vio_in.vhd
-- /___/   /\     Timestamp: Thu Aug 08 17:00:18 2013
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl C:/Users/bylsma/Projects/DCFEB/firmware/dcfeb_f3.0/ipcore_dir/tmp/_cg/pipe_vio_in.ngc C:/Users/bylsma/Projects/DCFEB/firmware/dcfeb_f3.0/ipcore_dir/tmp/_cg/pipe_vio_in.vhd 
-- Device	: xc6vlx130t-ff1156-1
-- Input file	: C:/Users/bylsma/Projects/DCFEB/firmware/dcfeb_f3.0/ipcore_dir/tmp/_cg/pipe_vio_in.ngc
-- Output file	: C:/Users/bylsma/Projects/DCFEB/firmware/dcfeb_f3.0/ipcore_dir/tmp/_cg/pipe_vio_in.vhd
-- # of Entities	: 1
-- Design Name	: pipe_vio_in
-- Xilinx	: C:\Xilinx\12.4\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity pipe_vio_in is
  port (
    CLK : in STD_LOGIC := 'X'; 
    SYNC_IN : in STD_LOGIC_VECTOR ( 128 downto 0 ); 
    CONTROL : inout STD_LOGIC_VECTOR ( 35 downto 0 ) 
  );
end pipe_vio_in;

architecture STRUCTURE of pipe_vio_in is
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal U0_I_VIO_DATA_DOUT : STD_LOGIC; 
  signal U0_I_VIO_RESET : STD_LOGIC; 
  signal U0_I_VIO_STAT_DOUT : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_TDO_next : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_CFG_CE_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_falling_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_async_mux_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_async_mux_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_mux1_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_rising_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_user_in_n : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_falling : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_rising : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_clocked : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd5_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd4_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd3_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd2_out : STD_LOGIC; 
  signal U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd1_out : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O2 : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O21_3182 : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O22_3183 : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O23_3184 : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O24_3185 : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O25_3186 : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O26_3187 : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O27_3188 : STD_LOGIC; 
  signal U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O28_3189 : STD_LOGIC; 
  signal U0_I_VIO_reset_f_edge_iDOUT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_VIO_INPUT_SHIFT : STD_LOGIC_VECTOR ( 129 downto 1 ); 
  signal U0_I_VIO_U_STATUS_iSTAT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_I_VIO_U_STATUS_iSTAT_CNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_I_VIO_U_STATUS_U_STAT_CNT_D : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_I_VIO_U_STATUS_U_STAT_CNT_CI : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_I_VIO_U_STATUS_U_STAT_CNT_S : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  XST_VCC : VCC
    port map (
      P => N0
    );
  XST_GND : GND
    port map (
      G => N1
    );
  U0_I_VIO_U_DOUT : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_STAT_DOUT,
      I1 => U0_I_VIO_DATA_DOUT,
      I2 => CONTROL(7),
      O => CONTROL(3)
    );
  U0_I_VIO_reset_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => CONTROL(7),
      Q => U0_I_VIO_reset_f_edge_iDOUT(0)
    );
  U0_I_VIO_reset_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_reset_f_edge_iDOUT(0),
      Q => U0_I_VIO_reset_f_edge_iDOUT(1)
    );
  U0_I_VIO_reset_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      D => U0_I_VIO_reset_f_edge_iDOUT(1),
      R => U0_I_VIO_reset_f_edge_iDOUT(0),
      Q => U0_I_VIO_RESET
    );
  U0_I_VIO_U_DATA_OUT : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_INPUT_SHIFT(129),
      Q => U0_I_VIO_DATA_DOUT
    );
  U0_I_VIO_U_STATUS_F_STAT_0_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_iSTAT(0)
    );
  U0_I_VIO_U_STATUS_F_STAT_1_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"C409"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_iSTAT(1)
    );
  U0_I_VIO_U_STATUS_F_STAT_2_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"2100"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_iSTAT(2)
    );
  U0_I_VIO_U_STATUS_F_STAT_3_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"0610"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_iSTAT(3)
    );
  U0_I_VIO_U_STATUS_F_STAT_4_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_iSTAT(4)
    );
  U0_I_VIO_U_STATUS_F_STAT_5_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_iSTAT(5)
    );
  U0_I_VIO_U_STATUS_F_STAT_6_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_iSTAT(6)
    );
  U0_I_VIO_U_STATUS_F_STAT_7_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_iSTAT(7)
    );
  U0_I_VIO_U_STATUS_U_CE_n : INV
    port map (
      I => CONTROL(4),
      O => U0_I_VIO_U_STATUS_CFG_CE_n
    );
  U0_I_VIO_U_STATUS_U_TDO : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_TDO_next,
      Q => U0_I_VIO_STAT_DOUT
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_0_U_XORCY : XORCY
    port map (
      CI => N0,
      LI => U0_I_VIO_U_STATUS_U_STAT_CNT_S(0),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_D(0)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_0_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => N0,
      DI => N1,
      S => U0_I_VIO_U_STATUS_U_STAT_CNT_S(0),
      LO => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(1)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_1_U_XORCY : XORCY
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(1),
      LI => U0_I_VIO_U_STATUS_U_STAT_CNT_S(1),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_D(1)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_1_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(1),
      DI => N1,
      S => U0_I_VIO_U_STATUS_U_STAT_CNT_S(1),
      LO => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(2)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_2_U_XORCY : XORCY
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(2),
      LI => U0_I_VIO_U_STATUS_U_STAT_CNT_S(2),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_D(2)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_2_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(2),
      DI => N1,
      S => U0_I_VIO_U_STATUS_U_STAT_CNT_S(2),
      LO => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(3)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_3_U_XORCY : XORCY
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(3),
      LI => U0_I_VIO_U_STATUS_U_STAT_CNT_S(3),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_D(3)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_3_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(3),
      DI => N1,
      S => U0_I_VIO_U_STATUS_U_STAT_CNT_S(3),
      LO => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(4)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_4_U_XORCY : XORCY
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(4),
      LI => U0_I_VIO_U_STATUS_U_STAT_CNT_S(4),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_D(4)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_4_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(4),
      DI => N1,
      S => U0_I_VIO_U_STATUS_U_STAT_CNT_S(4),
      LO => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(5)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_5_U_XORCY : XORCY
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(5),
      LI => U0_I_VIO_U_STATUS_U_STAT_CNT_S(5),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_D(5)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_5_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(5),
      DI => N1,
      S => U0_I_VIO_U_STATUS_U_STAT_CNT_S(5),
      LO => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(6)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_6_U_XORCY : XORCY
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(6),
      LI => U0_I_VIO_U_STATUS_U_STAT_CNT_S(6),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_D(6)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_6_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(6),
      DI => N1,
      S => U0_I_VIO_U_STATUS_U_STAT_CNT_S(6),
      LO => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(7)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_7_U_XORCY : XORCY
    port map (
      CI => U0_I_VIO_U_STATUS_U_STAT_CNT_CI(7),
      LI => U0_I_VIO_U_STATUS_U_STAT_CNT_S(7),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_D(7)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_0_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(0),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_S(0)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_1_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(1),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_S(1)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_2_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(2),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_S(2)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_3_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(3),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_S(3)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_4_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(4),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_S(4)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_5_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(5),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_S(5)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_6_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(6),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_S(6)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_7_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(7),
      O => U0_I_VIO_U_STATUS_U_STAT_CNT_S(7)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_0_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_U_STAT_CNT_D(0),
      R => U0_I_VIO_U_STATUS_CFG_CE_n,
      Q => U0_I_VIO_U_STATUS_iSTAT_CNT(0)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_1_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_U_STAT_CNT_D(1),
      R => U0_I_VIO_U_STATUS_CFG_CE_n,
      Q => U0_I_VIO_U_STATUS_iSTAT_CNT(1)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_2_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_U_STAT_CNT_D(2),
      R => U0_I_VIO_U_STATUS_CFG_CE_n,
      Q => U0_I_VIO_U_STATUS_iSTAT_CNT(2)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_3_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_U_STAT_CNT_D(3),
      R => U0_I_VIO_U_STATUS_CFG_CE_n,
      Q => U0_I_VIO_U_STATUS_iSTAT_CNT(3)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_4_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_U_STAT_CNT_D(4),
      R => U0_I_VIO_U_STATUS_CFG_CE_n,
      Q => U0_I_VIO_U_STATUS_iSTAT_CNT(4)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_5_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_U_STAT_CNT_D(5),
      R => U0_I_VIO_U_STATUS_CFG_CE_n,
      Q => U0_I_VIO_U_STATUS_iSTAT_CNT(5)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_6_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_U_STAT_CNT_D(6),
      R => U0_I_VIO_U_STATUS_CFG_CE_n,
      Q => U0_I_VIO_U_STATUS_iSTAT_CNT(6)
    );
  U0_I_VIO_U_STATUS_U_STAT_CNT_G_7_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_U_STATUS_U_STAT_CNT_D(7),
      R => U0_I_VIO_U_STATUS_CFG_CE_n,
      Q => U0_I_VIO_U_STATUS_iSTAT_CNT(7)
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(128),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(128),
      O => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(128),
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(128),
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(128),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(128),
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(129)
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_128_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(127),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(127),
      O => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(127),
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(127),
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(127),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(127),
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(128)
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_127_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(126),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(126),
      O => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(126),
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(126),
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(126),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(126),
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(127)
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_126_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(125),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(125),
      O => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(125),
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(125),
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(125),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(125),
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(126)
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_125_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(124),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(124),
      O => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(124),
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(124),
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(124),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(124),
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(125)
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_124_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(123),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(123),
      O => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(123),
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(123),
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(123),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(123),
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(124)
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_123_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(122),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(122),
      O => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(122),
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(122),
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(122),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(122),
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(123)
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_122_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(121),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(121),
      O => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(121),
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(121),
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(121),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(121),
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(122)
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_121_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(120),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(120),
      O => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(120),
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(120),
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(120),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(120),
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(121)
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_120_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(119),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(119),
      O => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(119),
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(119),
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(119),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(119),
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(120)
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_119_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(118),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(118),
      O => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(118),
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(118),
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(118),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(118),
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(119)
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_118_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(117),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(117),
      O => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(117),
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(117),
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(117),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(117),
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(118)
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_117_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(116),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(116),
      O => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(116),
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(116),
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(116),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(116),
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(117)
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_116_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(115),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(115),
      O => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(115),
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(115),
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(115),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(115),
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(116)
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_115_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(114),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(114),
      O => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(114),
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(114),
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(114),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(114),
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(115)
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_114_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(113),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(113),
      O => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(113),
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(113),
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(113),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(113),
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(114)
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_113_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(112),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(112),
      O => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(112),
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(112),
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(112),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(112),
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(113)
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_112_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(111),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(111),
      O => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(111),
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(111),
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(111),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(111),
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(112)
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_111_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(110),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(110),
      O => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(110),
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(110),
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(110),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(110),
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(111)
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_110_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(109),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(109),
      O => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(109),
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(109),
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(109),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(109),
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(110)
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_109_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(108),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(108),
      O => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(108),
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(108),
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(108),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(108),
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(109)
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_108_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(107),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(107),
      O => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(107),
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(107),
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(107),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(107),
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(108)
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_107_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(106),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(106),
      O => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(106),
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(106),
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(106),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(106),
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(107)
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_106_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(105),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(105),
      O => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(105),
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(105),
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(105),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(105),
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(106)
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_105_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(104),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(104),
      O => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(104),
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(104),
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(104),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(104),
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(105)
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_104_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(103),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(103),
      O => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(103),
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(103),
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(103),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(103),
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(104)
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_103_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(102),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(102),
      O => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(102),
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(102),
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(102),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(102),
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(103)
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_102_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(101),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(101),
      O => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(101),
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(101),
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(101),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(101),
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(102)
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_101_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(100),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(100),
      O => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(100),
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(100),
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(100),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(100),
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(101)
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_100_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(99),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(99),
      O => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(99),
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(99),
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(99),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(99),
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(100)
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_99_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(98),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(98),
      O => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(98),
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(98),
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(98),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(98),
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(99)
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_98_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(97),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(97),
      O => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(97),
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(97),
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(97),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(97),
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(98)
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_97_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(96),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(96),
      O => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(96),
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(96),
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(96),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(96),
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(97)
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_96_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(95),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(95),
      O => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(95),
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(95),
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(95),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(95),
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(96)
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_95_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(94),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(94),
      O => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(94),
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(94),
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(94),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(94),
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(95)
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_94_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(93),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(93),
      O => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(93),
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(93),
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(93),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(93),
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(94)
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_93_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(92),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(92),
      O => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(92),
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(92),
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(92),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(92),
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(93)
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_92_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(91),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(91),
      O => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(91),
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(91),
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(91),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(91),
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(92)
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_91_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(90),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(90),
      O => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(90),
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(90),
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(90),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(90),
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(91)
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_90_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(89),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(89),
      O => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(89),
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(89),
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(89),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(89),
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(90)
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_89_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(88),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(88),
      O => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(88),
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(88),
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(88),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(88),
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(89)
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_88_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(87),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(87),
      O => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(87),
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(87),
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(87),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(87),
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(88)
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_87_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(86),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(86),
      O => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(86),
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(86),
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(86),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(86),
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(87)
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_86_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(85),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(85),
      O => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(85),
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(85),
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(85),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(85),
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(86)
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_85_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(84),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(84),
      O => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(84),
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(84),
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(84),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(84),
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(85)
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_84_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(83),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(83),
      O => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(83),
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(83),
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(83),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(83),
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(84)
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_83_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(82),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(82),
      O => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(82),
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(82),
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(82),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(82),
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(83)
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_82_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(81),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(81),
      O => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(81),
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(81),
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(81),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(81),
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(82)
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_81_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(80),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(80),
      O => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(80),
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(80),
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(80),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(80),
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(81)
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_80_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(79),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(79),
      O => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(79),
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(79),
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(79),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(79),
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(80)
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_79_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(78),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(78),
      O => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(78),
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(78),
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(78),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(78),
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(79)
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_78_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(77),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(77),
      O => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(77),
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(77),
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(77),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(77),
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(78)
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_77_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(76),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(76),
      O => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(76),
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(76),
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(76),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(76),
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(77)
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_76_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(75),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(75),
      O => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(75),
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(75),
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(75),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(75),
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(76)
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_75_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(74),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(74),
      O => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(74),
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(74),
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(74),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(74),
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(75)
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_74_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(73),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(73),
      O => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(73),
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(73),
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(73),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(73),
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(74)
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_73_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(72),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(72),
      O => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(72),
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(72),
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(72),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(72),
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(73)
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_72_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(71),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(71),
      O => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(71),
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(71),
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(71),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(71),
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(72)
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_71_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(70),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(70),
      O => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(70),
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(70),
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(70),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(70),
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(71)
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_70_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(69),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(69),
      O => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(69),
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(69),
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(69),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(69),
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(70)
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_69_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(68),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(68),
      O => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(68),
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(68),
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(68),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(68),
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(69)
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_68_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(67),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(67),
      O => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(67),
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(67),
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(67),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(67),
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(68)
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_67_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(66),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(66),
      O => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(66),
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(66),
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(66),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(66),
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(67)
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_66_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(65),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(65),
      O => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(65),
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(65),
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(65),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(65),
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(66)
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_65_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(64),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(64),
      O => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(64),
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(64),
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(64),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(64),
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(65)
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_64_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(63),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(63),
      O => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(63),
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(63),
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(63),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(63),
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(64)
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_63_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(62),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(62),
      O => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(62),
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(62),
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(62),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(62),
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(63)
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_62_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(61),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(61),
      O => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(61),
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(61),
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(61),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(61),
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(62)
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_61_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(60),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(60),
      O => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(60),
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(60),
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(60),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(60),
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(61)
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_60_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(59),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(59),
      O => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(59),
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(59),
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(59),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(59),
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(60)
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_59_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(58),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(58),
      O => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(58),
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(58),
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(58),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(58),
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(59)
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_58_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(57),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(57),
      O => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(57),
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(57),
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(57),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(57),
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(58)
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_57_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(56),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(56),
      O => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(56),
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(56),
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(56),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(56),
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(57)
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_56_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(55),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(55),
      O => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(55),
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(55),
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(55),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(55),
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(56)
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_55_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(54),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(54),
      O => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(54),
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(54),
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(54),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(54),
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(55)
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_54_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(53),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(53),
      O => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(53),
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(53),
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(53),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(53),
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(54)
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_53_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(52),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(52),
      O => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(52),
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(52),
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(52),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(52),
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(53)
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_52_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(51),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(51),
      O => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(51),
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(51),
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(51),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(51),
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(52)
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_51_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(50),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(50),
      O => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(50),
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(50),
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(50),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(50),
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(51)
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_50_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(49),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(49),
      O => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(49),
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(49),
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(49),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(49),
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(50)
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_49_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(48),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(48),
      O => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(48),
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(48),
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(48),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(48),
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(49)
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_48_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(47),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(47),
      O => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(47),
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(47),
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(47),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(47),
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(48)
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_47_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(46),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(46),
      O => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(46),
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(46),
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(46),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(46),
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(47)
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_46_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(45),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(45),
      O => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(45),
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(45),
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(45),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(45),
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(46)
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_45_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(44),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(44),
      O => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(44),
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(44),
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(44),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(44),
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(45)
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_44_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(43),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(43),
      O => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(43),
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(43),
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(43),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(43),
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(44)
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_43_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(42),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(42),
      O => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(42),
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(42),
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(42),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(42),
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(43)
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_42_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(41),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(41),
      O => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(41),
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(41),
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(41),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(41),
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(42)
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_41_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(40),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(40),
      O => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(40),
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(40),
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(40),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(40),
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(41)
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_40_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(39),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(39),
      O => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(39),
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(39),
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(39),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(39),
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(40)
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_39_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(38),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(38),
      O => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(38),
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(38),
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(38),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(38),
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(39)
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_38_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(37),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(37),
      O => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(37),
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(37),
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(37),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(37),
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(38)
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_37_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(36),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(36),
      O => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(36),
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(36),
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(36),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(36),
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(37)
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_36_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(35),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(35),
      O => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(35),
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(35),
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(35),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(35),
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(36)
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_35_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(34),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(34),
      O => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(34),
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(34),
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(34),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(34),
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(35)
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_34_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(33),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(33),
      O => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(33),
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(33),
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(33),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(33),
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(34)
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_33_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(32),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(32),
      O => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(32),
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(32),
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(32),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(32),
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(33)
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_32_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(31),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(31),
      O => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(31),
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(31),
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(31),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(31),
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(32)
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_31_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(30),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(30),
      O => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(30),
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(30),
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(30),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(30),
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(31)
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_30_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(29),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(29),
      O => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(29),
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(29),
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(29),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(29),
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(30)
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_29_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(28),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(28),
      O => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(28),
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(28),
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(28),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(28),
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(29)
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_28_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(27),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(27),
      O => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(27),
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(27),
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(27),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(27),
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(28)
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_27_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(26),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(26),
      O => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(26),
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(26),
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(26),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(26),
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(27)
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_26_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(25),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(25),
      O => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(25),
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(25),
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(25),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(25),
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(26)
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_25_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(24),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(24),
      O => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(24),
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(24),
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(24),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(24),
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(25)
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_24_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(23),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(23),
      O => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(23),
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(23),
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(23),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(23),
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(24)
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_23_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(22),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(22),
      O => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(22),
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(22),
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(22),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(22),
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(23)
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_22_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(21),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(21),
      O => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(21),
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(21),
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(21),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(21),
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(22)
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_21_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(20),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(20),
      O => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(20),
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(20),
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(20),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(20),
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(21)
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_20_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(19),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(19),
      O => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(19),
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(19),
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(19),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(19),
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(20)
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_19_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(18),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(18),
      O => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(18),
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(18),
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(18),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(18),
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(19)
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_18_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(17),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(17),
      O => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(17),
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(17),
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(17),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(17),
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(18)
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_17_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(16),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(16),
      O => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(16),
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(16),
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(16),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(16),
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(17)
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_16_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(15),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(15),
      O => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(15),
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(15),
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(15),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(15),
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(16)
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_15_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(14),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(14),
      O => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(14),
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(14),
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(14),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(14),
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(15)
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_14_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(13),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(13),
      O => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(13),
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(13),
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(13),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(13),
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(14)
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_13_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(12),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(12),
      O => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(12),
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(12),
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(12),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(12),
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(13)
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_12_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(11),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(11),
      O => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(11),
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(11),
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(11),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(11),
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(12)
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_11_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(10),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(10),
      O => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(10),
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(10),
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(10),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(10),
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(11)
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_10_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(9),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(9),
      O => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(9),
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(9),
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(9),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(9),
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(10)
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_9_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(8),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(8),
      O => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(8),
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(8),
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(8),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(8),
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(9)
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_8_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(7),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(7),
      O => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(7),
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(7),
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(7),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(7),
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(8)
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_7_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(6),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(6),
      O => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(6),
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(6),
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(6),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(6),
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(7)
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_6_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(5),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(5),
      O => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(5),
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(5),
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(5),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(5),
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(6)
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_5_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(4),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(4),
      O => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(4),
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(4),
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(4),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(4),
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(5)
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_4_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(3),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(3),
      O => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(3),
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(3),
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(3),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(3),
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(4)
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_3_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(2),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(2),
      O => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(2),
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(2),
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(2),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(2),
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(3)
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_2_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_clocked,
      I1 => U0_I_VIO_INPUT_SHIFT(1),
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(1),
      O => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(1),
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(1),
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(1),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(1),
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(2)
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_1_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_SYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd4_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_SYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd3_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_ASYNC_F_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_falling_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd2_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_async_mux_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_ASYNC_R_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_rising_out,
      I1 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd1_out,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_async_mux_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_USER_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_clocked,
      I1 => N1,
      I2 => CONTROL(7),
      O => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_mux1_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_U_STATCMD_n : INV
    port map (
      I => SYNC_IN(0),
      O => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_user_in_n
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(0),
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_iDOUT_1_Q,
      R => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_falling
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(0),
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_I_L2H_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_iDOUT_0_Q,
      R => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_edge_iDOUT_1_Q,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_rising
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_U_FALLING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_user_in_n,
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_falling_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_U_RISING : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYNC_IN(0),
      CE => N0,
      CLR => U0_I_VIO_RESET,
      D => N0,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_rising_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_U_SYNC_F : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_falling,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_f_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_U_SYNC_R : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_rising,
      D => N0,
      R => U0_I_VIO_RESET,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_r_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_USER_CLK_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => N0,
      D => SYNC_IN(0),
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_clocked
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_SHIFT_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd5_out,
      Q => U0_I_VIO_INPUT_SHIFT(1)
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_S_SYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd5_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_S_SYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_sync_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd4_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_S_ASYNC_F_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_async_mux_f_out,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd3_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_S_ASYNC_R_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_async_mux_r_out,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd2_out
    );
  U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_USER_REG : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => N0,
      D => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_mux1_out,
      Q => U0_I_VIO_GEN_SYNC_IN_0_SYNC_IN_CELL_fd1_out
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(5),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(6),
      I2 => U0_I_VIO_U_STATUS_iSTAT(3),
      I3 => U0_I_VIO_U_STATUS_iSTAT(7),
      I4 => U0_I_VIO_U_STATUS_iSTAT(5),
      I5 => U0_I_VIO_U_STATUS_iSTAT(1),
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O2
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O22 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_iSTAT_CNT(5),
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(6),
      I2 => U0_I_VIO_U_STATUS_iSTAT(2),
      I3 => U0_I_VIO_U_STATUS_iSTAT(6),
      I4 => U0_I_VIO_U_STATUS_iSTAT(4),
      I5 => U0_I_VIO_U_STATUS_iSTAT(0),
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O21_3182
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O23 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(15),
      I1 => CONTROL(14),
      I2 => CONTROL(16),
      I3 => CONTROL(17),
      I4 => CONTROL(18),
      I5 => CONTROL(19),
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O22_3183
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O24 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(21),
      I1 => CONTROL(20),
      I2 => CONTROL(22),
      I3 => CONTROL(23),
      I4 => CONTROL(24),
      I5 => CONTROL(25),
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O23_3184
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O25 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(2),
      I1 => CONTROL(1),
      I2 => CONTROL(4),
      I3 => CONTROL(5),
      I4 => CONTROL(6),
      I5 => CONTROL(7),
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O24_3185
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O26 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(9),
      I1 => CONTROL(8),
      I2 => CONTROL(10),
      I3 => CONTROL(11),
      I4 => CONTROL(12),
      I5 => CONTROL(13),
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O25_3186
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O27 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(27),
      I1 => CONTROL(26),
      I2 => CONTROL(28),
      I3 => CONTROL(29),
      I4 => CONTROL(30),
      I5 => CONTROL(31),
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O26_3187
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O28 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => CONTROL(33),
      I1 => CONTROL(32),
      I2 => CONTROL(34),
      I3 => CONTROL(35),
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O27_3188
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O29 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O22_3183,
      I1 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O23_3184,
      I2 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O24_3185,
      I3 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O25_3186,
      I4 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O26_3187,
      I5 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O27_3188,
      O => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O28_3189
    );
  U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O210 : LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
    port map (
      I0 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O28_3189,
      I1 => U0_I_VIO_U_STATUS_iSTAT_CNT(4),
      I2 => U0_I_VIO_U_STATUS_iSTAT_CNT(7),
      I3 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O21_3182,
      I4 => U0_I_VIO_U_STATUS_U_SMUX_U_CS_MUX_I4_U_MUX16_Mmux_O2,
      O => U0_I_VIO_U_STATUS_TDO_next
    );

end STRUCTURE;

-- synthesis translate_on
