<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Feb 26 21:05:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 26.315789 -name clk6 [get_nets sampled_modebutton]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 22.679ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i0  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i0 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 22.679ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              i1391_1_lut
Route         1   e 0.941                                  state_1__N_195[0]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 22.679ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i1 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 22.679ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              \statemachine/i1636_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_195[1]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 22.718ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i1  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.437ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.437ns data_path \statemachine/state_i1 to \statemachine/state_i1 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 22.718ns

 Path Details: \statemachine/state_i1 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i1 (from sampled_modebutton)
Route         7   e 1.559                                  SMstate[1]
LUT4        ---     0.493              B to Z              \statemachine/i1636_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_195[1]
                  --------
                    3.437  (27.3% logic, 72.7% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk5 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            943 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 11.448ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  14.707ns  (30.6% logic, 69.4% route), 10 logic levels.

 Constraint Details:

     14.707ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 11.448ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        42   e 2.113                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_rep_174
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10512
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i8093_4_lut_rep_142
Route        13   e 1.803                                  n10480
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i8067_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9948
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/mux_507_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_482
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_16_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_481
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7903_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9994
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7904
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_442
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_4_lut_adj_144
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n4_adj_1269
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4771_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_346[0]
                  --------
                   14.707  (30.6% logic, 69.4% route), 10 logic levels.


Passed:  The following path meets requirements by 11.464ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  14.691ns  (30.7% logic, 69.3% route), 10 logic levels.

 Constraint Details:

     14.691ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 11.464ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        32   e 2.097                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_rep_174
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10512
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i8093_4_lut_rep_142
Route        13   e 1.803                                  n10480
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i8067_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9948
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/mux_507_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_482
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_16_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_481
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7903_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9994
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7904
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_442
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_4_lut_adj_144
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n4_adj_1269
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4771_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_346[0]
                  --------
                   14.691  (30.7% logic, 69.3% route), 10 logic levels.


Passed:  The following path meets requirements by 11.548ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i25  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  14.607ns  (30.8% logic, 69.2% route), 10 logic levels.

 Constraint Details:

     14.607ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i25 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 11.548ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i25 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i25 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        24   e 1.896                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[8]
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_3_lut_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9832
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i8093_4_lut_rep_142
Route        13   e 1.803                                  n10480
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i8067_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9948
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/mux_507_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_482
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_16_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_481
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7903_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9994
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7904
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_442
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_4_lut_adj_144
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n4_adj_1269
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4771_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_346[0]
                  --------
                   14.607  (30.8% logic, 69.2% route), 10 logic levels.

Report: 14.867 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk4 [get_nets \POPtimers/piecounter/trigger]
            144 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 20.665ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \POPtimers/piecounter/count_i0_i1  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1P3IX    D              \POPtimers/piecounter/count_i0_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   5.490ns  (51.2% logic, 48.8% route), 9 logic levels.

 Constraint Details:

      5.490ns data_path \POPtimers/piecounter/count_i0_i1 to \POPtimers/piecounter/count_i0_i15 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 20.665ns

 Path Details: \POPtimers/piecounter/count_i0_i1 to \POPtimers/piecounter/count_i0_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i0_i1 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_29_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_501_3
Route         1   e 0.020                                  \POPtimers/piecounter/n9072
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_5
Route         1   e 0.020                                  \POPtimers/piecounter/n9073
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_7
Route         1   e 0.020                                  \POPtimers/piecounter/n9074
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_9
Route         1   e 0.020                                  \POPtimers/piecounter/n9075
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_11
Route         1   e 0.020                                  \POPtimers/piecounter/n9076
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_13
Route         1   e 0.020                                  \POPtimers/piecounter/n9077
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_15
Route         1   e 0.020                                  \POPtimers/piecounter/n9078
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_501_17
Route         1   e 0.941                                  \POPtimers/piecounter/n724
                  --------
                    5.490  (51.2% logic, 48.8% route), 9 logic levels.


Passed:  The following path meets requirements by 20.665ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \POPtimers/piecounter/count_i0_i1  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1P3IX    D              \POPtimers/piecounter/count_i0_i14  (to \POPtimers/piecounter/trigger +)

   Delay:                   5.490ns  (51.2% logic, 48.8% route), 9 logic levels.

 Constraint Details:

      5.490ns data_path \POPtimers/piecounter/count_i0_i1 to \POPtimers/piecounter/count_i0_i14 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 20.665ns

 Path Details: \POPtimers/piecounter/count_i0_i1 to \POPtimers/piecounter/count_i0_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i0_i1 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_29_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_501_3
Route         1   e 0.020                                  \POPtimers/piecounter/n9072
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_5
Route         1   e 0.020                                  \POPtimers/piecounter/n9073
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_7
Route         1   e 0.020                                  \POPtimers/piecounter/n9074
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_9
Route         1   e 0.020                                  \POPtimers/piecounter/n9075
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_11
Route         1   e 0.020                                  \POPtimers/piecounter/n9076
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_13
Route         1   e 0.020                                  \POPtimers/piecounter/n9077
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_15
Route         1   e 0.020                                  \POPtimers/piecounter/n9078
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_501_17
Route         1   e 0.941                                  \POPtimers/piecounter/n725
                  --------
                    5.490  (51.2% logic, 48.8% route), 9 logic levels.


Passed:  The following path meets requirements by 20.665ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \POPtimers/piecounter/count_i0_i0  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1P3IX    D              \POPtimers/piecounter/count_i0_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   5.490ns  (51.2% logic, 48.8% route), 9 logic levels.

 Constraint Details:

      5.490ns data_path \POPtimers/piecounter/count_i0_i0 to \POPtimers/piecounter/count_i0_i15 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 20.665ns

 Path Details: \POPtimers/piecounter/count_i0_i0 to \POPtimers/piecounter/count_i0_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i0_i0 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_31_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_501_3
Route         1   e 0.020                                  \POPtimers/piecounter/n9072
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_5
Route         1   e 0.020                                  \POPtimers/piecounter/n9073
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_7
Route         1   e 0.020                                  \POPtimers/piecounter/n9074
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_9
Route         1   e 0.020                                  \POPtimers/piecounter/n9075
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_11
Route         1   e 0.020                                  \POPtimers/piecounter/n9076
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_13
Route         1   e 0.020                                  \POPtimers/piecounter/n9077
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_501_15
Route         1   e 0.020                                  \POPtimers/piecounter/n9078
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_501_17
Route         1   e 0.941                                  \POPtimers/piecounter/n724
                  --------
                    5.490  (51.2% logic, 48.8% route), 9 logic levels.

Report: 5.650 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk3 [get_nets clk_debug]
            708 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 14.793ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg0_i0  (from clk_debug +)
   Destination:    FD1S3DX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2  (to clk_debug +)

   Delay:                  11.362ns  (29.9% logic, 70.1% route), 7 logic levels.

 Constraint Details:

     11.362ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg0_i0 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 14.793ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg0_i0 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg0_i0 (from clk_debug)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/reg0[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i11_3_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_det
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i3_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_932
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i375_2_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n518
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i7138_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9259
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i7802_2_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9891
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i29_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9480
                  --------
                   11.362  (29.9% logic, 70.1% route), 7 logic levels.


Passed:  The following path meets requirements by 14.793ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3BX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg2[0]_56  (from clk_debug +)
   Destination:    FD1S3DX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2  (to clk_debug +)

   Delay:                  11.362ns  (29.9% logic, 70.1% route), 7 logic levels.

 Constraint Details:

     11.362ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg2[0]_56 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 14.793ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg2[0]_56 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg2[0]_56 (from clk_debug)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/reg2[0]
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i11_3_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_det
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i3_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_932
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i375_2_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n518
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i7138_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9259
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i7802_2_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9891
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i29_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9480
                  --------
                   11.362  (29.9% logic, 70.1% route), 7 logic levels.


Passed:  The following path meets requirements by 15.050ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_out_reg_178  (from clk_debug +)
   Destination:    FD1S3DX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2  (to clk_debug +)

   Delay:                  11.105ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     11.105ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_out_reg_178 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 15.050ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_out_reg_178 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_out_reg_178 (from clk_debug)
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/te_out[0]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i11_3_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_det
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i3_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_932
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i375_2_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n518
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i7138_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9259
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i7802_2_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9891
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i29_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9480
                  --------
                   11.105  (30.6% logic, 69.4% route), 7 logic levels.

Report: 11.522 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk2 [get_nets clk_2M5]
            845 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 4.463ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i1  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_58  (to clk_2M5 +)

   Delay:                   8.535ns  (46.3% logic, 53.7% route), 12 logic levels.

 Constraint Details:

      8.535ns data_path \POPtimers/gatedcount_i1 to MW_output_58 meets
     13.158ns delay constraint less
      0.160ns L_S requirement (totaling 12.998ns) by 4.463ns

 Path Details: \POPtimers/gatedcount_i1 to MW_output_58

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i1 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_657_add_2_2
Route         1   e 0.020                                  \POPtimers/MW4/n9147
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_4
Route         1   e 0.020                                  \POPtimers/MW4/n9148
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_6
Route         1   e 0.020                                  \POPtimers/MW4/n9149
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_8
Route         1   e 0.020                                  \POPtimers/MW4/n9150
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_10
Route         1   e 0.020                                  \POPtimers/MW4/n9151
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_12
Route         1   e 0.020                                  \POPtimers/MW4/n9152
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_14
Route         1   e 0.020                                  \POPtimers/MW4/n9153
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_16
Route         1   e 0.020                                  \POPtimers/MW4/n9154
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_657_add_2_cout
Route         1   e 0.941                                  \POPtimers/n1221
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         1   e 0.941                                  MW
                  --------
                    8.535  (46.3% logic, 53.7% route), 12 logic levels.


Passed:  The following path meets requirements by 4.502ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_58  (to clk_2M5 +)

   Delay:                   8.496ns  (46.5% logic, 53.5% route), 12 logic levels.

 Constraint Details:

      8.496ns data_path \POPtimers/gatedcount_i0 to MW_output_58 meets
     13.158ns delay constraint less
      0.160ns L_S requirement (totaling 12.998ns) by 4.502ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_58

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         7   e 1.559                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_657_add_2_2
Route         1   e 0.020                                  \POPtimers/MW4/n9147
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_4
Route         1   e 0.020                                  \POPtimers/MW4/n9148
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_6
Route         1   e 0.020                                  \POPtimers/MW4/n9149
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_8
Route         1   e 0.020                                  \POPtimers/MW4/n9150
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_10
Route         1   e 0.020                                  \POPtimers/MW4/n9151
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_12
Route         1   e 0.020                                  \POPtimers/MW4/n9152
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_14
Route         1   e 0.020                                  \POPtimers/MW4/n9153
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_657_add_2_16
Route         1   e 0.020                                  \POPtimers/MW4/n9154
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_657_add_2_cout
Route         1   e 0.941                                  \POPtimers/n1221
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         1   e 0.941                                  MW
                  --------
                    8.496  (46.5% logic, 53.5% route), 12 logic levels.


Passed:  The following path meets requirements by 4.502ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_58  (to clk_2M5 +)

   Delay:                   8.496ns  (46.5% logic, 53.5% route), 12 logic levels.

 Constraint Details:

      8.496ns data_path \POPtimers/gatedcount_i0 to MW_output_58 meets
     13.158ns delay constraint less
      0.160ns L_S requirement (totaling 12.998ns) by 4.502ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_58

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         7   e 1.559                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_655_add_2_1
Route         1   e 0.020                                  \POPtimers/MW3/n9030
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_655_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n9031
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_655_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n9032
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_655_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n9033
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_655_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n9034
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_655_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n9035
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_655_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n9036
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_655_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n9037
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_655_add_2_17
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         1   e 0.941                                  MW
                  --------
                    8.496  (46.5% logic, 53.5% route), 12 logic levels.

Report: 8.695 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk1 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 26.315789 -name clk0 [get_nets \POPtimers/freepcounter/trigger]
            519 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 19.637ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/freepcounter/count_i4  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.518ns  (60.2% logic, 39.8% route), 9 logic levels.

 Constraint Details:

      6.518ns data_path \POPtimers/freepcounter/count_i4 to \POPtimers/freepcounter/count_i15 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 19.637ns

 Path Details: \POPtimers/freepcounter/count_i4 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i4 (from \POPtimers/freepcounter/trigger)
Route         6   e 1.515                                  \POPtimers/AdjustableFreePrecession[4]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_920_1505_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n9173
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_920_1505_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n9174
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_920_1505_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n3502
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_1647_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n9040
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1647_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n9041
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1647_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n9042
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1647_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n9043
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1647_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_153[15]
                  --------
                    6.518  (60.2% logic, 39.8% route), 9 logic levels.


Passed:  The following path meets requirements by 19.637ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/freepcounter/count_i4  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.518ns  (60.2% logic, 39.8% route), 9 logic levels.

 Constraint Details:

      6.518ns data_path \POPtimers/freepcounter/count_i4 to \POPtimers/freepcounter/count_i15 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 19.637ns

 Path Details: \POPtimers/freepcounter/count_i4 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i4 (from \POPtimers/freepcounter/trigger)
Route         6   e 1.515                                  \POPtimers/AdjustableFreePrecession[4]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_920_1505_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n9173
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_920_1505_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n9174
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_920_1505_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n9175
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_920_1505_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n9176
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_920_1505_add_1_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n9177
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_920_1505_add_1_13
Route         1   e 0.020                                  \POPtimers/freepcounter/n3495
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1647_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n9043
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1647_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_153[15]
                  --------
                    6.518  (60.2% logic, 39.8% route), 9 logic levels.


Passed:  The following path meets requirements by 19.637ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/freepcounter/count_i4  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.518ns  (60.2% logic, 39.8% route), 9 logic levels.

 Constraint Details:

      6.518ns data_path \POPtimers/freepcounter/count_i4 to \POPtimers/freepcounter/count_i15 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 19.637ns

 Path Details: \POPtimers/freepcounter/count_i4 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i4 (from \POPtimers/freepcounter/trigger)
Route         6   e 1.515                                  \POPtimers/AdjustableFreePrecession[4]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_920_1505_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n9173
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_920_1505_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n9174
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_920_1505_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n9175
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_920_1505_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n9176
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_920_1505_add_1_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n3497
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1647_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n9042
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1647_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n9043
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1647_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_153[15]
                  --------
                    6.518  (60.2% logic, 39.8% route), 9 logic levels.

Report: 6.678 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk6 [get_nets sampled_modebutton]      |    26.315 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk5 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |    26.315 ns|    14.867 ns|    10  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |    26.315 ns|     5.650 ns|     9  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk3 [get_nets clk_debug]               |    26.315 ns|    11.522 ns|     7  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk2 [get_nets clk_2M5]                 |    26.315 ns|    17.390 ns|    12  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk1 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk0 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |    26.315 ns|     6.678 ns|     9  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  6390 paths, 1102 nets, and 2841 connections (65.2% coverage)


Peak memory: 76132352 bytes, TRCE: 6287360 bytes, DLYMAN: 491520 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
