--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     9.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Skew:      -0.463ns (1.104 - 1.567)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y6.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X84Y3.G3       net (fanout=1)        0.742   ftop/clkN210/locked_d
    SLICE_X84Y3.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.195ns logic, 0.742ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y3.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X84Y3.BX       net (fanout=2)        0.433   ftop/clkN210/unlock2
    SLICE_X84Y3.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.833ns logic, 0.433ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y3.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X84Y3.BX       net (fanout=2)        0.346   ftop/clkN210/unlock2
    SLICE_X84Y3.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.579ns logic, 0.346ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.128ns (1.381 - 1.253)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y6.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X84Y3.G3       net (fanout=1)        0.593   ftop/clkN210/locked_d
    SLICE_X84Y3.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.869ns logic, 0.593ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X84Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X84Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X84Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X84Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X84Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X84Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X91Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X91Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X91Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X85Y65.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X85Y65.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X85Y65.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 280799 paths analyzed, 4760 endpoints analyzed, 1577 failing endpoints
 1577 timing errors detected. (1567 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  14.582ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.425ns (Levels of Logic = 15)
  Clock Path Skew:      -0.157ns (0.567 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X108Y99.G1     net (fanout=3)        1.148   ftop/gbe0/rxHdr_sV<74>
    SLICE_X108Y99.COUT   Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y55.F1     net (fanout=69)       1.126   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<20>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcp_dcpReqF/N116
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     14.425ns (6.516ns logic, 7.909ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.441ns (Levels of Logic = 15)
  Clock Path Skew:      -0.058ns (0.666 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X108Y99.G1     net (fanout=3)        1.148   ftop/gbe0/rxHdr_sV<74>
    SLICE_X108Y99.COUT   Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X103Y60.F2     net (fanout=69)       1.373   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X103Y60.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<77>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<77>_SW0
    SLICE_X103Y66.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N8
    SLICE_X103Y66.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<77>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77
    -------------------------------------------------  ---------------------------
    Total                                     14.441ns (6.477ns logic, 7.964ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.364ns (Levels of Logic = 15)
  Clock Path Skew:      -0.120ns (0.604 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X108Y99.G1     net (fanout=3)        1.148   ftop/gbe0/rxHdr_sV<74>
    SLICE_X108Y99.COUT   Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X99Y58.F2      net (fanout=69)       1.296   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X99Y58.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<12>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<12>_SW0
    SLICE_X98Y63.SR      net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N132
    SLICE_X98Y63.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     14.364ns (6.477ns logic, 7.887ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.380ns (Levels of Logic = 15)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X108Y99.G1     net (fanout=3)        1.148   ftop/gbe0/rxHdr_sV<74>
    SLICE_X108Y99.COUT   Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X102Y59.G4     net (fanout=7)        0.620   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X102Y59.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N6
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X104Y53.F2     net (fanout=69)       1.415   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X104Y53.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<58>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<58>_SW0
    SLICE_X105Y48.SR     net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpReqF/N50
    SLICE_X105Y48.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<58>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     14.380ns (6.570ns logic, 7.810ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_78 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.304ns (Levels of Logic = 14)
  Clock Path Skew:      -0.170ns (0.567 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_78 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<79>
                                                       ftop/gbe0/rxHdr_sV_78
    SLICE_X108Y100.G1    net (fanout=3)        1.255   ftop/gbe0/rxHdr_sV<78>
    SLICE_X108Y100.COUT  Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y55.F1     net (fanout=69)       1.126   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<20>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcp_dcpReqF/N116
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     14.304ns (6.288ns logic, 8.016ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.262ns (Levels of Logic = 16)
  Clock Path Skew:      -0.207ns (0.567 - 0.774)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_5 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y99.XQ     Tcko                  0.495   ftop/gbe0/macAddress<5>
                                                       ftop/gbe0/macAddress_5
    SLICE_X108Y98.F2     net (fanout=3)        0.924   ftop/gbe0/macAddress<5>
    SLICE_X108Y98.COUT   Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y55.F1     net (fanout=69)       1.126   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<20>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcp_dcpReqF/N116
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     14.262ns (6.577ns logic, 7.685ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.296ns (Levels of Logic = 16)
  Clock Path Skew:      -0.169ns (0.567 - 0.736)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y101.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X108Y98.F1     net (fanout=3)        0.929   ftop/gbe0/rxHdr_sV<68>
    SLICE_X108Y98.COUT   Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y55.F1     net (fanout=69)       1.126   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<20>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcp_dcpReqF/N116
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     14.296ns (6.606ns logic, 7.690ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_76 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.371ns (Levels of Logic = 15)
  Clock Path Skew:      -0.069ns (0.655 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X108Y99.G1     net (fanout=3)        1.148   ftop/gbe0/rxHdr_sV<74>
    SLICE_X108Y99.COUT   Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y62.F2     net (fanout=69)       1.018   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y62.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<76>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<76>_SW0
    SLICE_X109Y62.SR     net (fanout=1)        0.968   ftop/gbe0/dcp_dcp_dcpReqF/N10
    SLICE_X109Y62.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<76>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_76
    -------------------------------------------------  ---------------------------
    Total                                     14.371ns (6.516ns logic, 7.855ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_78 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.320ns (Levels of Logic = 14)
  Clock Path Skew:      -0.071ns (0.666 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_78 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<79>
                                                       ftop/gbe0/rxHdr_sV_78
    SLICE_X108Y100.G1    net (fanout=3)        1.255   ftop/gbe0/rxHdr_sV<78>
    SLICE_X108Y100.COUT  Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X103Y60.F2     net (fanout=69)       1.373   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X103Y60.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<77>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<77>_SW0
    SLICE_X103Y66.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N8
    SLICE_X103Y66.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<77>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77
    -------------------------------------------------  ---------------------------
    Total                                     14.320ns (6.249ns logic, 8.071ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.278ns (Levels of Logic = 16)
  Clock Path Skew:      -0.108ns (0.666 - 0.774)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_5 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y99.XQ     Tcko                  0.495   ftop/gbe0/macAddress<5>
                                                       ftop/gbe0/macAddress_5
    SLICE_X108Y98.F2     net (fanout=3)        0.924   ftop/gbe0/macAddress<5>
    SLICE_X108Y98.COUT   Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X103Y60.F2     net (fanout=69)       1.373   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X103Y60.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<77>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<77>_SW0
    SLICE_X103Y66.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N8
    SLICE_X103Y66.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<77>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77
    -------------------------------------------------  ---------------------------
    Total                                     14.278ns (6.538ns logic, 7.740ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.312ns (Levels of Logic = 16)
  Clock Path Skew:      -0.070ns (0.666 - 0.736)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y101.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X108Y98.F1     net (fanout=3)        0.929   ftop/gbe0/rxHdr_sV<68>
    SLICE_X108Y98.COUT   Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X103Y60.F2     net (fanout=69)       1.373   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X103Y60.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<77>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<77>_SW0
    SLICE_X103Y66.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N8
    SLICE_X103Y66.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<77>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_77
    -------------------------------------------------  ---------------------------
    Total                                     14.312ns (6.567ns logic, 7.745ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_78 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.243ns (Levels of Logic = 14)
  Clock Path Skew:      -0.133ns (0.604 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_78 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<79>
                                                       ftop/gbe0/rxHdr_sV_78
    SLICE_X108Y100.G1    net (fanout=3)        1.255   ftop/gbe0/rxHdr_sV<78>
    SLICE_X108Y100.COUT  Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X99Y58.F2      net (fanout=69)       1.296   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X99Y58.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<12>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<12>_SW0
    SLICE_X98Y63.SR      net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N132
    SLICE_X98Y63.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     14.243ns (6.249ns logic, 7.994ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.201ns (Levels of Logic = 16)
  Clock Path Skew:      -0.170ns (0.604 - 0.774)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_5 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y99.XQ     Tcko                  0.495   ftop/gbe0/macAddress<5>
                                                       ftop/gbe0/macAddress_5
    SLICE_X108Y98.F2     net (fanout=3)        0.924   ftop/gbe0/macAddress<5>
    SLICE_X108Y98.COUT   Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X99Y58.F2      net (fanout=69)       1.296   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X99Y58.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<12>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<12>_SW0
    SLICE_X98Y63.SR      net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N132
    SLICE_X98Y63.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     14.201ns (6.538ns logic, 7.663ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_78 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.259ns (Levels of Logic = 14)
  Clock Path Skew:      -0.112ns (0.625 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_78 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<79>
                                                       ftop/gbe0/rxHdr_sV_78
    SLICE_X108Y100.G1    net (fanout=3)        1.255   ftop/gbe0/rxHdr_sV<78>
    SLICE_X108Y100.COUT  Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X102Y59.G4     net (fanout=7)        0.620   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X102Y59.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N6
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X104Y53.F2     net (fanout=69)       1.415   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X104Y53.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<58>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<58>_SW0
    SLICE_X105Y48.SR     net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpReqF/N50
    SLICE_X105Y48.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<58>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     14.259ns (6.342ns logic, 7.917ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.235ns (Levels of Logic = 16)
  Clock Path Skew:      -0.132ns (0.604 - 0.736)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y101.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X108Y98.F1     net (fanout=3)        0.929   ftop/gbe0/rxHdr_sV<68>
    SLICE_X108Y98.COUT   Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X99Y58.F2      net (fanout=69)       1.296   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X99Y58.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<12>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<12>_SW0
    SLICE_X98Y63.SR      net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N132
    SLICE_X98Y63.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     14.235ns (6.567ns logic, 7.668ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.217ns (Levels of Logic = 16)
  Clock Path Skew:      -0.149ns (0.625 - 0.774)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_5 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y99.XQ     Tcko                  0.495   ftop/gbe0/macAddress<5>
                                                       ftop/gbe0/macAddress_5
    SLICE_X108Y98.F2     net (fanout=3)        0.924   ftop/gbe0/macAddress<5>
    SLICE_X108Y98.COUT   Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X102Y59.G4     net (fanout=7)        0.620   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X102Y59.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N6
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X104Y53.F2     net (fanout=69)       1.415   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X104Y53.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<58>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<58>_SW0
    SLICE_X105Y48.SR     net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpReqF/N50
    SLICE_X105Y48.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<58>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     14.217ns (6.631ns logic, 7.586ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.207ns (Levels of Logic = 17)
  Clock Path Skew:      -0.157ns (0.567 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X108Y97.G2     net (fanout=3)        0.690   ftop/gbe0/rxHdr_sV<66>
    SLICE_X108Y97.COUT   Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X108Y98.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X108Y98.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y55.F1     net (fanout=69)       1.126   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<20>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcp_dcpReqF/N116
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     14.207ns (6.756ns logic, 7.451ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.251ns (Levels of Logic = 16)
  Clock Path Skew:      -0.111ns (0.625 - 0.736)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y101.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X108Y98.F1     net (fanout=3)        0.929   ftop/gbe0/rxHdr_sV<68>
    SLICE_X108Y98.COUT   Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X102Y59.G4     net (fanout=7)        0.620   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X102Y59.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N6
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X104Y53.F2     net (fanout=69)       1.415   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X104Y53.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<58>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<58>_SW0
    SLICE_X105Y48.SR     net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpReqF/N50
    SLICE_X105Y48.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<58>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     14.251ns (6.660ns logic, 7.591ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.197ns (Levels of Logic = 17)
  Clock Path Skew:      -0.157ns (0.567 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.XQ     Tcko                  0.495   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X108Y97.G1     net (fanout=3)        0.709   ftop/gbe0/rxHdr_sV<67>
    SLICE_X108Y97.COUT   Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X108Y98.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X108Y98.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X108Y99.COUT   Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y55.F1     net (fanout=69)       1.126   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<20>_SW0
    SLICE_X100Y54.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcp_dcpReqF/N116
    SLICE_X100Y54.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     14.197ns (6.727ns logic, 7.470ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.233ns (Levels of Logic = 15)
  Clock Path Skew:      -0.109ns (0.615 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X108Y99.G1     net (fanout=3)        1.148   ftop/gbe0/rxHdr_sV<74>
    SLICE_X108Y99.COUT   Topcyg                1.127   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X108Y100.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X108Y101.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X108Y102.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X108Y103.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X108Y104.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X108Y105.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X108Y106.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X108Y107.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X108Y108.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.G2     net (fanout=3)        1.264   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y96.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y78.G1     net (fanout=3)        1.590   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y64.G2     net (fanout=2)        0.832   ftop/gbe0/N74
    SLICE_X102Y64.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X105Y59.F3     net (fanout=7)        1.035   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X105Y59.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y46.F1     net (fanout=69)       1.302   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y46.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<56>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<56>_SW0
    SLICE_X101Y46.SR     net (fanout=1)        0.546   ftop/gbe0/dcp_dcp_dcpReqF/N54
    SLICE_X101Y46.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<56>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_56
    -------------------------------------------------  ---------------------------
    Total                                     14.233ns (6.516ns logic, 7.717ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.680ns (Levels of Logic = 0)
  Clock Path Skew:      6.225ns (6.948 - 0.723)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y162.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X99Y173.BX     net (fanout=1)        0.468   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X99Y173.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (1.212ns logic, 0.468ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.680ns (Levels of Logic = 0)
  Clock Path Skew:      6.219ns (6.937 - 0.718)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y160.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X99Y174.BX     net (fanout=1)        0.468   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X99Y174.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (1.212ns logic, 0.468ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 0)
  Clock Path Skew:      6.151ns (6.880 - 0.729)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y161.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X100Y164.BX    net (fanout=1)        0.423   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X100Y164.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (1.252ns logic, 0.423ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.743ns (Levels of Logic = 0)
  Clock Path Skew:      6.132ns (6.861 - 0.729)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y160.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y164.BY     net (fanout=1)        0.456   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y164.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (1.287ns logic, 0.456ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.885ns (Levels of Logic = 0)
  Clock Path Skew:      6.221ns (6.957 - 0.736)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y162.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X98Y171.BX     net (fanout=1)        0.633   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X98Y171.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (1.252ns logic, 0.633ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.257ns (Levels of Logic = 0)
  Clock Path Skew:      6.227ns (6.937 - 0.710)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y158.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X99Y174.BY     net (fanout=1)        0.985   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X99Y174.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (1.272ns logic, 0.985ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.967ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.179ns (Levels of Logic = 0)
  Clock Path Skew:      6.146ns (6.861 - 0.715)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y159.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y164.BX     net (fanout=1)        3.927   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y164.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.179ns (1.252ns logic, 3.927ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.306ns (Levels of Logic = 0)
  Clock Path Skew:      6.247ns (6.957 - 0.710)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y159.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X98Y171.BY     net (fanout=1)        4.019   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X98Y171.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (1.287ns logic, 4.019ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 0)
  Clock Path Skew:      6.230ns (6.948 - 0.718)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y161.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X99Y173.BY     net (fanout=1)        4.035   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X99Y173.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.272ns logic, 4.035ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.270ns (Levels of Logic = 0)
  Clock Path Skew:      6.144ns (6.880 - 0.736)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y163.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X100Y164.BY    net (fanout=1)        3.983   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X100Y164.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (1.287ns logic, 3.983ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.031 - 0.019)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y58.XQ      Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X96Y60.BX      net (fanout=2)        0.330   ftop/gbe0/rxDCPMesg<25>
    SLICE_X96Y60.CLK     Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.265ns logic, 0.330ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.129 - 0.102)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y45.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X96Y43.BY      net (fanout=2)        0.295   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X96Y43.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.347ns logic, 0.295ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.129 - 0.102)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y45.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X96Y43.BY      net (fanout=2)        0.295   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X96Y43.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.348ns logic, 0.295ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.035 - 0.055)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y50.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44
    SLICE_X96Y53.BY      net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<44>
    SLICE_X96Y53.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<44>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.289ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.642ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.035 - 0.055)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y50.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44
    SLICE_X96Y53.BY      net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<44>
    SLICE_X96Y53.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<44>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.290ns logic, 0.332ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.026 - 0.016)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y59.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    SLICE_X94Y61.BY      net (fanout=2)        0.364   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
    SLICE_X94Y61.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<12>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.289ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.026 - 0.016)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y59.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    SLICE_X94Y61.BY      net (fanout=2)        0.364   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
    SLICE_X94Y61.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<12>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.290ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.420 - 0.314)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y168.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X99Y169.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X99Y169.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.031 - 0.019)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y58.YQ      Tcko                  0.477   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X96Y60.BY      net (fanout=2)        0.332   ftop/gbe0/rxDCPMesg<24>
    SLICE_X96Y60.CLK     Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.347ns logic, 0.332ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.366 - 0.359)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y45.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33
    SLICE_X92Y46.BY      net (fanout=2)        0.334   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
    SLICE_X92Y46.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<33>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.347ns logic, 0.334ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X96Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X96Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X108Y143.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X108Y143.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X90Y91.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X90Y91.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y167.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y167.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X100Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X100Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X100Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X100Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.908ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.398 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y57.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X110Y56.G3     net (fanout=3)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y56.F2     net (fanout=34)       1.207   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y56.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd_EN1
    SLICE_X113Y56.CE     net (fanout=1)        0.963   ftop/gbe0/gmac/rxRS_crcEnd_EN
    SLICE_X113Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (3.074ns logic, 3.801ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.398 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y69.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y56.G2     net (fanout=20)       0.959   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y56.F2     net (fanout=34)       1.207   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y56.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd_EN1
    SLICE_X113Y56.CE     net (fanout=1)        0.963   ftop/gbe0/gmac/rxRS_crcEnd_EN
    SLICE_X113Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (3.146ns logic, 3.665ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.458 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y57.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X110Y56.G3     net (fanout=3)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y42.G1     net (fanout=34)       2.201   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y42.CLK    Tgck                  0.671   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (3.028ns logic, 3.832ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.458 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y69.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y56.G2     net (fanout=20)       0.959   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y42.G1     net (fanout=34)       2.201   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y42.CLK    Tgck                  0.671   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (3.100ns logic, 3.696ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.398 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y56.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y55.F3     net (fanout=3)        0.619   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y56.F2     net (fanout=34)       1.207   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y56.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd_EN1
    SLICE_X113Y56.CE     net (fanout=1)        0.963   ftop/gbe0/gmac/rxRS_crcEnd_EN
    SLICE_X113Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (3.030ns logic, 3.706ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.398 - 0.438)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y58.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y55.F2     net (fanout=3)        0.552   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y56.F2     net (fanout=34)       1.207   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y56.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd_EN1
    SLICE_X113Y56.CE     net (fanout=1)        0.963   ftop/gbe0/gmac/rxRS_crcEnd_EN
    SLICE_X113Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (3.059ns logic, 3.639ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.458 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y56.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y55.F3     net (fanout=3)        0.619   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y42.G1     net (fanout=34)       2.201   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y42.CLK    Tgck                  0.671   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (2.984ns logic, 3.737ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.458 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y57.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X110Y56.G3     net (fanout=3)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y43.F4     net (fanout=34)       2.103   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y43.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.959ns logic, 3.734ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.458 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y57.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X110Y56.G3     net (fanout=3)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y43.G4     net (fanout=34)       2.104   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y43.CLK    Tgck                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<4>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.958ns logic, 3.735ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.458 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y57.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X110Y56.G3     net (fanout=3)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y42.F4     net (fanout=34)       2.103   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y42.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.959ns logic, 3.734ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (0.458 - 0.438)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y58.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y55.F2     net (fanout=3)        0.552   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y42.G1     net (fanout=34)       2.201   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y42.CLK    Tgck                  0.671   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (3.013ns logic, 3.670ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.458 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y69.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y56.G2     net (fanout=20)       0.959   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y43.F4     net (fanout=34)       2.103   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y43.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (3.031ns logic, 3.598ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.458 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y69.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y56.G2     net (fanout=20)       0.959   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y42.F4     net (fanout=34)       2.103   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y42.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (3.031ns logic, 3.598ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.458 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y69.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y56.G2     net (fanout=20)       0.959   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y56.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X110Y56.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y43.G4     net (fanout=34)       2.104   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y43.CLK    Tgck                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<4>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (3.030ns logic, 3.599ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.398 - 0.441)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y54.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X110Y55.F1     net (fanout=3)        0.456   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y56.F2     net (fanout=34)       1.207   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y56.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd_EN1
    SLICE_X113Y56.CE     net (fanout=1)        0.963   ftop/gbe0/gmac/rxRS_crcEnd_EN
    SLICE_X113Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.573ns (3.030ns logic, 3.543ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.398 - 0.441)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y54.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y55.F4     net (fanout=3)        0.413   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y56.F2     net (fanout=34)       1.207   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y56.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd_EN1
    SLICE_X113Y56.CE     net (fanout=1)        0.963   ftop/gbe0/gmac/rxRS_crcEnd_EN
    SLICE_X113Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (3.059ns logic, 3.500ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.648 - 0.736)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y73.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y55.F1     net (fanout=5)        1.933   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X111Y55.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y65.G2     net (fanout=14)       1.235   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y65.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y65.F2     net (fanout=2)        0.108   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y65.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X112Y56.CE     net (fanout=1)        0.699   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X112Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (2.491ns logic, 3.975ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.458 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y56.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y55.F3     net (fanout=3)        0.619   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y43.F4     net (fanout=34)       2.103   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y43.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (2.915ns logic, 3.639ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.458 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y56.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y55.F3     net (fanout=3)        0.619   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y42.F4     net (fanout=34)       2.103   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y42.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (2.915ns logic, 3.639ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.458 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y56.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X110Y55.F3     net (fanout=3)        0.619   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y55.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.F1     net (fanout=1)        0.416   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y56.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y54.G1     net (fanout=4)        0.501   ftop/gbe0/gmac/N31
    SLICE_X110Y54.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y43.G4     net (fanout=34)       2.104   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y43.CLK    Tgck                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<4>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (2.914ns logic, 3.640ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.508 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/rxRS_rxPipe_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y49.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    SLICE_X109Y48.BX     net (fanout=8)        0.357   ftop/gbe0/gmac/rxRS_rxPipe<29>
    SLICE_X109Y48.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.479ns logic, 0.357ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.055 - 0.047)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y45.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X107Y44.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X107Y44.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.105 - 0.090)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y46.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X109Y46.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X109Y46.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.016 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y50.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X106Y52.G3     net (fanout=13)       0.359   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X106Y52.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.418ns logic, 0.359ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.016 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y50.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X106Y52.G3     net (fanout=13)       0.359   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X106Y52.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.418ns logic, 0.359ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.016 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y50.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X106Y53.G3     net (fanout=13)       0.359   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X106Y53.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.418ns logic, 0.359ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.016 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y50.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X106Y53.G3     net (fanout=13)       0.359   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X106Y53.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.418ns logic, 0.359ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.047 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y53.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X110Y50.BX     net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X110Y50.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.498ns logic, 0.313ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y63.G2     net (fanout=13)       0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y63.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.395ns logic, 0.396ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y63.G2     net (fanout=13)       0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y63.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.395ns logic, 0.396ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y62.G2     net (fanout=13)       0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y62.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.395ns logic, 0.396ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y62.G2     net (fanout=13)       0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y62.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.395ns logic, 0.396ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.055 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_27 to ftop/gbe0/gmac/rxRS_rxPipe_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y46.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    SLICE_X107Y45.BX     net (fanout=8)        0.351   ftop/gbe0/gmac/rxRS_rxPipe<27>
    SLICE_X107Y45.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.458ns logic, 0.351ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.087 - 0.074)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y48.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X108Y49.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X108Y49.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y63.G1     net (fanout=10)       0.392   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y63.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.418ns logic, 0.392ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y63.G1     net (fanout=10)       0.392   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y63.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.418ns logic, 0.392ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y62.G1     net (fanout=10)       0.392   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y62.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.418ns logic, 0.392ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y62.G1     net (fanout=10)       0.392   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y62.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.418ns logic, 0.392ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.433 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y50.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y55.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y55.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.418ns logic, 0.462ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.433 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y50.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y55.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y55.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.418ns logic, 0.462ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y69.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y69.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X106Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X106Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X104Y48.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X104Y48.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X104Y48.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X104Y48.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y51.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y51.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X109Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X109Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X109Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X109Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 116213362 paths analyzed, 55477 endpoints analyzed, 6849 failing endpoints
 6849 timing errors detected. (6849 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.864ns.
--------------------------------------------------------------------------------
Slack (setup path):     -12.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.490ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.490ns (10.916ns logic, 13.574ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.451ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.F4     net (fanout=2)        0.510   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.451ns (10.916ns logic, 13.535ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.342ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.G1     net (fanout=9)        1.124   ftop/edp0/Sh4577
    SLICE_X79Y121.Y      Tilo                  0.561   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW3
    SLICE_X80Y123.G2     net (fanout=2)        0.398   ftop/edp0/N2321
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.342ns (10.915ns logic, 13.427ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.334ns (Levels of Logic = 15)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X68Y159.G4     net (fanout=9)        1.137   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X68Y159.Y      Tilo                  0.616   ftop/edp0/x__h52175<86>
                                                       ftop/edp0/x__h52175_and0006<0>11
    SLICE_X70Y159.F2     net (fanout=15)       0.677   ftop/edp0/N149
    SLICE_X70Y159.X      Tilo                  0.601   ftop/edp0/x__h52175<83>
                                                       ftop/edp0/x__h52175_and0007<3>
    SLICE_X73Y160.F4     net (fanout=4)        1.005   ftop/edp0/x__h52175<83>
    SLICE_X73Y160.X      Tif5x                 0.791   ftop/edp0/Sh3285
                                                       ftop/edp0/Sh3285_G
                                                       ftop/edp0/Sh3285
    SLICE_X76Y152.F2     net (fanout=4)        1.533   ftop/edp0/Sh3285
    SLICE_X76Y152.X      Tif5x                 0.853   ftop/edp0/Sh3937
                                                       ftop/edp0/Sh393728_G
                                                       ftop/edp0/Sh393728
    SLICE_X76Y133.G2     net (fanout=4)        1.613   ftop/edp0/Sh3937
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_F
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.334ns (10.355ns logic, 13.979ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.326ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y144.XQ     Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X48Y144.G2     net (fanout=4)        0.408   ftop/edp0/dpControl<3>
    SLICE_X48Y144.Y      Tilo                  0.616   ftop/edp0/N125
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X48Y144.F2     net (fanout=1)        0.282   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1/O
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.326ns (10.944ns logic, 13.382ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.306ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.G1     net (fanout=9)        1.124   ftop/edp0/Sh4577
    SLICE_X79Y121.Y      Tilo                  0.561   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW3
    SLICE_X80Y123.F2     net (fanout=2)        0.362   ftop/edp0/N2321
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.306ns (10.915ns logic, 13.391ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.301ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y144.YQ     Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X48Y144.G3     net (fanout=4)        0.354   ftop/edp0/dpControl<2>
    SLICE_X48Y144.Y      Tilo                  0.616   ftop/edp0/N125
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X48Y144.F2     net (fanout=1)        0.282   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1/O
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.301ns (10.973ns logic, 13.328ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.295ns (Levels of Logic = 15)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X68Y159.G4     net (fanout=9)        1.137   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X68Y159.Y      Tilo                  0.616   ftop/edp0/x__h52175<86>
                                                       ftop/edp0/x__h52175_and0006<0>11
    SLICE_X70Y159.F2     net (fanout=15)       0.677   ftop/edp0/N149
    SLICE_X70Y159.X      Tilo                  0.601   ftop/edp0/x__h52175<83>
                                                       ftop/edp0/x__h52175_and0007<3>
    SLICE_X73Y160.F4     net (fanout=4)        1.005   ftop/edp0/x__h52175<83>
    SLICE_X73Y160.X      Tif5x                 0.791   ftop/edp0/Sh3285
                                                       ftop/edp0/Sh3285_G
                                                       ftop/edp0/Sh3285
    SLICE_X76Y152.F2     net (fanout=4)        1.533   ftop/edp0/Sh3285
    SLICE_X76Y152.X      Tif5x                 0.853   ftop/edp0/Sh3937
                                                       ftop/edp0/Sh393728_G
                                                       ftop/edp0/Sh393728
    SLICE_X76Y133.G2     net (fanout=4)        1.613   ftop/edp0/Sh3937
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_F
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.F4     net (fanout=2)        0.510   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.295ns (10.355ns logic, 13.940ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.287ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y144.XQ     Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X48Y144.G2     net (fanout=4)        0.408   ftop/edp0/dpControl<3>
    SLICE_X48Y144.Y      Tilo                  0.616   ftop/edp0/N125
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X48Y144.F2     net (fanout=1)        0.282   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1/O
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.F4     net (fanout=2)        0.510   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.287ns (10.944ns logic, 13.343ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.266ns (Levels of Logic = 16)
  Clock Path Skew:      -0.394ns (0.649 - 1.043)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y142.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X49Y143.F3     net (fanout=1)        0.318   ftop/edp0/dpControl_0_1
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.266ns (10.991ns logic, 13.275ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_482 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.255ns (Levels of Logic = 17)
  Clock Path Skew:      -0.396ns (0.627 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_482
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X62Y146.G2     net (fanout=3)        0.118   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X62Y146.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>_SW0
    SLICE_X62Y146.F1     net (fanout=3)        0.392   ftop/edp0/N1264
    SLICE_X62Y146.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
    SLICE_X62Y148.G1     net (fanout=13)       0.701   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
    SLICE_X62Y148.Y      Tilo                  0.616   ftop/edp0/x__h52175_and0011<5>18
                                                       ftop/edp0/x__h52175_and0010<1>51
    SLICE_X54Y138.G3     net (fanout=43)       1.648   ftop/edp0/N182
    SLICE_X54Y138.Y      Tilo                  0.616   ftop/edp0/x__h52175<26>
                                                       ftop/edp0/x__h52175_and0013<6>15_SW0
    SLICE_X54Y138.F2     net (fanout=1)        0.315   ftop/edp0/x__h52175_and0013<6>15_SW0/O
    SLICE_X54Y138.X      Tilo                  0.601   ftop/edp0/x__h52175<26>
                                                       ftop/edp0/x__h52175_and0013<6>18
    SLICE_X60Y136.G1     net (fanout=4)        0.665   ftop/edp0/x__h52175<26>
    SLICE_X60Y136.X      Tif5x                 0.853   ftop/edp0/Sh3226
                                                       ftop/edp0/Sh3226_F
                                                       ftop/edp0/Sh3226
    SLICE_X64Y136.F1     net (fanout=4)        0.881   ftop/edp0/Sh3226
    SLICE_X64Y136.X      Tif5x                 0.853   ftop/edp0/Sh3874
                                                       ftop/edp0/Sh387428_G
                                                       ftop/edp0/Sh387428
    SLICE_X71Y133.F3     net (fanout=4)        1.478   ftop/edp0/Sh3874
    SLICE_X71Y133.X      Tilo                  0.562   ftop/edp0/N1144
                                                       ftop/edp0/Sh4514_SW0
    SLICE_X75Y120.G1     net (fanout=1)        1.006   ftop/edp0/N1144
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/edp0/N628
                                                       ftop/edp0/Sh4514
    SLICE_X75Y120.F3     net (fanout=8)        0.049   ftop/edp0/Sh4514
    SLICE_X75Y120.X      Tilo                  0.562   ftop/edp0/N628
                                                       ftop/edp0/Sh5346_SW0
    SLICE_X92Y123.G1     net (fanout=2)        1.329   ftop/edp0/N628
    SLICE_X92Y123.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<482>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6831<2>_SW0
    SLICE_X92Y123.F1     net (fanout=1)        0.610   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6831<2>_SW0/O
    SLICE_X92Y123.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<482>
                                                       ftop/edp0/edp_dgdpTx_vec_482_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_482
    -------------------------------------------------  ---------------------------
    Total                                     24.255ns (11.175ns logic, 13.080ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_7 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.243ns (Levels of Logic = 16)
  Clock Path Skew:      -0.394ns (0.649 - 1.043)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_7 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y142.XQ     Tcko                  0.495   ftop/edp0/dpControl<7>
                                                       ftop/edp0/dpControl_7
    SLICE_X49Y143.F1     net (fanout=2)        0.396   ftop/edp0/dpControl<7>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.243ns (10.890ns logic, 13.353ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.262ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y144.YQ     Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X48Y144.G3     net (fanout=4)        0.354   ftop/edp0/dpControl<2>
    SLICE_X48Y144.Y      Tilo                  0.616   ftop/edp0/N125
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X48Y144.F2     net (fanout=1)        0.282   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1/O
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.F4     net (fanout=2)        0.510   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.262ns (10.973ns logic, 13.289ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.227ns (Levels of Logic = 16)
  Clock Path Skew:      -0.394ns (0.649 - 1.043)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y142.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X49Y143.F3     net (fanout=1)        0.318   ftop/edp0/dpControl_0_1
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.F4     net (fanout=2)        0.510   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.227ns (10.991ns logic, 13.236ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.329ns (Levels of Logic = 16)
  Clock Path Skew:      -0.285ns (0.506 - 0.791)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y156.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X61Y157.G1     net (fanout=4)        0.431   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X61Y157.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_and00001
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_and0000_SW0
    SLICE_X61Y157.F2     net (fanout=2)        0.544   ftop/edp0/N1240
    SLICE_X61Y157.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_and00001
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_and0000_1
    SLICE_X60Y147.G3     net (fanout=3)        1.118   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_and00001
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.329ns (10.951ns logic, 13.378ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_162 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.181ns (Levels of Logic = 17)
  Clock Path Skew:      -0.433ns (0.590 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_162
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X62Y146.G2     net (fanout=3)        0.118   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X62Y146.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>_SW0
    SLICE_X62Y146.F1     net (fanout=3)        0.392   ftop/edp0/N1264
    SLICE_X62Y146.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
    SLICE_X62Y148.G1     net (fanout=13)       0.701   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
    SLICE_X62Y148.Y      Tilo                  0.616   ftop/edp0/x__h52175_and0011<5>18
                                                       ftop/edp0/x__h52175_and0010<1>51
    SLICE_X54Y138.G3     net (fanout=43)       1.648   ftop/edp0/N182
    SLICE_X54Y138.Y      Tilo                  0.616   ftop/edp0/x__h52175<26>
                                                       ftop/edp0/x__h52175_and0013<6>15_SW0
    SLICE_X54Y138.F2     net (fanout=1)        0.315   ftop/edp0/x__h52175_and0013<6>15_SW0/O
    SLICE_X54Y138.X      Tilo                  0.601   ftop/edp0/x__h52175<26>
                                                       ftop/edp0/x__h52175_and0013<6>18
    SLICE_X60Y136.G1     net (fanout=4)        0.665   ftop/edp0/x__h52175<26>
    SLICE_X60Y136.X      Tif5x                 0.853   ftop/edp0/Sh3226
                                                       ftop/edp0/Sh3226_F
                                                       ftop/edp0/Sh3226
    SLICE_X64Y136.F1     net (fanout=4)        0.881   ftop/edp0/Sh3226
    SLICE_X64Y136.X      Tif5x                 0.853   ftop/edp0/Sh3874
                                                       ftop/edp0/Sh387428_G
                                                       ftop/edp0/Sh387428
    SLICE_X71Y133.F3     net (fanout=4)        1.478   ftop/edp0/Sh3874
    SLICE_X71Y133.X      Tilo                  0.562   ftop/edp0/N1144
                                                       ftop/edp0/Sh4514_SW0
    SLICE_X75Y120.G1     net (fanout=1)        1.006   ftop/edp0/N1144
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/edp0/N628
                                                       ftop/edp0/Sh4514
    SLICE_X80Y113.G1     net (fanout=8)        1.242   ftop/edp0/Sh4514
    SLICE_X80Y113.Y      Tilo                  0.616   ftop/edp0/N832
                                                       ftop/edp0/Sh5282_SW0
    SLICE_X80Y113.F4     net (fanout=1)        0.293   ftop/edp0/Sh5282_SW0/O
    SLICE_X80Y113.X      Tilo                  0.601   ftop/edp0/N832
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6862<2>_SW0
    SLICE_X82Y113.G2     net (fanout=1)        0.325   ftop/edp0/N832
    SLICE_X82Y113.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<163>
                                                       ftop/edp0/edp_dgdpTx_vec_162_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_162
    -------------------------------------------------  ---------------------------
    Total                                     24.181ns (11.229ns logic, 12.952ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.231ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X62Y146.G2     net (fanout=3)        0.118   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X62Y146.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>_SW0
    SLICE_X62Y146.F1     net (fanout=3)        0.392   ftop/edp0/N1264
    SLICE_X62Y146.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
    SLICE_X63Y149.G2     net (fanout=13)       0.414   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.231ns (10.970ns logic, 13.261ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_7 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.204ns (Levels of Logic = 16)
  Clock Path Skew:      -0.394ns (0.649 - 1.043)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_7 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y142.XQ     Tcko                  0.495   ftop/edp0/dpControl<7>
                                                       ftop/edp0/dpControl_7
    SLICE_X49Y143.F1     net (fanout=2)        0.396   ftop/edp0/dpControl<7>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.F4     net (fanout=2)        0.510   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.204ns (10.890ns logic, 13.314ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.199ns (Levels of Logic = 16)
  Clock Path Skew:      -0.394ns (0.649 - 1.043)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_6 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y142.YQ     Tcko                  0.524   ftop/edp0/dpControl<7>
                                                       ftop/edp0/dpControl_6
    SLICE_X49Y143.F4     net (fanout=2)        0.323   ftop/edp0/dpControl<6>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X63Y146.F3     net (fanout=3)        0.052   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X63Y146.X      Tilo                  0.562   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/x__h52175_and0010<1>11_1
    SLICE_X62Y149.F2     net (fanout=2)        0.725   ftop/edp0/x__h52175_and0010<1>11
    SLICE_X62Y149.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1_1
    SLICE_X63Y149.G1     net (fanout=9)        0.460   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<4>1
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/edp0/N1733
                                                       ftop/edp0/x__h52175_and0010<1>41_2
    SLICE_X64Y154.G1     net (fanout=28)       1.010   ftop/edp0/x__h52175_and0010<1>41_1
    SLICE_X64Y154.Y      Tilo                  0.616   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>_SW0_SW0
    SLICE_X64Y154.F1     net (fanout=1)        0.610   ftop/edp0/x__h52175_and0009<5>_SW0_SW0/O
    SLICE_X64Y154.X      Tilo                  0.601   ftop/edp0/x__h52175<65>
                                                       ftop/edp0/x__h52175_and0009<5>
    SLICE_X66Y150.G1     net (fanout=4)        0.619   ftop/edp0/x__h52175<65>
    SLICE_X66Y150.X      Tif5x                 0.853   ftop/edp0/Sh3265
                                                       ftop/edp0/Sh3265_F
                                                       ftop/edp0/Sh3265
    SLICE_X67Y144.G1     net (fanout=4)        0.914   ftop/edp0/Sh3265
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_F
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.199ns (10.919ns logic, 13.280ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_417 (FF)
  Requirement:          12.000ns
  Data Path Delay:      24.202ns (Levels of Logic = 16)
  Clock Path Skew:      -0.374ns (0.649 - 1.023)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_5 to ftop/edp0/edp_dgdpTx_vec_417
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y145.XQ     Tcko                  0.521   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_5
    SLICE_X49Y143.F2     net (fanout=2)        0.617   ftop/edp0/dpControl<5>
    SLICE_X49Y143.X      Tilo                  0.562   ftop/edp0/N1889
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_SW0_SW0
    SLICE_X48Y144.F3     net (fanout=1)        0.265   ftop/edp0/N1889
    SLICE_X48Y144.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X60Y147.G1     net (fanout=15)       1.407   ftop/edp0/N125
    SLICE_X60Y147.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_2
    SLICE_X60Y147.F1     net (fanout=12)       0.397   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X60Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2_1
    SLICE_X63Y146.G1     net (fanout=3)        1.202   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X63Y146.Y      Tilo                  0.561   ftop/edp0/x__h52175_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X62Y146.G2     net (fanout=3)        0.118   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X62Y146.Y      Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>_SW0
    SLICE_X62Y146.F1     net (fanout=3)        0.392   ftop/edp0/N1264
    SLICE_X62Y146.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
    SLICE_X62Y148.G1     net (fanout=13)       0.701   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d5523<3>
    SLICE_X62Y148.Y      Tilo                  0.616   ftop/edp0/x__h52175_and0011<5>18
                                                       ftop/edp0/x__h52175_and0010<1>51
    SLICE_X57Y153.G1     net (fanout=43)       1.069   ftop/edp0/N182
    SLICE_X57Y153.Y      Tilo                  0.561   ftop/edp0/x__h52175<57>
                                                       ftop/edp0/x__h52175_and0010<7>18
    SLICE_X57Y153.F4     net (fanout=1)        0.022   ftop/edp0/x__h52175_and0010<7>18/O
    SLICE_X57Y153.X      Tilo                  0.562   ftop/edp0/x__h52175<57>
                                                       ftop/edp0/x__h52175_and0010<7>21
    SLICE_X65Y141.G4     net (fanout=4)        1.202   ftop/edp0/x__h52175<57>
    SLICE_X65Y141.X      Tif5x                 0.791   ftop/edp0/Sh3257
                                                       ftop/edp0/Sh3257_F
                                                       ftop/edp0/Sh3257
    SLICE_X67Y144.F1     net (fanout=4)        0.645   ftop/edp0/Sh3257
    SLICE_X67Y144.X      Tif5x                 0.791   ftop/edp0/Sh3905
                                                       ftop/edp0/Sh390530_G
                                                       ftop/edp0/Sh390530
    SLICE_X76Y133.F3     net (fanout=4)        1.947   ftop/edp0/Sh3905
    SLICE_X76Y133.X      Tif5x                 0.853   ftop/edp0/Sh4577
                                                       ftop/edp0/Sh457728_G
                                                       ftop/edp0/Sh457728
    SLICE_X79Y121.F1     net (fanout=9)        1.120   ftop/edp0/Sh4577
    SLICE_X79Y121.X      Tilo                  0.562   ftop/edp0/N2322
                                                       ftop/edp0/Sh5281_SW4
    SLICE_X80Y123.G4     net (fanout=2)        0.549   ftop/edp0/N2322
    SLICE_X80Y123.X      Tif5x                 0.853   ftop/edp0/N1126
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d6816<7>_SW0
    SLICE_X81Y105.G2     net (fanout=1)        1.680   ftop/edp0/N1126
    SLICE_X81Y105.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<417>
                                                       ftop/edp0/edp_dgdpTx_vec_417_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_417
    -------------------------------------------------  ---------------------------
    Total                                     24.202ns (10.869ns logic, 13.333ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.812 - 0.683)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y17.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_7_q_0_13
    SLICE_X54Y15.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X54Y15.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.812 - 0.683)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y17.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_7_q_0_13
    SLICE_X54Y15.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X54Y15.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.996 - 0.859)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y96.YQ      Tcko                  0.419   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X52Y96.BY      net (fanout=2)        0.329   ftop/cp/td<4>
    SLICE_X52Y96.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.289ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.996 - 0.859)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y96.YQ      Tcko                  0.419   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X52Y96.BY      net (fanout=2)        0.329   ftop/cp/td<4>
    SLICE_X52Y96.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.290ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.757 - 0.664)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y16.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X66Y15.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X66Y15.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.757 - 0.664)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y16.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X66Y15.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X66Y15.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.427 - 0.308)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y44.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X102Y44.BY     net (fanout=2)        0.326   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X102Y44.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.427 - 0.308)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y44.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X102Y44.BY     net (fanout=2)        0.326   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X102Y44.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.407 - 0.302)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y76.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_10_q_0_5
    SLICE_X16Y77.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X16Y77.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.407 - 0.302)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y76.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_10_q_0_5
    SLICE_X16Y77.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X16Y77.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/edp0/edp_outF/dreg_6 (FF)
  Destination:          ftop/gbe0/edp_dgdpRespAF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (0.717 - 0.572)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/edp0/edp_outF/dreg_6 to ftop/gbe0/edp_dgdpRespAF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y135.YQ    Tcko                  0.477   ftop/edp0_server_response_get<7>
                                                       ftop/edp0/edp_outF/dreg_6
    SLICE_X100Y137.BY    net (fanout=1)        0.305   ftop/edp0_server_response_get<6>
    SLICE_X100Y137.CLK   Tdh         (-Th)     0.130   ftop/gbe0/edp_dgdpRespAF/_varindex0000<6>
                                                       ftop/gbe0/edp_dgdpRespAF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.347ns logic, 0.305ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/edp0/edp_outF/dreg_6 (FF)
  Destination:          ftop/gbe0/edp_dgdpRespAF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (0.717 - 0.572)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/edp0/edp_outF/dreg_6 to ftop/gbe0/edp_dgdpRespAF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y135.YQ    Tcko                  0.477   ftop/edp0_server_response_get<7>
                                                       ftop/edp0/edp_outF/dreg_6
    SLICE_X100Y137.BY    net (fanout=1)        0.305   ftop/edp0_server_response_get<6>
    SLICE_X100Y137.CLK   Tdh         (-Th)     0.129   ftop/gbe0/edp_dgdpRespAF/_varindex0000<6>
                                                       ftop/gbe0/edp_dgdpRespAF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.348ns logic, 0.305ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.587 - 0.500)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y109.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_13_q_0_3
    SLICE_X50Y108.BY     net (fanout=2)        0.327   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X50Y108.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.287ns logic, 0.327ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.587 - 0.500)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y109.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_13_q_0_3
    SLICE_X50Y108.BY     net (fanout=2)        0.327   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X50Y108.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.288ns logic, 0.327ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_23 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.331 - 0.238)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_23 to ftop/cap0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<23>
                                                       ftop/cp/wci_reqF_11_q_0_23
    SLICE_X24Y29.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_11_MData<23>
    SLICE_X24Y29.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.266ns logic, 0.360ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_23 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.331 - 0.238)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_23 to ftop/cap0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<23>
                                                       ftop/cp/wci_reqF_11_q_0_23
    SLICE_X24Y29.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_11_MData<23>
    SLICE_X24Y29.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.267ns logic, 0.360ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_13 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.490 - 0.425)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_13 to ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.396   ftop/cp_wci_Vm_9_MData<13>
                                                       ftop/cp/wci_reqF_9_q_0_13
    SLICE_X42Y3.BY       net (fanout=2)        0.336   ftop/cp_wci_Vm_9_MData<13>
    SLICE_X42Y3.CLK      Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_13 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.490 - 0.425)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_13 to ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.396   ftop/cp_wci_Vm_9_MData<13>
                                                       ftop/cp/wci_reqF_9_q_0_13
    SLICE_X42Y3.BY       net (fanout=2)        0.336   ftop/cp_wci_Vm_9_MData<13>
    SLICE_X42Y3.CLK      Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_9 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.307 - 0.254)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_9 to ftop/cap0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<9>
                                                       ftop/cp/wci_reqF_11_q_0_9
    SLICE_X20Y13.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_11_MData<9>
    SLICE_X20Y13.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_9 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.307 - 0.254)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_9 to ftop/cap0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<9>
                                                       ftop/cp/wci_reqF_11_q_0_9
    SLICE_X20Y13.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_11_MData<9>
    SLICE_X20Y13.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X22Y123.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X22Y123.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_21/SR
  Location pin: SLICE_X6Y39.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_21/SR
  Location pin: SLICE_X6Y39.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_20/SR
  Location pin: SLICE_X6Y39.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_20/SR
  Location pin: SLICE_X6Y39.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_13/SR
  Location pin: SLICE_X4Y34.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_13/SR
  Location pin: SLICE_X4Y34.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_12/SR
  Location pin: SLICE_X4Y34.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_12/SR
  Location pin: SLICE_X4Y34.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_3/SR
  Location pin: SLICE_X106Y32.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_3/SR
  Location pin: SLICE_X106Y32.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_2/SR
  Location pin: SLICE_X106Y32.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_2/SR
  Location pin: SLICE_X106Y32.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_23/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_23/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_22/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_22/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_5/SR
  Location pin: SLICE_X104Y38.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_5/SR
  Location pin: SLICE_X104Y38.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     24.864ns|            0|         6849|            2|    116213362|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     24.864ns|          N/A|         6849|            0|    116213362|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.908|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.582|         |    3.656|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   24.864|         |         |         |
sys0_clkp      |   24.864|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   24.864|         |         |         |
sys0_clkp      |   24.864|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8426  Score: 22886801  (Setup/Max: 22856841, Hold: 29960)

Constraints cover 116496685 paths, 0 nets, and 117015 connections

Design statistics:
   Minimum period:  24.864ns{1}   (Maximum frequency:  40.219MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 22 08:06:02 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 882 MB



