// Seed: 1942682914
module module_0 (
    input id_0,
    input reg id_1,
    input reg id_2,
    output reg id_3
);
  initial begin
    id_3 <= id_1;
    #1 id_3 = 1 * 1;
    id_3 = id_2;
  end
endmodule
`resetall
