<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 449</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:14px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;font-family:Times;color:#0860a8;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page449-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce449.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;12-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 12</p>
<p style="position:absolute;top:120px;left:269px;white-space:nowrap" class="ft01">INTEL</p>
<p style="position:absolute;top:120px;left:330px;white-space:nowrap" class="ft02">®</p>
<p style="position:absolute;top:119px;left:347px;white-space:nowrap" class="ft02">&#160;</p>
<p style="position:absolute;top:120px;left:352px;white-space:nowrap" class="ft01">MMX</p>
<p style="position:absolute;top:120px;left:404px;white-space:nowrap" class="ft02">™</p>
<p style="position:absolute;top:120px;left:421px;white-space:nowrap" class="ft01">&#160;TECHNOLOGY SYSTEM PROGRAMMING</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft03">This chapter describes those&#160;features of the Intel</p>
<p style="position:absolute;top:188px;left:399px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:190px;left:409px;white-space:nowrap" class="ft03">&#160;MMX™ technology&#160;that must be&#160;considered&#160;when designing&#160;or&#160;</p>
<p style="position:absolute;top:207px;left:68px;white-space:nowrap" class="ft08">enhancing an&#160;operating system&#160;to&#160;support&#160;MMX technology. It&#160;covers&#160;MMX instruction&#160;set emulation,&#160;the MMX&#160;<br/>state,&#160;aliasing of MMX registers, saving&#160;MMX&#160;state,&#160;task&#160;and context&#160;switching considerations,&#160;exception handling,&#160;<br/>and debugging.</p>
<p style="position:absolute;top:295px;left:68px;white-space:nowrap" class="ft05">12.1&#160;</p>
<p style="position:absolute;top:295px;left:147px;white-space:nowrap" class="ft05">EMULATION OF&#160;THE MMX INSTRUCTION SET</p>
<p style="position:absolute;top:331px;left:68px;white-space:nowrap" class="ft08">The IA-32 or Intel 64 architecture&#160;does&#160;not support emulation of the&#160;MMX instructions, as&#160;it does&#160;for x87&#160;FPU&#160;<br/>instructions. The EM&#160;flag in&#160;control&#160;register CR0&#160;(provided to&#160;invoke&#160;emulation of x87 FPU&#160;instructions)&#160;cannot&#160;be&#160;<br/>used&#160;for&#160;MMX instruction emulation. If&#160;an&#160;MMX instruction is&#160;executed when the EM&#160;flag is&#160;set, an invalid opcode&#160;<br/>exception (UD#) is genera<a href="o_fe12b1e2a880e0ce-449.html">ted. Table&#160;12-1</a>&#160;shows the interaction of the EM, MP, and&#160;TS flags&#160;in control register CR0&#160;<br/>when executing MMX&#160;instructions.</p>
<p style="position:absolute;top:666px;left:68px;white-space:nowrap" class="ft05">12.2&#160;</p>
<p style="position:absolute;top:666px;left:147px;white-space:nowrap" class="ft05">THE MMX STATE AND MMX REGISTER ALIASING</p>
<p style="position:absolute;top:702px;left:68px;white-space:nowrap" class="ft08">The&#160;MMX state consists&#160;of eight 64-bit&#160;registers (MM0&#160;through&#160;MM7).&#160;These registers&#160;are aliased&#160;to the low 64-bits&#160;<br/>(bits 0&#160;through 63) of floating-point&#160;registers R0&#160;through R7&#160;(see<a href="o_fe12b1e2a880e0ce-450.html">&#160;Figure&#160;12-1).</a>&#160;Note&#160;that the&#160;MMX registers&#160;are&#160;<br/>mapped to the physical locations of the floating-point registers (R0 through R7),&#160;not to the relative locations of the&#160;<br/>registers in&#160;the floating-point&#160;register stack&#160;(ST0 through ST7).&#160;As&#160;a&#160;result,&#160;the&#160;MMX&#160;register&#160;mapping&#160;is&#160;fixed&#160;and&#160;<br/>is&#160;not affected&#160;by value in&#160;the Top Of Stack (TOS)&#160;field&#160;in&#160;the floating-point&#160;status word (bits 11 through 13).</p>
<p style="position:absolute;top:428px;left:144px;white-space:nowrap" class="ft06">Table 12-1. &#160;Action&#160;Taken&#160;By&#160;MMX Instructions&#160;for&#160;Different&#160;Combinations&#160;of&#160;EM, MP&#160;and TS</p>
<p style="position:absolute;top:453px;left:199px;white-space:nowrap" class="ft03">CR0 Flags</p>
<p style="position:absolute;top:477px;left:113px;white-space:nowrap" class="ft03">EM</p>
<p style="position:absolute;top:477px;left:216px;white-space:nowrap" class="ft03">MP*</p>
<p style="position:absolute;top:477px;left:328px;white-space:nowrap" class="ft03">TS</p>
<p style="position:absolute;top:477px;left:593px;white-space:nowrap" class="ft03">Action</p>
<p style="position:absolute;top:501px;left:118px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:501px;left:225px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:501px;left:332px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:501px;left:396px;white-space:nowrap" class="ft03">Execute.</p>
<p style="position:absolute;top:525px;left:118px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:525px;left:225px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:525px;left:332px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:525px;left:396px;white-space:nowrap" class="ft03">#NM&#160;&#160;exception.</p>
<p style="position:absolute;top:548px;left:118px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:548px;left:225px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:548px;left:332px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:548px;left:396px;white-space:nowrap" class="ft03">#UD&#160;&#160;exception.</p>
<p style="position:absolute;top:573px;left:118px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:573px;left:225px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:573px;left:332px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:573px;left:396px;white-space:nowrap" class="ft03">#UD&#160;&#160;exception.</p>
<p style="position:absolute;top:597px;left:74px;white-space:nowrap" class="ft07">NOTE:</p>
<p style="position:absolute;top:616px;left:74px;white-space:nowrap" class="ft03">*&#160;For processors that&#160;support the MMX instructions, the MP flag should be set.</p>
</div>
</body>
</html>
