#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 11 18:13:57 2020
# Process ID: 5878
# Current directory: /home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_m01_pchk_0_synth_1
# Command line: vivado -log design_1_m01_pchk_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_m01_pchk_0.tcl
# Log file: /home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_m01_pchk_0_synth_1/design_1_m01_pchk_0.vds
# Journal file: /home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_m01_pchk_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_m01_pchk_0.tcl -notrace
Command: synth_design -top design_1_m01_pchk_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2018.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5937 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.289 ; gain = 0.000 ; free physical = 4839 ; free virtual = 23408
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_m01_pchk_0' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/synth/design_1_m01_pchk_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_checker_v2_0_1_top' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5858]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_PC_MAXRBURSTS bound to: 2 - type: integer 
	Parameter C_PC_MAXWBURSTS bound to: 2 - type: integer 
	Parameter C_PC_EXMON_WIDTH bound to: 0 - type: integer 
	Parameter C_PC_AW_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_AR_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_W_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_R_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_B_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter C_PC_LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter C_PC_MESSAGE_LEVEL bound to: 2 - type: integer 
	Parameter C_PC_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_PC_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_PC_HAS_SYSTEM_RESET bound to: 0 - type: integer 
	Parameter C_ENABLE_CONTROL bound to: 0 - type: integer 
	Parameter C_PC_STATUS_WIDTH bound to: 160 - type: integer 
	Parameter C_ENABLE_MARK_DEBUG bound to: 1 - type: integer 
	Parameter P_NUM_REPORTED_CHECKS bound to: 104 - type: integer 
	Parameter LP_AXI_SIZE bound to: 3'b011 
	Parameter P_NUM_RTHREADS bound to: 2 - type: integer 
	Parameter P_NUM_WTHREADS bound to: 2 - type: integer 
	Parameter P_INDEX_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5984]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5984]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_checker_v2_0_1_threadcam' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5453]
	Parameter C_NUM_THREADS bound to: 2 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OUTSTANDING bound to: 2 - type: integer 
	Parameter P_ACCEPTANCE_SIZE bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FULLY_PIPELINED bound to: 1 - type: integer 
	Parameter P_PIPELINED_REG_STALL bound to: 2 - type: integer 
	Parameter P_ID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5597]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_checker_v2_0_1_threadcam' (4#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5453]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_checker_v2_0_1_core' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2580]
	Parameter C_ERROR_COUNT bound to: 160 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter MAXRBURSTS bound to: 2 - type: integer 
	Parameter MAXWBURSTS bound to: 2 - type: integer 
	Parameter EXMON_WIDTH bound to: 0 - type: integer 
	Parameter RecommendOn bound to: 1 - type: integer 
	Parameter RecommendWaitOn bound to: 1 - type: integer 
	Parameter MAX_AW_WAITS bound to: 0 - type: integer 
	Parameter MAX_AR_WAITS bound to: 0 - type: integer 
	Parameter MAX_W_WAITS bound to: 0 - type: integer 
	Parameter MAX_R_WAITS bound to: 0 - type: integer 
	Parameter MAX_B_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter C_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_PC_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_PC_HAS_SYSTEM_RESET bound to: 0 - type: integer 
	Parameter C_PC_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RTHREADS bound to: 2 - type: integer 
	Parameter C_NUM_WTHREADS bound to: 2 - type: integer 
	Parameter WEXCL bound to: 0 - type: integer 
	Parameter WALENLO bound to: 1 - type: integer 
	Parameter WALENHI bound to: 8 - type: integer 
	Parameter WADDRLO bound to: 0 - type: integer 
	Parameter WADDRHI bound to: 6 - type: integer 
	Parameter WASIZELO bound to: 7 - type: integer 
	Parameter WASIZEHI bound to: 9 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter LOG2_STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_MAX bound to: 0 - type: integer 
	Parameter P_RTHREAD_SIZE bound to: 1 - type: integer 
	Parameter P_MAXRBURSTS_LOG bound to: 1 - type: integer 
	Parameter P_WTHREAD_SIZE bound to: 1 - type: integer 
	Parameter P_MAXWBURSTS_LOG bound to: 1 - type: integer 
	Parameter ADDRLO bound to: 0 - type: integer 
	Parameter ADDRHI bound to: 6 - type: integer 
	Parameter EXCL bound to: 7 - type: integer 
	Parameter ALENLO bound to: 8 - type: integer 
	Parameter ALENHI bound to: 15 - type: integer 
	Parameter ASIZELO bound to: 16 - type: integer 
	Parameter ASIZEHI bound to: 18 - type: integer 
	Parameter BURSTLO bound to: 19 - type: integer 
	Parameter BURSTHI bound to: 20 - type: integer 
	Parameter LP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LP_EXMON_WIDTH bound to: 1 - type: integer 
	Parameter DATA_MAX bound to: 127 - type: integer 
	Parameter EXMON_HI bound to: 1'b1 
	Parameter AWUSER_MAX bound to: 0 - type: integer 
	Parameter WUSER_MAX bound to: 0 - type: integer 
	Parameter BUSER_MAX bound to: 0 - type: integer 
	Parameter ARUSER_MAX bound to: 0 - type: integer 
	Parameter RUSER_MAX bound to: 0 - type: integer 
	Parameter STRB_MAX bound to: 15 - type: integer 
	Parameter STRB_1 bound to: 16'b0000000000000001 
	Parameter L_CHECK_PIPE_WIDTH bound to: 7 - type: integer 
	Parameter L_NUM_CHKSTRB_NIBS bound to: 4 - type: integer 
	Parameter L_NUM_CHKSTRB_NIB_LANES bound to: 4 - type: integer 
	Parameter L_NUM_CHKSTRB_EQ_LANES bound to: 1 - type: integer 
	Parameter L_NUM_CHKSTRB_AND1_LANES bound to: 1 - type: integer 
	Parameter L_NUM_CHKSTRB_AND2_LANES bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2838]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2838]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_checker_v2_0_1_syn_fifo' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3874]
	Parameter C_DATA_WIDTH bound to: 21 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3906]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_checker_v2_0_1_syn_fifo' (5#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3874]
INFO: [Synth 8-226] default block is never used [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3091]
INFO: [Synth 8-226] default block is never used [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3113]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_checker_v2_0_1_axi4pc_asr_inline' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:145]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter MAXRBURSTS bound to: 2 - type: integer 
	Parameter MAXWBURSTS bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXMON_WIDTH bound to: 4 - type: integer 
	Parameter DATA_MAX bound to: 127 - type: integer 
	Parameter ADDR_MAX bound to: 31 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter STRB_MAX bound to: 15 - type: integer 
	Parameter ID_MAX bound to: 0 - type: integer 
	Parameter EXMON_MAX bound to: 3 - type: integer 
	Parameter EXMON_HI bound to: 4'b1111 
	Parameter AWUSER_MAX bound to: 0 - type: integer 
	Parameter WUSER_MAX bound to: 0 - type: integer 
	Parameter BUSER_MAX bound to: 0 - type: integer 
	Parameter ARUSER_MAX bound to: 0 - type: integer 
	Parameter RUSER_MAX bound to: 0 - type: integer 
	Parameter MAX_AW_WAITS bound to: 0 - type: integer 
	Parameter MAX_AR_WAITS bound to: 0 - type: integer 
	Parameter MAX_W_WAITS bound to: 0 - type: integer 
	Parameter MAX_R_WAITS bound to: 0 - type: integer 
	Parameter MAX_B_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter L_AW_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_AR_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_W_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_R_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_B_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_WVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_AWVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_BVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_RVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter P_W_OUTSTANDING_WIDTH bound to: 1 - type: integer 
	Parameter P_R_OUTSTANDING_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s118_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2312]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s120_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2321]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s122_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2330]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s124_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2339]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s126_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2348]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s128_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2357]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s130_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2366]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s132_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2375]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.s134_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2384]
INFO: [Synth 8-4471] merging register 'gen_deflt_chks.ASR_80_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2323]
INFO: [Synth 8-4471] merging register 'gen_deflt_chks.ASR_81_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2332]
INFO: [Synth 8-4471] merging register 'gen_deflt_chks.ASR_82_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2341]
INFO: [Synth 8-4471] merging register 'gen_deflt_chks.ASR_83_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2350]
INFO: [Synth 8-4471] merging register 'gen_deflt_chks.ASR_84_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2359]
INFO: [Synth 8-4471] merging register 'gen_deflt_chks.ASR_85_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2368]
INFO: [Synth 8-4471] merging register 'gen_deflt_chks.ASR_86_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2377]
INFO: [Synth 8-4471] merging register 'gen_deflt_chks.ASR_87_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2386]
INFO: [Synth 8-4471] merging register 'ASR_21_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-4471] merging register 'ASR_29_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-4471] merging register 'ASR_37_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-4471] merging register 'ASR_58_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-4471] merging register 'ASR_68_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-4471] merging register 'ASRX_1_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-4471] merging register 'ASRX_2_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-4471] merging register 'ASRX_3_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-4471] merging register 'ASRX_4_reg' into 'gen_deflt_chks.ASR_79_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.ASR_80_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2323]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.ASR_81_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2332]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.ASR_82_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2341]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.ASR_83_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2350]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.ASR_84_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2359]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.ASR_85_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2368]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.ASR_86_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2377]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.ASR_87_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2386]
WARNING: [Synth 8-6014] Unused sequential element ASR_21_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element ASR_29_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element ASR_37_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element ASR_58_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element ASR_68_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element ASRX_1_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element ASRX_2_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element ASRX_3_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
WARNING: [Synth 8-6014] Unused sequential element ASRX_4_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:383]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_checker_v2_0_1_axi4pc_asr_inline' (6#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:145]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_checker_v2_0_1_syn_fifo__parameterized0' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3874]
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_checker_v2_0_1_syn_fifo__parameterized0' (6#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3874]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_checker_v2_0_1_syn_fifo__parameterized1' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3874]
	Parameter C_DATA_WIDTH bound to: 25 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_checker_v2_0_1_syn_fifo__parameterized1' (6#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3874]
WARNING: [Synth 8-324] index 2 out of range [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3731]
WARNING: [Synth 8-6014] Unused sequential element reset_resync_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2845]
WARNING: [Synth 8-6014] Unused sequential element ExclIdDelta_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3224]
WARNING: [Synth 8-6014] Unused sequential element ExclQos_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3356]
WARNING: [Synth 8-6014] Unused sequential element ExclQos_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3356]
WARNING: [Synth 8-6014] Unused sequential element ExclUser_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3358]
WARNING: [Synth 8-6014] Unused sequential element ExclUser_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3358]
WARNING: [Synth 8-6014] Unused sequential element StrbAddr_q1_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3645]
WARNING: [Synth 8-6014] Unused sequential element StrbAddr_q2_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3646]
WARNING: [Synth 8-6014] Unused sequential element StrbSize_q1_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3647]
WARNING: [Synth 8-6014] Unused sequential element StrbSize_q2_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3648]
INFO: [Synth 8-4471] merging register 'reset_pulse_violation_i_reg' into 'aresetn_i_q_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2898]
INFO: [Synth 8-4471] merging register 'ASR_102_reg' into 'aresetn_i_q_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2914]
INFO: [Synth 8-4471] merging register 'ASR_103_reg' into 'aresetn_i_q_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2915]
WARNING: [Synth 8-6014] Unused sequential element count_clk_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2868]
WARNING: [Synth 8-6014] Unused sequential element en_chk_r_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2888]
WARNING: [Synth 8-6014] Unused sequential element reset_pulse_violation_i_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2898]
WARNING: [Synth 8-6014] Unused sequential element ASR_102_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2914]
WARNING: [Synth 8-6014] Unused sequential element ASR_103_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2915]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_checker_v2_0_1_core' (7#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2580]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6381]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_checker_v2_0_1_reporter' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4203]
	Parameter C_PC_MESSAGE_LEVEL bound to: 2 - type: integer 
	Parameter C_PC_STATUS_WIDTH bound to: 104 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PC_MAXRBURSTS bound to: 2 - type: integer 
	Parameter C_PC_MAXWBURSTS bound to: 2 - type: integer 
	Parameter C_ENABLE_MARK_DEBUG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_checker_v2_0_1_reporter' (8#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4203]
WARNING: [Synth 8-6014] Unused sequential element reset_resync_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5991]
WARNING: [Synth 8-6014] Unused sequential element pc_snapshot_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6215]
WARNING: [Synth 8-3848] Net s_axi_rdata_i in module/entity axi_protocol_checker_v2_0_1_top does not have driver. [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6435]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_checker_v2_0_1_top' (9#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5858]
INFO: [Synth 8-256] done synthesizing module 'design_1_m01_pchk_0' (10#1) [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/synth/design_1_m01_pchk_0.sv:58]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port aclk
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[103]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[102]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[101]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[100]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[99]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[98]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[97]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[96]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[95]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[94]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[93]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[92]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[91]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[90]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[89]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[88]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[87]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[86]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[85]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[84]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[83]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[82]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[81]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[80]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[79]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[78]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[77]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[76]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[75]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[74]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[73]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[72]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[71]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[70]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[69]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[68]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[67]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[66]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[65]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[64]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[63]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[62]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[61]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[60]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[59]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[58]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[57]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[56]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[55]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[54]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[53]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[52]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[51]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[50]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[49]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[48]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[47]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[46]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[45]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[44]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[43]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[42]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[41]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[40]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[39]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[38]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[37]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[36]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[35]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[34]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[33]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[32]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[31]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[30]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[29]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[28]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[27]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[26]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[25]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[24]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[23]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[22]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[21]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[20]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[19]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[18]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[17]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[16]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[15]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[14]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[13]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[12]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[11]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[10]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[9]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[8]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[7]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[6]
WARNING: [Synth 8-3331] design axi_protocol_checker_v2_0_1_reporter has unconnected port pc_status[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1549.289 ; gain = 0.000 ; free physical = 4813 ; free virtual = 23382
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1549.289 ; gain = 0.000 ; free physical = 4803 ; free virtual = 23372
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/design_1_m01_pchk_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/design_1_m01_pchk_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/design_1_m01_pchk_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/design_1_m01_pchk_0.xdc] for cell 'inst'
Parsing XDC File [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_m01_pchk_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_m01_pchk_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2206.133 ; gain = 7.828 ; free physical = 4575 ; free virtual = 23145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2206.133 ; gain = 656.844 ; free physical = 4407 ; free virtual = 22979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2206.133 ; gain = 656.844 ; free physical = 4406 ; free virtual = 22979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property mark_debug = true for pc_status[159]. (constraint file  /home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/design_1_m01_pchk_0.xdc, line 2).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_m01_pchk_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2206.133 ; gain = 656.844 ; free physical = 4406 ; free virtual = 22978
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_cam.state_reg' in module 'axi_protocol_checker_v2_0_1_threadcam'
INFO: [Synth 8-5545] ROM "gen_cam.use_saved_thread" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "gen_cam.next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_cam.next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ExclId_reg[0][0:0]' into 'ExclId_reg[1][0:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3227]
INFO: [Synth 8-4471] merging register 'ExclReadAddr_reg[1]' into 'ExclId_reg[1][0:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3348]
INFO: [Synth 8-4471] merging register 'ExclReadAddr_reg[0]' into 'ExclId_reg[1][0:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3348]
INFO: [Synth 8-4471] merging register 'ExclReadData_reg[1]' into 'ExclId_reg[1][0:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3349]
INFO: [Synth 8-4471] merging register 'ExclReadData_reg[0]' into 'ExclId_reg[1][0:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3349]
INFO: [Synth 8-4471] merging register 'ExclAddr_reg[0][31:0]' into 'ExclAddr_reg[1][31:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3350]
INFO: [Synth 8-4471] merging register 'ExclSize_reg[0][2:0]' into 'ExclSize_reg[1][2:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3351]
INFO: [Synth 8-4471] merging register 'ExclLen_reg[0][7:0]' into 'ExclLen_reg[1][7:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3352]
INFO: [Synth 8-4471] merging register 'ExclBurst_reg[1][1:0]' into 'ExclIdValid_reg[1:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3353]
INFO: [Synth 8-4471] merging register 'ExclBurst_reg[0][1:0]' into 'ExclIdValid_reg[1:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3353]
INFO: [Synth 8-4471] merging register 'ExclCache_reg[0][3:0]' into 'ExclCache_reg[1][3:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3354]
INFO: [Synth 8-4471] merging register 'ExclProt_reg[1][2:0]' into 'ExclSize_reg[1][2:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3355]
INFO: [Synth 8-4471] merging register 'ExclProt_reg[0][2:0]' into 'ExclSize_reg[1][2:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3355]
INFO: [Synth 8-4471] merging register 'ExclRegion_reg[1][3:0]' into 'ExclCache_reg[1][3:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3357]
INFO: [Synth 8-4471] merging register 'ExclRegion_reg[0][3:0]' into 'ExclCache_reg[1][3:0]' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3357]
WARNING: [Synth 8-6014] Unused sequential element ExclId_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3227]
WARNING: [Synth 8-6014] Unused sequential element ExclReadAddr_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3348]
WARNING: [Synth 8-6014] Unused sequential element ExclReadAddr_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3348]
WARNING: [Synth 8-6014] Unused sequential element ExclReadData_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3349]
WARNING: [Synth 8-6014] Unused sequential element ExclReadData_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3349]
WARNING: [Synth 8-6014] Unused sequential element ExclAddr_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3350]
WARNING: [Synth 8-6014] Unused sequential element ExclSize_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3351]
WARNING: [Synth 8-6014] Unused sequential element ExclLen_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3352]
WARNING: [Synth 8-6014] Unused sequential element ExclBurst_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3353]
WARNING: [Synth 8-6014] Unused sequential element ExclBurst_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3353]
WARNING: [Synth 8-6014] Unused sequential element ExclCache_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3354]
WARNING: [Synth 8-6014] Unused sequential element ExclProt_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3355]
WARNING: [Synth 8-6014] Unused sequential element ExclProt_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3355]
WARNING: [Synth 8-6014] Unused sequential element ExclRegion_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3357]
WARNING: [Synth 8-6014] Unused sequential element ExclRegion_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3357]
WARNING: [Synth 8-6014] Unused sequential element WCountIn_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3021]
WARNING: [Synth 8-6014] Unused sequential element gen_rthread_loop[0].RCount_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2988]
WARNING: [Synth 8-6014] Unused sequential element gen_rthread_loop[1].RCount_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2988]
INFO: [Synth 8-4471] merging register 's_axi_rvalid_i_reg' into 's_axi_arready_i_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6437]
WARNING: [Synth 8-6014] Unused sequential element s_axi_rvalid_i_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6437]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/synth/design_1_m01_pchk_0.sv:223]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                OVERFLOW |                               01 | 00000000000000000000000000000010
                 PENDING |                               10 | 00000000000000000000000000000011
                ALLOCATE |                               11 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_cam.state_reg' using encoding 'sequential' in module 'axi_protocol_checker_v2_0_1_threadcam'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 2206.133 ; gain = 656.844 ; free physical = 4295 ; free virtual = 22868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 22    
	   2 Input      1 Bit       Adders := 8     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 54    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 183   
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_2_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_checker_v2_0_1_threadcam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 8     
Module axi_protocol_checker_v2_0_1_axi4pc_asr_inline 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 30    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 89    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_protocol_checker_v2_0_1_syn_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_checker_v2_0_1_syn_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_checker_v2_0_1_syn_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_checker_v2_0_1_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module axi_protocol_checker_v2_0_1_top 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 58    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element gen_rthread_loop[0].RCount_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2988]
WARNING: [Synth 8-6014] Unused sequential element gen_rthread_loop[1].RCount_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2988]
WARNING: [Synth 8-6014] Unused sequential element WCountIn_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3021]
WARNING: [Synth 8-6014] Unused sequential element gen_rthread_loop[0].RCount_reg[0] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2988]
WARNING: [Synth 8-6014] Unused sequential element gen_rthread_loop[1].RCount_reg[1] was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2988]
WARNING: [Synth 8-6014] Unused sequential element WCountIn_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3021]
INFO: [Synth 8-4471] merging register 'w_threadcam/gen_cam.areset_d_reg' into 'r_threadcam/gen_cam.areset_d_reg' [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5664]
WARNING: [Synth 8-6014] Unused sequential element w_threadcam/gen_cam.areset_d_reg was removed.  [/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5664]
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[14]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[15]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[12]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[13]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[22]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[23]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[16]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[17]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[18]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[19]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[20]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[21]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[30]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[31]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[24]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[25]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[26]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[27]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[28]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q_reg[29]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_q1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_AWADDR_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_WDATA_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s44sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_WSTRB_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s44sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[14]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[15]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[12]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[13]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[22]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[23]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[16]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[17]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[18]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[19]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[20]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[21]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[30]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[31]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[24]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[25]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[26]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[27]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[28]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q_reg[29]' (FD) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_q1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_ARADDR_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_RDATA_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s101sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_AWUSER_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_WUSER_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s44sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_BUSER_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s53sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_ARUSER_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s_RUSER_sq_reg[4]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s101sq_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARUSER_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARUSER_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARUSER_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARUSER_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARUSER_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARUSER_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARUSER_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RUSER_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RUSER_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RUSER_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RUSER_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RUSER_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RUSER_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RUSER_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RDATA_stage_1_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RDATA_stage_1_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RDATA_stage_1_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RDATA_stage_1_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RDATA_stage_1_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RDATA_stage_1_eq_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][0]' (FDRE) to 'inst/CORE/ExclLen_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][1]' (FDRE) to 'inst/CORE/ExclLen_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][2]' (FDRE) to 'inst/CORE/ExclLen_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_stage_1_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_stage_1_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_stage_1_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_stage_1_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_stage_1_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_stage_1_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_stage_1_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_stage_1_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_stage_1_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_stage_1_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_stage_1_eq_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_stage_1_eq_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_stage_1_eq_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_stage_1_eq_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_stage_1_eq_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_stage_1_eq_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_stage_1_eq_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_stage_1_eq_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s1sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s34sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s7sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s10sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s13sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s16sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s19sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s22sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s25sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s28sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s32sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s34sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s46sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s40sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s44sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s46sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s55sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s49sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s53sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s52sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s53sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s55sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s88sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s61sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s64sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s67sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s70sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s73sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s76sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s79sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s82sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s85sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s86sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s88sq_reg[1]' (FDR) to 'inst/CORE/awready_sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s94sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s101sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s97sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s101sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s100sq_reg[1]' (FDR) to 'inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s101sq_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclLen_reg[1][6]' (FDRE) to 'inst/CORE/ExclLen_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclLen_reg[1][7]' (FDRE) to 'inst/CORE/ExclLen_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclLen_reg[1][0]' (FDRE) to 'inst/CORE/ExclLen_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclLen_reg[1][1]' (FDRE) to 'inst/CORE/ExclLen_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclLen_reg[1][2]' (FDRE) to 'inst/CORE/ExclLen_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclLen_reg[1][3]' (FDRE) to 'inst/CORE/ExclLen_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclLen_reg[1][4]' (FDRE) to 'inst/CORE/ExclLen_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclLen_reg[1][5]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclSize_reg[1][0]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclSize_reg[1][1]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclSize_reg[1][2]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][3]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][4]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][5]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][6]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][7]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][8]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'inst/CORE/ExclAddr_reg[1][9]' (FDRE) to 'inst/CORE/ExclAddr_reg[1][10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_9_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_15_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_24_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_32_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_46_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_52_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_62_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_73_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ASR_79_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s1sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_1_eq_reg[1]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_2_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_2_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_2_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_2_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_2_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_2_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWADDR_stage_2_eq_reg[1]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s7sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s10sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s13sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s16sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s17_reg) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s19sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s22sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s25sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s28sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s31sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s32sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s34sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_1_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_2_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_2_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_2_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_2_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_2_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_2_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WDATA_stage_2_eq_reg[1]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s40sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_1_eq_reg[1]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_2_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_2_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_2_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_2_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_2_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_2_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WSTRB_stage_2_eq_reg[1]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s44sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s46sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s49sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s52sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s53sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s55sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_1_eq_reg[1]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_2_eq_reg[7]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_2_eq_reg[6]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_2_eq_reg[5]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_2_eq_reg[4]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_2_eq_reg[3]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_2_eq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARADDR_stage_2_eq_reg[1]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s61sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Synth 8-3332] Sequential element (CORE/i_Axi4PC_asr_inline/gen_deflt_chks.s64sq_reg[2]) is unused and will be removed from module axi_protocol_checker_v2_0_1_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 2206.133 ; gain = 656.844 ; free physical = 4100 ; free virtual = 22673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                  | Inference      | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------------------+----------------+----------------------+----------------+
|inst        | CORE/AWCMD/data_ram_reg                     | User Attribute | 2 x 19               | RAM32M16 x 2   | 
|inst        | CORE/WCHECK/data_ram_reg                    | User Attribute | 2 x 25               | RAM32M16 x 2   | 
|inst        | CORE/gen_rthread_loop[0].RDCAM/data_ram_reg | User Attribute | 2 x 16               | RAM32M16 x 2   | 
|inst        | CORE/gen_rthread_loop[1].RDCAM/data_ram_reg | User Attribute | 2 x 16               | RAM32M16 x 2   | 
+------------+---------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:32 . Memory (MB): peak = 2822.109 ; gain = 1272.820 ; free physical = 4123 ; free virtual = 22697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:33 . Memory (MB): peak = 2846.141 ; gain = 1296.852 ; free physical = 4101 ; free virtual = 22675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                  | Inference      | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------------------+----------------+----------------------+----------------+
|inst        | CORE/AWCMD/data_ram_reg                     | User Attribute | 2 x 19               | RAM32M16 x 2   | 
|inst        | CORE/WCHECK/data_ram_reg                    | User Attribute | 2 x 25               | RAM32M16 x 2   | 
|inst        | CORE/gen_rthread_loop[0].RDCAM/data_ram_reg | User Attribute | 2 x 16               | RAM32M16 x 2   | 
|inst        | CORE/gen_rthread_loop[1].RDCAM/data_ram_reg | User Attribute | 2 x 16               | RAM32M16 x 2   | 
+------------+---------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 2857.164 ; gain = 1307.875 ; free physical = 4063 ; free virtual = 22636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2857.164 ; gain = 1307.875 ; free physical = 4060 ; free virtual = 22634
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2857.164 ; gain = 1307.875 ; free physical = 4060 ; free virtual = 22634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2857.164 ; gain = 1307.875 ; free physical = 4028 ; free virtual = 22602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2857.164 ; gain = 1307.875 ; free physical = 4028 ; free virtual = 22602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2857.164 ; gain = 1307.875 ; free physical = 4059 ; free virtual = 22633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2857.164 ; gain = 1307.875 ; free physical = 4059 ; free virtual = 22633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_protocol_checker_v2_0_1_top | CORE/i_Axi4PC_asr_inline/gen_deflt_chks.AWUSER_stage_2_eq_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_1_top | CORE/i_Axi4PC_asr_inline/gen_deflt_chks.WUSER_stage_2_eq_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_1_top | CORE/i_Axi4PC_asr_inline/gen_deflt_chks.BUSER_stage_2_eq_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_1_top | CORE/i_Axi4PC_asr_inline/gen_deflt_chks.ARUSER_stage_2_eq_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_1_top | CORE/i_Axi4PC_asr_inline/gen_deflt_chks.RUSER_stage_2_eq_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_1_top | CORE/Strb_q3_reg[15]                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_protocol_checker_v2_0_1_top | CORE/wchechPop_shift_reg[6]                                      | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    12|
|2     |LUT1     |    12|
|3     |LUT2     |   119|
|4     |LUT3     |    97|
|5     |LUT4     |   114|
|6     |LUT5     |   121|
|7     |LUT6     |   276|
|8     |RAM32M16 |     8|
|9     |SRL16E   |    26|
|10    |FDRE     |  1718|
|11    |FDSE     |     9|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------+-----------------------------------------------------+------+
|      |Instance                          |Module                                               |Cells |
+------+----------------------------------+-----------------------------------------------------+------+
|1     |top                               |                                                     |  2512|
|2     |  inst                            |axi_protocol_checker_v2_0_1_top                      |  2512|
|3     |    CORE                          |axi_protocol_checker_v2_0_1_core                     |  1468|
|4     |      AWCMD                       |axi_protocol_checker_v2_0_1_syn_fifo__parameterized0 |    32|
|5     |      WCHECK                      |axi_protocol_checker_v2_0_1_syn_fifo__parameterized1 |    39|
|6     |      \gen_rthread_loop[0].RDCAM  |axi_protocol_checker_v2_0_1_syn_fifo                 |    23|
|7     |      \gen_rthread_loop[1].RDCAM  |axi_protocol_checker_v2_0_1_syn_fifo_4               |    21|
|8     |      i_Axi4PC_asr_inline         |axi_protocol_checker_v2_0_1_axi4pc_asr_inline        |   921|
|9     |    r_threadcam                   |axi_protocol_checker_v2_0_1_threadcam                |   101|
|10    |      \gen_cam.allocate_queue     |sc_util_v1_0_2_axic_reg_srl_fifo__1                  |    25|
|11    |        \gen_srls[0].srl_nx1      |sc_util_v1_0_2_srl_rtl_2                             |     2|
|12    |        \gen_srls[1].srl_nx1      |sc_util_v1_0_2_srl_rtl_3                             |     3|
|13    |    w_threadcam                   |axi_protocol_checker_v2_0_1_threadcam_0              |    98|
|14    |      \gen_cam.allocate_queue     |sc_util_v1_0_2_axic_reg_srl_fifo                     |    25|
|15    |        \gen_srls[0].srl_nx1      |sc_util_v1_0_2_srl_rtl                               |     2|
|16    |        \gen_srls[1].srl_nx1      |sc_util_v1_0_2_srl_rtl_1                             |     3|
+------+----------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2857.164 ; gain = 1307.875 ; free physical = 4059 ; free virtual = 22633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 103 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2857.164 ; gain = 651.031 ; free physical = 4096 ; free virtual = 22670
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 2857.172 ; gain = 1307.875 ; free physical = 4103 ; free virtual = 22676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
389 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:36 . Memory (MB): peak = 2901.180 ; gain = 1373.266 ; free physical = 4096 ; free virtual = 22670
INFO: [Common 17-1381] The checkpoint '/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_m01_pchk_0_synth_1/design_1_m01_pchk_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.srcs/sources_1/bd/design_1/ip/design_1_m01_pchk_0/design_1_m01_pchk_0.xci
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_m01_pchk_0_synth_1/design_1_m01_pchk_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_m01_pchk_0_utilization_synth.rpt -pb design_1_m01_pchk_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2925.191 ; gain = 0.000 ; free physical = 4074 ; free virtual = 22650
INFO: [Common 17-206] Exiting Vivado at Mon May 11 18:16:07 2020...
