;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -5, <26
	MOV -5, <-26
	MOV -5, <-26
	ADD 3, @541
	SPL 0, <2
	SLT -111, @-120
	SPL 0, <-54
	SLT -111, @-120
	SUB @-771, @103
	JMP <129, 106
	DJN -11, <-20
	ADD 270, 61
	SUB <22, @-10
	SLT -13, 0
	JMN <125, 106
	SUB @121, 103
	SUB -5, <-26
	SUB -5, <-26
	JMP <120, 6
	MOV @125, 106
	CMP 412, @-12
	MOV -209, <-420
	MOV -1, <-20
	SUB @120, 6
	SUB @120, 6
	JMP @72, #200
	SUB @129, 106
	JMN <771, #103
	JMN <0, <130
	JMN <771, #103
	SUB #172, @200
	CMP #121, <106
	JMZ <170, 56
	SUB @127, 106
	SLT -13, 0
	MOV -209, <-420
	SUB <-30, 58
	SUB <-30, 58
	ADD 3, @541
	CMP -7, <-420
	DJN -1, @-20
	SUB @125, 106
	JMP 12, <-10
	SUB <-30, 58
	MOV @125, 106
	MOV @125, 106
	DJN -1, @-20
	MOV @125, 106
