{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 09:17:04 2011 " "Info: Processing started: Tue Apr 05 09:17:04 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AlarmWatch -c AlarmWatch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AlarmWatch -c AlarmWatch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "watch:w\|multiCounter:counterS1\|COUT " "Info: Detected ripple clock \"watch:w\|multiCounter:counterS1\|COUT\" as buffer" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "watch:w\|multiCounter:counterS1\|COUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "watch:w\|multiCounter:counterS10\|COUT " "Info: Detected ripple clock \"watch:w\|multiCounter:counterS10\|COUT\" as buffer" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "watch:w\|multiCounter:counterS10\|COUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "watch:w\|multiCounter:counterM1\|COUT " "Info: Detected ripple clock \"watch:w\|multiCounter:counterM1\|COUT\" as buffer" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "watch:w\|multiCounter:counterM1\|COUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "watch:w\|multiCounter:counterM10\|COUT " "Info: Detected ripple clock \"watch:w\|multiCounter:counterM10\|COUT\" as buffer" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "watch:w\|multiCounter:counterM10\|COUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "watch:w\|multiCounter:counterH1\|COUT " "Info: Detected ripple clock \"watch:w\|multiCounter:counterH1\|COUT\" as buffer" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "watch:w\|multiCounter:counterH1\|COUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "watch:w\|clockGen:clocker\|CLK_OUT " "Info: Detected ripple clock \"watch:w\|clockGen:clocker\|CLK_OUT\" as buffer" {  } { { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "watch:w\|clockGen:clocker\|CLK_OUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register watch:w\|multiCounter:counterH10\|currentValue\[1\] register watch:w\|multiCounter:counterS1\|COUT 91.31 MHz 10.952 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 91.31 MHz between source register \"watch:w\|multiCounter:counterH10\|currentValue\[1\]\" and destination register \"watch:w\|multiCounter:counterS1\|COUT\" (period= 10.952 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.638 ns + Longest register register " "Info: + Longest register to register delay is 1.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns watch:w\|multiCounter:counterH10\|currentValue\[1\] 1 REG LCFF_X28_Y12_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N25; Fanout = 7; REG Node = 'watch:w\|multiCounter:counterH10\|currentValue\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.275 ns) 0.597 ns watch:w\|resetSignal~0 2 COMB LCCOMB_X28_Y12_N14 6 " "Info: 2: + IC(0.322 ns) + CELL(0.275 ns) = 0.597 ns; Loc. = LCCOMB_X28_Y12_N14; Fanout = 6; COMB Node = 'watch:w\|resetSignal~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { watch:w|multiCounter:counterH10|currentValue[1] watch:w|resetSignal~0 } "NODE_NAME" } } { "watch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.660 ns) 1.638 ns watch:w\|multiCounter:counterS1\|COUT 3 REG LCFF_X29_Y12_N15 2 " "Info: 3: + IC(0.381 ns) + CELL(0.660 ns) = 1.638 ns; Loc. = LCFF_X29_Y12_N15; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterS1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { watch:w|resetSignal~0 watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.935 ns ( 57.08 % ) " "Info: Total cell delay = 0.935 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.703 ns ( 42.92 % ) " "Info: Total interconnect delay = 0.703 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { watch:w|multiCounter:counterH10|currentValue[1] watch:w|resetSignal~0 watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.638 ns" { watch:w|multiCounter:counterH10|currentValue[1] {} watch:w|resetSignal~0 {} watch:w|multiCounter:counterS1|COUT {} } { 0.000ns 0.322ns 0.381ns } { 0.000ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.100 ns - Smallest " "Info: - Smallest clock skew is -9.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.546 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.787 ns) 3.524 ns watch:w\|clockGen:clocker\|CLK_OUT 2 REG LCFF_X24_Y1_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.787 ns) = 3.524 ns; Loc. = LCFF_X24_Y1_N7; Fanout = 2; REG Node = 'watch:w\|clockGen:clocker\|CLK_OUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { CLK watch:w|clockGen:clocker|CLK_OUT } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.537 ns) 5.546 ns watch:w\|multiCounter:counterS1\|COUT 3 REG LCFF_X29_Y12_N15 2 " "Info: 3: + IC(1.485 ns) + CELL(0.537 ns) = 5.546 ns; Loc. = LCFF_X29_Y12_N15; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterS1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 41.89 % ) " "Info: Total cell delay = 2.323 ns ( 41.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.223 ns ( 58.11 % ) " "Info: Total interconnect delay = 3.223 ns ( 58.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} } { 0.000ns 0.000ns 1.738ns 1.485ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 14.646 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 14.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.787 ns) 3.524 ns watch:w\|clockGen:clocker\|CLK_OUT 2 REG LCFF_X24_Y1_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.787 ns) = 3.524 ns; Loc. = LCFF_X24_Y1_N7; Fanout = 2; REG Node = 'watch:w\|clockGen:clocker\|CLK_OUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { CLK watch:w|clockGen:clocker|CLK_OUT } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.787 ns) 5.796 ns watch:w\|multiCounter:counterS1\|COUT 3 REG LCFF_X29_Y12_N15 2 " "Info: 3: + IC(1.485 ns) + CELL(0.787 ns) = 5.796 ns; Loc. = LCFF_X29_Y12_N15; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterS1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.787 ns) 7.025 ns watch:w\|multiCounter:counterS10\|COUT 4 REG LCFF_X30_Y12_N3 2 " "Info: 4: + IC(0.442 ns) + CELL(0.787 ns) = 7.025 ns; Loc. = LCFF_X30_Y12_N3; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterS10\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.787 ns) 8.574 ns watch:w\|multiCounter:counterM1\|COUT 5 REG LCFF_X30_Y14_N5 2 " "Info: 5: + IC(0.762 ns) + CELL(0.787 ns) = 8.574 ns; Loc. = LCFF_X30_Y14_N5; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterM1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.787 ns) 10.117 ns watch:w\|multiCounter:counterM10\|COUT 6 REG LCFF_X29_Y15_N21 2 " "Info: 6: + IC(0.756 ns) + CELL(0.787 ns) = 10.117 ns; Loc. = LCFF_X29_Y15_N21; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterM10\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.194 ns watch:w\|multiCounter:counterH1\|COUT 7 REG LCFF_X29_Y15_N5 1 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 11.194 ns; Loc. = LCFF_X29_Y15_N5; Fanout = 1; REG Node = 'watch:w\|multiCounter:counterH1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 13.089 ns watch:w\|multiCounter:counterH1\|COUT~clkctrl 8 COMB CLKCTRL_G3 2 " "Info: 8: + IC(1.895 ns) + CELL(0.000 ns) = 13.089 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'watch:w\|multiCounter:counterH1\|COUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { watch:w|multiCounter:counterH1|COUT watch:w|multiCounter:counterH1|COUT~clkctrl } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 14.646 ns watch:w\|multiCounter:counterH10\|currentValue\[1\] 9 REG LCFF_X28_Y12_N25 7 " "Info: 9: + IC(1.020 ns) + CELL(0.537 ns) = 14.646 ns; Loc. = LCFF_X28_Y12_N25; Fanout = 7; REG Node = 'watch:w\|multiCounter:counterH10\|currentValue\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { watch:w|multiCounter:counterH1|COUT~clkctrl watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.258 ns ( 42.73 % ) " "Info: Total cell delay = 6.258 ns ( 42.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.388 ns ( 57.27 % ) " "Info: Total interconnect delay = 8.388 ns ( 57.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.646 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT watch:w|multiCounter:counterH1|COUT~clkctrl watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.646 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} watch:w|multiCounter:counterS10|COUT {} watch:w|multiCounter:counterM1|COUT {} watch:w|multiCounter:counterM10|COUT {} watch:w|multiCounter:counterH1|COUT {} watch:w|multiCounter:counterH1|COUT~clkctrl {} watch:w|multiCounter:counterH10|currentValue[1] {} } { 0.000ns 0.000ns 1.738ns 1.485ns 0.442ns 0.762ns 0.756ns 0.290ns 1.895ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} } { 0.000ns 0.000ns 1.738ns 1.485ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.646 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT watch:w|multiCounter:counterH1|COUT~clkctrl watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.646 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} watch:w|multiCounter:counterS10|COUT {} watch:w|multiCounter:counterM1|COUT {} watch:w|multiCounter:counterM10|COUT {} watch:w|multiCounter:counterH1|COUT {} watch:w|multiCounter:counterH1|COUT~clkctrl {} watch:w|multiCounter:counterH10|currentValue[1] {} } { 0.000ns 0.000ns 1.738ns 1.485ns 0.442ns 0.762ns 0.756ns 0.290ns 1.895ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { watch:w|multiCounter:counterH10|currentValue[1] watch:w|resetSignal~0 watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.638 ns" { watch:w|multiCounter:counterH10|currentValue[1] {} watch:w|resetSignal~0 {} watch:w|multiCounter:counterS1|COUT {} } { 0.000ns 0.322ns 0.381ns } { 0.000ns 0.275ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} } { 0.000ns 0.000ns 1.738ns 1.485ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.646 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT watch:w|multiCounter:counterH1|COUT~clkctrl watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.646 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} watch:w|multiCounter:counterS10|COUT {} watch:w|multiCounter:counterM1|COUT {} watch:w|multiCounter:counterM10|COUT {} watch:w|multiCounter:counterH1|COUT {} watch:w|multiCounter:counterH1|COUT~clkctrl {} watch:w|multiCounter:counterH10|currentValue[1] {} } { 0.000ns 0.000ns 1.738ns 1.485ns 0.442ns 0.762ns 0.756ns 0.290ns 1.895ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "watch:w\|clockGen:clocker\|cycles\[1\] SPEED CLK 7.724 ns register " "Info: tsu for register \"watch:w\|clockGen:clocker\|cycles\[1\]\" (data pin = \"SPEED\", clock pin = \"CLK\") is 7.724 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.463 ns + Longest pin register " "Info: + Longest pin to register delay is 10.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns SPEED 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'SPEED'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPEED } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.007 ns) + CELL(0.438 ns) 8.307 ns watch:w\|clockGen:clocker\|CLK_OUT~10 2 COMB LCCOMB_X22_Y1_N26 1 " "Info: 2: + IC(7.007 ns) + CELL(0.438 ns) = 8.307 ns; Loc. = LCCOMB_X22_Y1_N26; Fanout = 1; COMB Node = 'watch:w\|clockGen:clocker\|CLK_OUT~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.445 ns" { SPEED watch:w|clockGen:clocker|CLK_OUT~10 } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 8.981 ns watch:w\|clockGen:clocker\|CLK_OUT~16 3 COMB LCCOMB_X22_Y1_N6 33 " "Info: 3: + IC(0.254 ns) + CELL(0.420 ns) = 8.981 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 33; COMB Node = 'watch:w\|clockGen:clocker\|CLK_OUT~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { watch:w|clockGen:clocker|CLK_OUT~10 watch:w|clockGen:clocker|CLK_OUT~16 } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.420 ns) 10.379 ns watch:w\|clockGen:clocker\|Add0~96 4 COMB LCCOMB_X24_Y2_N0 1 " "Info: 4: + IC(0.978 ns) + CELL(0.420 ns) = 10.379 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 1; COMB Node = 'watch:w\|clockGen:clocker\|Add0~96'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { watch:w|clockGen:clocker|CLK_OUT~16 watch:w|clockGen:clocker|Add0~96 } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.463 ns watch:w\|clockGen:clocker\|cycles\[1\] 5 REG LCFF_X24_Y2_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 10.463 ns; Loc. = LCFF_X24_Y2_N1; Fanout = 2; REG Node = 'watch:w\|clockGen:clocker\|cycles\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { watch:w|clockGen:clocker|Add0~96 watch:w|clockGen:clocker|cycles[1] } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 21.26 % ) " "Info: Total cell delay = 2.224 ns ( 21.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.239 ns ( 78.74 % ) " "Info: Total interconnect delay = 8.239 ns ( 78.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.463 ns" { SPEED watch:w|clockGen:clocker|CLK_OUT~10 watch:w|clockGen:clocker|CLK_OUT~16 watch:w|clockGen:clocker|Add0~96 watch:w|clockGen:clocker|cycles[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.463 ns" { SPEED {} SPEED~combout {} watch:w|clockGen:clocker|CLK_OUT~10 {} watch:w|clockGen:clocker|CLK_OUT~16 {} watch:w|clockGen:clocker|Add0~96 {} watch:w|clockGen:clocker|cycles[1] {} } { 0.000ns 0.000ns 7.007ns 0.254ns 0.978ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.703 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.703 ns watch:w\|clockGen:clocker\|cycles\[1\] 3 REG LCFF_X24_Y2_N1 2 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.703 ns; Loc. = LCFF_X24_Y2_N1; Fanout = 2; REG Node = 'watch:w\|clockGen:clocker\|cycles\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { CLK~clkctrl watch:w|clockGen:clocker|cycles[1] } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.83 % ) " "Info: Total cell delay = 1.536 ns ( 56.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 43.17 % ) " "Info: Total interconnect delay = 1.167 ns ( 43.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { CLK CLK~clkctrl watch:w|clockGen:clocker|cycles[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { CLK {} CLK~combout {} CLK~clkctrl {} watch:w|clockGen:clocker|cycles[1] {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.463 ns" { SPEED watch:w|clockGen:clocker|CLK_OUT~10 watch:w|clockGen:clocker|CLK_OUT~16 watch:w|clockGen:clocker|Add0~96 watch:w|clockGen:clocker|cycles[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.463 ns" { SPEED {} SPEED~combout {} watch:w|clockGen:clocker|CLK_OUT~10 {} watch:w|clockGen:clocker|CLK_OUT~16 {} watch:w|clockGen:clocker|Add0~96 {} watch:w|clockGen:clocker|cycles[1] {} } { 0.000ns 0.000ns 7.007ns 0.254ns 0.978ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.420ns 0.420ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { CLK CLK~clkctrl watch:w|clockGen:clocker|cycles[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { CLK {} CLK~combout {} CLK~clkctrl {} watch:w|clockGen:clocker|cycles[1] {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ALARM watch:w\|multiCounter:counterH10\|currentValue\[1\] 22.768 ns register " "Info: tco from clock \"CLK\" to destination pin \"ALARM\" through register \"watch:w\|multiCounter:counterH10\|currentValue\[1\]\" is 22.768 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 14.646 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 14.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.787 ns) 3.524 ns watch:w\|clockGen:clocker\|CLK_OUT 2 REG LCFF_X24_Y1_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.787 ns) = 3.524 ns; Loc. = LCFF_X24_Y1_N7; Fanout = 2; REG Node = 'watch:w\|clockGen:clocker\|CLK_OUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { CLK watch:w|clockGen:clocker|CLK_OUT } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.787 ns) 5.796 ns watch:w\|multiCounter:counterS1\|COUT 3 REG LCFF_X29_Y12_N15 2 " "Info: 3: + IC(1.485 ns) + CELL(0.787 ns) = 5.796 ns; Loc. = LCFF_X29_Y12_N15; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterS1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.787 ns) 7.025 ns watch:w\|multiCounter:counterS10\|COUT 4 REG LCFF_X30_Y12_N3 2 " "Info: 4: + IC(0.442 ns) + CELL(0.787 ns) = 7.025 ns; Loc. = LCFF_X30_Y12_N3; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterS10\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.787 ns) 8.574 ns watch:w\|multiCounter:counterM1\|COUT 5 REG LCFF_X30_Y14_N5 2 " "Info: 5: + IC(0.762 ns) + CELL(0.787 ns) = 8.574 ns; Loc. = LCFF_X30_Y14_N5; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterM1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.787 ns) 10.117 ns watch:w\|multiCounter:counterM10\|COUT 6 REG LCFF_X29_Y15_N21 2 " "Info: 6: + IC(0.756 ns) + CELL(0.787 ns) = 10.117 ns; Loc. = LCFF_X29_Y15_N21; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterM10\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.194 ns watch:w\|multiCounter:counterH1\|COUT 7 REG LCFF_X29_Y15_N5 1 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 11.194 ns; Loc. = LCFF_X29_Y15_N5; Fanout = 1; REG Node = 'watch:w\|multiCounter:counterH1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 13.089 ns watch:w\|multiCounter:counterH1\|COUT~clkctrl 8 COMB CLKCTRL_G3 2 " "Info: 8: + IC(1.895 ns) + CELL(0.000 ns) = 13.089 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'watch:w\|multiCounter:counterH1\|COUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { watch:w|multiCounter:counterH1|COUT watch:w|multiCounter:counterH1|COUT~clkctrl } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 14.646 ns watch:w\|multiCounter:counterH10\|currentValue\[1\] 9 REG LCFF_X28_Y12_N25 7 " "Info: 9: + IC(1.020 ns) + CELL(0.537 ns) = 14.646 ns; Loc. = LCFF_X28_Y12_N25; Fanout = 7; REG Node = 'watch:w\|multiCounter:counterH10\|currentValue\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { watch:w|multiCounter:counterH1|COUT~clkctrl watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.258 ns ( 42.73 % ) " "Info: Total cell delay = 6.258 ns ( 42.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.388 ns ( 57.27 % ) " "Info: Total interconnect delay = 8.388 ns ( 57.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.646 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT watch:w|multiCounter:counterH1|COUT~clkctrl watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.646 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} watch:w|multiCounter:counterS10|COUT {} watch:w|multiCounter:counterM1|COUT {} watch:w|multiCounter:counterM10|COUT {} watch:w|multiCounter:counterH1|COUT {} watch:w|multiCounter:counterH1|COUT~clkctrl {} watch:w|multiCounter:counterH10|currentValue[1] {} } { 0.000ns 0.000ns 1.738ns 1.485ns 0.442ns 0.762ns 0.756ns 0.290ns 1.895ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.872 ns + Longest register pin " "Info: + Longest register to pin delay is 7.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns watch:w\|multiCounter:counterH10\|currentValue\[1\] 1 REG LCFF_X28_Y12_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N25; Fanout = 7; REG Node = 'watch:w\|multiCounter:counterH10\|currentValue\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.438 ns) 0.771 ns Equal1~2 2 COMB LCCOMB_X28_Y12_N30 1 " "Info: 2: + IC(0.333 ns) + CELL(0.438 ns) = 0.771 ns; Loc. = LCCOMB_X28_Y12_N30; Fanout = 1; COMB Node = 'Equal1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { watch:w|multiCounter:counterH10|currentValue[1] Equal1~2 } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.419 ns) 1.879 ns Equal1~3 3 COMB LCCOMB_X28_Y12_N18 1 " "Info: 3: + IC(0.689 ns) + CELL(0.419 ns) = 1.879 ns; Loc. = LCCOMB_X28_Y12_N18; Fanout = 1; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { Equal1~2 Equal1~3 } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.393 ns) 2.714 ns Equal1~9 4 COMB LCCOMB_X27_Y12_N8 1 " "Info: 4: + IC(0.442 ns) + CELL(0.393 ns) = 2.714 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 1; COMB Node = 'Equal1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { Equal1~3 Equal1~9 } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(2.818 ns) 7.872 ns ALARM 5 PIN PIN_AE23 0 " "Info: 5: + IC(2.340 ns) + CELL(2.818 ns) = 7.872 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'ALARM'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { Equal1~9 ALARM } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.068 ns ( 51.68 % ) " "Info: Total cell delay = 4.068 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.804 ns ( 48.32 % ) " "Info: Total interconnect delay = 3.804 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { watch:w|multiCounter:counterH10|currentValue[1] Equal1~2 Equal1~3 Equal1~9 ALARM } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { watch:w|multiCounter:counterH10|currentValue[1] {} Equal1~2 {} Equal1~3 {} Equal1~9 {} ALARM {} } { 0.000ns 0.333ns 0.689ns 0.442ns 2.340ns } { 0.000ns 0.438ns 0.419ns 0.393ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.646 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT watch:w|multiCounter:counterH1|COUT~clkctrl watch:w|multiCounter:counterH10|currentValue[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.646 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} watch:w|multiCounter:counterS10|COUT {} watch:w|multiCounter:counterM1|COUT {} watch:w|multiCounter:counterM10|COUT {} watch:w|multiCounter:counterH1|COUT {} watch:w|multiCounter:counterH1|COUT~clkctrl {} watch:w|multiCounter:counterH10|currentValue[1] {} } { 0.000ns 0.000ns 1.738ns 1.485ns 0.442ns 0.762ns 0.756ns 0.290ns 1.895ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { watch:w|multiCounter:counterH10|currentValue[1] Equal1~2 Equal1~3 Equal1~9 ALARM } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { watch:w|multiCounter:counterH10|currentValue[1] {} Equal1~2 {} Equal1~3 {} Equal1~9 {} ALARM {} } { 0.000ns 0.333ns 0.689ns 0.442ns 2.340ns } { 0.000ns 0.438ns 0.419ns 0.393ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AL_HOUR10\[1\] SEG10000\[3\] 16.325 ns Longest " "Info: Longest tpd from source pin \"AL_HOUR10\[1\]\" to destination pin \"SEG10000\[3\]\" is 16.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns AL_HOUR10\[1\] 1 PIN PIN_T7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 5; PIN Node = 'AL_HOUR10\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AL_HOUR10[1] } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.921 ns) + CELL(0.438 ns) 7.191 ns lim_al_hour_1\[1\]~2 2 COMB LCCOMB_X28_Y14_N24 2 " "Info: 2: + IC(5.921 ns) + CELL(0.438 ns) = 7.191 ns; Loc. = LCCOMB_X28_Y14_N24; Fanout = 2; COMB Node = 'lim_al_hour_1\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { AL_HOUR10[1] lim_al_hour_1[1]~2 } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.437 ns) 7.894 ns lim_al_hour_1\[1\]~4 3 COMB LCCOMB_X28_Y14_N26 7 " "Info: 3: + IC(0.266 ns) + CELL(0.437 ns) = 7.894 ns; Loc. = LCCOMB_X28_Y14_N26; Fanout = 7; COMB Node = 'lim_al_hour_1\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { lim_al_hour_1[1]~2 lim_al_hour_1[1]~4 } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.420 ns) 8.617 ns lim_al_hour_1\[1\]~6 4 COMB LCCOMB_X28_Y14_N6 5 " "Info: 4: + IC(0.303 ns) + CELL(0.420 ns) = 8.617 ns; Loc. = LCCOMB_X28_Y14_N6; Fanout = 5; COMB Node = 'lim_al_hour_1\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { lim_al_hour_1[1]~4 lim_al_hour_1[1]~6 } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.415 ns) 10.398 ns BinaryDecoder:a100\|Mux3~0 5 COMB LCCOMB_X28_Y15_N24 1 " "Info: 5: + IC(1.366 ns) + CELL(0.415 ns) = 10.398 ns; Loc. = LCCOMB_X28_Y15_N24; Fanout = 1; COMB Node = 'BinaryDecoder:a100\|Mux3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { lim_al_hour_1[1]~6 BinaryDecoder:a100|Mux3~0 } "NODE_NAME" } } { "../UsefullEntities/BinaryDecoder.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/UsefullEntities/BinaryDecoder.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.150 ns) 10.978 ns SEG10000~7 6 COMB LCCOMB_X27_Y15_N26 1 " "Info: 6: + IC(0.430 ns) + CELL(0.150 ns) = 10.978 ns; Loc. = LCCOMB_X27_Y15_N26; Fanout = 1; COMB Node = 'SEG10000~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { BinaryDecoder:a100|Mux3~0 SEG10000~7 } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(2.642 ns) 16.325 ns SEG10000\[3\] 7 PIN PIN_M2 0 " "Info: 7: + IC(2.705 ns) + CELL(2.642 ns) = 16.325 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'SEG10000\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { SEG10000~7 SEG10000[3] } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.334 ns ( 32.67 % ) " "Info: Total cell delay = 5.334 ns ( 32.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.991 ns ( 67.33 % ) " "Info: Total interconnect delay = 10.991 ns ( 67.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.325 ns" { AL_HOUR10[1] lim_al_hour_1[1]~2 lim_al_hour_1[1]~4 lim_al_hour_1[1]~6 BinaryDecoder:a100|Mux3~0 SEG10000~7 SEG10000[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.325 ns" { AL_HOUR10[1] {} AL_HOUR10[1]~combout {} lim_al_hour_1[1]~2 {} lim_al_hour_1[1]~4 {} lim_al_hour_1[1]~6 {} BinaryDecoder:a100|Mux3~0 {} SEG10000~7 {} SEG10000[3] {} } { 0.000ns 0.000ns 5.921ns 0.266ns 0.303ns 1.366ns 0.430ns 2.705ns } { 0.000ns 0.832ns 0.438ns 0.437ns 0.420ns 0.415ns 0.150ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "watch:w\|multiCounter:counterH1\|COUT RESET CLK 2.133 ns register " "Info: th for register \"watch:w\|multiCounter:counterH1\|COUT\" (data pin = \"RESET\", clock pin = \"CLK\") is 2.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.944 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.787 ns) 3.524 ns watch:w\|clockGen:clocker\|CLK_OUT 2 REG LCFF_X24_Y1_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.787 ns) = 3.524 ns; Loc. = LCFF_X24_Y1_N7; Fanout = 2; REG Node = 'watch:w\|clockGen:clocker\|CLK_OUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { CLK watch:w|clockGen:clocker|CLK_OUT } "NODE_NAME" } } { "../Exercise 6 - 2/clockGen.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 2/clockGen.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.787 ns) 5.796 ns watch:w\|multiCounter:counterS1\|COUT 3 REG LCFF_X29_Y12_N15 2 " "Info: 3: + IC(1.485 ns) + CELL(0.787 ns) = 5.796 ns; Loc. = LCFF_X29_Y12_N15; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterS1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.787 ns) 7.025 ns watch:w\|multiCounter:counterS10\|COUT 4 REG LCFF_X30_Y12_N3 2 " "Info: 4: + IC(0.442 ns) + CELL(0.787 ns) = 7.025 ns; Loc. = LCFF_X30_Y12_N3; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterS10\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.787 ns) 8.574 ns watch:w\|multiCounter:counterM1\|COUT 5 REG LCFF_X30_Y14_N5 2 " "Info: 5: + IC(0.762 ns) + CELL(0.787 ns) = 8.574 ns; Loc. = LCFF_X30_Y14_N5; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterM1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.787 ns) 10.117 ns watch:w\|multiCounter:counterM10\|COUT 6 REG LCFF_X29_Y15_N21 2 " "Info: 6: + IC(0.756 ns) + CELL(0.787 ns) = 10.117 ns; Loc. = LCFF_X29_Y15_N21; Fanout = 2; REG Node = 'watch:w\|multiCounter:counterM10\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.537 ns) 10.944 ns watch:w\|multiCounter:counterH1\|COUT 7 REG LCFF_X29_Y15_N5 1 " "Info: 7: + IC(0.290 ns) + CELL(0.537 ns) = 10.944 ns; Loc. = LCFF_X29_Y15_N5; Fanout = 1; REG Node = 'watch:w\|multiCounter:counterH1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.471 ns ( 49.99 % ) " "Info: Total cell delay = 5.471 ns ( 49.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.473 ns ( 50.01 % ) " "Info: Total interconnect delay = 5.473 ns ( 50.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.944 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.944 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} watch:w|multiCounter:counterS10|COUT {} watch:w|multiCounter:counterM1|COUT {} watch:w|multiCounter:counterM10|COUT {} watch:w|multiCounter:counterH1|COUT {} } { 0.000ns 0.000ns 1.738ns 1.485ns 0.442ns 0.762ns 0.756ns 0.290ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.077 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESET 1 PIN PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; PIN Node = 'RESET'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "AlarmWatch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/AlarmWatch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.902 ns) + CELL(0.438 ns) 7.202 ns watch:w\|resetSignal~0 2 COMB LCCOMB_X28_Y12_N14 6 " "Info: 2: + IC(5.902 ns) + CELL(0.438 ns) = 7.202 ns; Loc. = LCCOMB_X28_Y12_N14; Fanout = 6; COMB Node = 'watch:w\|resetSignal~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { RESET watch:w|resetSignal~0 } "NODE_NAME" } } { "watch.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/AlarmWatch/watch.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.660 ns) 9.077 ns watch:w\|multiCounter:counterH1\|COUT 3 REG LCFF_X29_Y15_N5 1 " "Info: 3: + IC(1.215 ns) + CELL(0.660 ns) = 9.077 ns; Loc. = LCFF_X29_Y15_N5; Fanout = 1; REG Node = 'watch:w\|multiCounter:counterH1\|COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { watch:w|resetSignal~0 watch:w|multiCounter:counterH1|COUT } "NODE_NAME" } } { "../Exercise 6 - 1/multiCounter.vhd" "" { Text "C:/Users/Salizer/Documents/IHA/2 Semester/E2VDLA/Projects/Exercise 6 - 1/multiCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 21.59 % ) " "Info: Total cell delay = 1.960 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.117 ns ( 78.41 % ) " "Info: Total interconnect delay = 7.117 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.077 ns" { RESET watch:w|resetSignal~0 watch:w|multiCounter:counterH1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.077 ns" { RESET {} RESET~combout {} watch:w|resetSignal~0 {} watch:w|multiCounter:counterH1|COUT {} } { 0.000ns 0.000ns 5.902ns 1.215ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.944 ns" { CLK watch:w|clockGen:clocker|CLK_OUT watch:w|multiCounter:counterS1|COUT watch:w|multiCounter:counterS10|COUT watch:w|multiCounter:counterM1|COUT watch:w|multiCounter:counterM10|COUT watch:w|multiCounter:counterH1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.944 ns" { CLK {} CLK~combout {} watch:w|clockGen:clocker|CLK_OUT {} watch:w|multiCounter:counterS1|COUT {} watch:w|multiCounter:counterS10|COUT {} watch:w|multiCounter:counterM1|COUT {} watch:w|multiCounter:counterM10|COUT {} watch:w|multiCounter:counterH1|COUT {} } { 0.000ns 0.000ns 1.738ns 1.485ns 0.442ns 0.762ns 0.756ns 0.290ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.077 ns" { RESET watch:w|resetSignal~0 watch:w|multiCounter:counterH1|COUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.077 ns" { RESET {} RESET~combout {} watch:w|resetSignal~0 {} watch:w|multiCounter:counterH1|COUT {} } { 0.000ns 0.000ns 5.902ns 1.215ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 09:17:05 2011 " "Info: Processing ended: Tue Apr 05 09:17:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
