// SPDX-License-Identifier: GPL-2.0-only
// Copyright (c) 2026 Stela contributors
//! Packet io cases.
use super::*;

/// An RTL8169S over `registers` and `memory`, its rings in `memory`.
fn modelled(registers: &mut [u32], memory: &mut [u64], signalled: bool) -> Realtek {
    use crate::bus::dma::RegionAllocator;
    let start = memory.as_mut_ptr() as u64;
    // SAFETY: the caller owns both allocations for the driver's lifetime.
    let (device, mut dma) = unsafe {
        (
            Mmio::new(registers.as_mut_ptr() as u64, size_of_val(&registers[..])),
            RegionAllocator::new(start..start + (memory.len() * 8) as u64),
        )
    };
    let revision = revision::detect(0x0080_0000).unwrap();
    Realtek {
        device,
        clock: crate::timing::model(Clock {
            ticks_per_microsecond: 1,
        }),
        receive: Ring::new(&mut dma, true).unwrap(),
        transmit: Ring::new(&mut dma, true).unwrap(),
        mac: Mac([2, 0, 0, 0, 0, 1]),
        link: RuntimeLink::default(),
        revision,
        warning: None,
        function: 0,
        location: "model".into(),
        signalled,
    }
}

/// An empty receive acknowledges the pending receive and link events,
/// leaving the others, so the next one raises the vector again.
#[test]
fn empty_receive_acknowledges_the_signalled_events() {
    for signalled in [false, true] {
        let mut registers = vec![0u32; 64];
        let mut memory = vec![0u64; 262_144];
        let pending = RX_OK | LINK_CHANGE | 1 << 2;
        registers[INTERRUPT_STATUS / 4] = u32::from(pending) << 16;
        let mut net = modelled(&mut registers, &mut memory, signalled);
        net.receive.initialize(true);
        assert_eq!(net.signals(), signalled);
        assert_eq!(net.receive(), Ok(None));
        let written = (registers[INTERRUPT_STATUS / 4] >> 16) as u16;
        let acknowledged = if signalled {
            RX_OK | LINK_CHANGE
        } else {
            pending
        };
        assert_eq!(written, acknowledged);
    }
}

#[test]
fn transmit_without_carrier_is_refused_and_leaves_the_ring_untouched() {
    let mut registers = vec![0u32; 64];
    let mut memory = vec![0u64; 262_144];
    let mut net = modelled(&mut registers, &mut memory, false);
    net.transmit.initialize(false);
    let descriptors = net.transmit.descriptors.bytes().to_vec();
    assert_eq!(net.transmit(&[0; 60]), Err(LinkError::NoCarrier));
    assert_eq!(net.transmit.descriptors.bytes(), descriptors);
    assert_eq!(registers[TX_POLL / 4], 0);
}

/// The stack's path refills its own buffer in place across the ring wrap,
/// and leaves it unchanged when nothing arrived or the link failed.
#[test]
fn receive_reusing_refills_the_callers_buffer_across_the_wrap() {
    let mut registers = vec![0u32; 64];
    let mut memory = vec![0u64; 262_144];
    let mut net = modelled(&mut registers, &mut memory, false);
    net.receive.initialize(true);
    let mut reused = Vec::with_capacity(MAX_FRAME);
    let storage = reused.as_ptr();
    let mut last = Vec::new();
    for sequence in 0..(DESCRIPTORS * 2 + 3) {
        let frame = vec![sequence as u8; 60 + sequence % 64];
        net.receive.deliver(&frame);
        if sequence % 2 == 0 {
            assert_eq!(net.receive(), Ok(Some(frame.clone())));
        } else {
            assert_eq!(net.receive_reusing(&mut reused), Ok(true));
            assert_eq!(reused, frame);
            assert_eq!(reused.as_ptr(), storage);
            last = frame;
        }
    }
    assert_eq!(net.receive_reusing(&mut reused), Ok(false));
    assert_eq!(reused, last);
    net.link.failure = Some(BlockError::Timeout);
    assert!(net.receive_reusing(&mut reused).is_err());
    assert_eq!(reused, last);
}
